
Medogonka_L152.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015bf0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000040e0  08015d30  08015d30  00025d30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019e10  08019e10  00030310  2**0
                  CONTENTS
  4 .ARM          00000008  08019e10  08019e10  00029e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019e18  08019e18  00030310  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019e18  08019e18  00029e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019e1c  08019e1c  00029e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000310  20000000  08019e20  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000048bc  20000310  0801a130  00030310  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004bcc  0801a130  00034bcc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030310  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005a869  00000000  00000000  00030339  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008782  00000000  00000000  0008aba2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002630  00000000  00000000  00093328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002260  00000000  00000000  00095958  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027d53  00000000  00000000  00097bb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000318e0  00000000  00000000  000bf90b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b509c  00000000  00000000  000f11eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a6287  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ac64  00000000  00000000  001a6304  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000310 	.word	0x20000310
 800015c:	00000000 	.word	0x00000000
 8000160:	08015d18 	.word	0x08015d18

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000314 	.word	0x20000314
 800017c:	08015d18 	.word	0x08015d18

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	4604      	mov	r4, r0
 8000bd0:	9e08      	ldr	r6, [sp, #32]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0c03 	orr.w	ip, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	fbbc f7fe 	udiv	r7, ip, lr
 8000bfe:	fa1f f885 	uxth.w	r8, r5
 8000c02:	fb0e c317 	mls	r3, lr, r7, ip
 8000c06:	fb07 f908 	mul.w	r9, r7, r8
 8000c0a:	0c21      	lsrs	r1, r4, #16
 8000c0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c10:	4599      	cmp	r9, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 31ff 	add.w	r1, r7, #4294967295
 8000c1a:	f080 811c 	bcs.w	8000e56 <__udivmoddi4+0x28e>
 8000c1e:	4599      	cmp	r9, r3
 8000c20:	f240 8119 	bls.w	8000e56 <__udivmoddi4+0x28e>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	eba3 0309 	sub.w	r3, r3, r9
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	fb00 f108 	mul.w	r1, r0, r8
 8000c38:	b2a4      	uxth	r4, r4
 8000c3a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3e:	42a1      	cmp	r1, r4
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	192c      	adds	r4, r5, r4
 8000c44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c48:	f080 8107 	bcs.w	8000e5a <__udivmoddi4+0x292>
 8000c4c:	42a1      	cmp	r1, r4
 8000c4e:	f240 8104 	bls.w	8000e5a <__udivmoddi4+0x292>
 8000c52:	3802      	subs	r0, #2
 8000c54:	442c      	add	r4, r5
 8000c56:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c5a:	2700      	movs	r7, #0
 8000c5c:	1a64      	subs	r4, r4, r1
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	2300      	movs	r3, #0
 8000c62:	40d4      	lsrs	r4, r2
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80ec 	beq.w	8000e50 <__udivmoddi4+0x288>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d148      	bne.n	8000d20 <__udivmoddi4+0x158>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fb 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469c      	mov	ip, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4c00 	strd	r4, ip, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	2701      	movs	r7, #1
 8000cbc:	1b49      	subs	r1, r1, r5
 8000cbe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000cc2:	fa1f f985 	uxth.w	r9, r5
 8000cc6:	fbb1 fef8 	udiv	lr, r1, r8
 8000cca:	fb08 111e 	mls	r1, r8, lr, r1
 8000cce:	fb09 f00e 	mul.w	r0, r9, lr
 8000cd2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000cd6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d907      	bls.n	8000cee <__udivmoddi4+0x126>
 8000cde:	18eb      	adds	r3, r5, r3
 8000ce0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000ce4:	d202      	bcs.n	8000cec <__udivmoddi4+0x124>
 8000ce6:	4298      	cmp	r0, r3
 8000ce8:	f200 80cd 	bhi.w	8000e86 <__udivmoddi4+0x2be>
 8000cec:	468e      	mov	lr, r1
 8000cee:	1a1b      	subs	r3, r3, r0
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	fb09 f900 	mul.w	r9, r9, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d02:	45a1      	cmp	r9, r4
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x14e>
 8000d06:	192c      	adds	r4, r5, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x14c>
 8000d0e:	45a1      	cmp	r9, r4
 8000d10:	f200 80b6 	bhi.w	8000e80 <__udivmoddi4+0x2b8>
 8000d14:	4618      	mov	r0, r3
 8000d16:	eba4 0409 	sub.w	r4, r4, r9
 8000d1a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d1e:	e79e      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d20:	f1c7 0520 	rsb	r5, r7, #32
 8000d24:	40bb      	lsls	r3, r7
 8000d26:	fa22 fc05 	lsr.w	ip, r2, r5
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa21 f405 	lsr.w	r4, r1, r5
 8000d32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d36:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d3a:	fa1f f88c 	uxth.w	r8, ip
 8000d3e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d42:	fa20 f305 	lsr.w	r3, r0, r5
 8000d46:	40b9      	lsls	r1, r7
 8000d48:	fb09 fa08 	mul.w	sl, r9, r8
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	0c0b      	lsrs	r3, r1, #16
 8000d50:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d54:	45a2      	cmp	sl, r4
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f307 	lsl.w	r3, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2b4>
 8000d6c:	45a2      	cmp	sl, r4
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2b4>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4464      	add	r4, ip
 8000d78:	eba4 040a 	sub.w	r4, r4, sl
 8000d7c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d80:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d84:	fb00 fa08 	mul.w	sl, r0, r8
 8000d88:	b289      	uxth	r1, r1
 8000d8a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000d8e:	45a2      	cmp	sl, r4
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x1dc>
 8000d92:	eb1c 0404 	adds.w	r4, ip, r4
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9a:	d26b      	bcs.n	8000e74 <__udivmoddi4+0x2ac>
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d969      	bls.n	8000e74 <__udivmoddi4+0x2ac>
 8000da0:	3802      	subs	r0, #2
 8000da2:	4464      	add	r4, ip
 8000da4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da8:	fba0 8902 	umull	r8, r9, r0, r2
 8000dac:	eba4 040a 	sub.w	r4, r4, sl
 8000db0:	454c      	cmp	r4, r9
 8000db2:	4641      	mov	r1, r8
 8000db4:	46ce      	mov	lr, r9
 8000db6:	d354      	bcc.n	8000e62 <__udivmoddi4+0x29a>
 8000db8:	d051      	beq.n	8000e5e <__udivmoddi4+0x296>
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d069      	beq.n	8000e92 <__udivmoddi4+0x2ca>
 8000dbe:	1a5a      	subs	r2, r3, r1
 8000dc0:	eb64 040e 	sbc.w	r4, r4, lr
 8000dc4:	fa04 f505 	lsl.w	r5, r4, r5
 8000dc8:	fa22 f307 	lsr.w	r3, r2, r7
 8000dcc:	40fc      	lsrs	r4, r7
 8000dce:	431d      	orrs	r5, r3
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	4095      	lsls	r5, r2
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	fa21 f003 	lsr.w	r0, r1, r3
 8000de2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000de6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000dea:	fa1f f985 	uxth.w	r9, r5
 8000dee:	fb08 0017 	mls	r0, r8, r7, r0
 8000df2:	fa24 f303 	lsr.w	r3, r4, r3
 8000df6:	4091      	lsls	r1, r2
 8000df8:	fb07 fc09 	mul.w	ip, r7, r9
 8000dfc:	430b      	orrs	r3, r1
 8000dfe:	0c19      	lsrs	r1, r3, #16
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	458c      	cmp	ip, r1
 8000e06:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x254>
 8000e0c:	1869      	adds	r1, r5, r1
 8000e0e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000e12:	d231      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e14:	458c      	cmp	ip, r1
 8000e16:	d92f      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e18:	3f02      	subs	r7, #2
 8000e1a:	4429      	add	r1, r5
 8000e1c:	eba1 010c 	sub.w	r1, r1, ip
 8000e20:	fbb1 f0f8 	udiv	r0, r1, r8
 8000e24:	fb08 1c10 	mls	ip, r8, r0, r1
 8000e28:	fb00 fe09 	mul.w	lr, r0, r9
 8000e2c:	b299      	uxth	r1, r3
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3c:	d218      	bcs.n	8000e70 <__udivmoddi4+0x2a8>
 8000e3e:	458e      	cmp	lr, r1
 8000e40:	d916      	bls.n	8000e70 <__udivmoddi4+0x2a8>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	eba1 010e 	sub.w	r1, r1, lr
 8000e4a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4e:	e73a      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e50:	4637      	mov	r7, r6
 8000e52:	4630      	mov	r0, r6
 8000e54:	e708      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e56:	460f      	mov	r7, r1
 8000e58:	e6e6      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	e6fb      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000e5e:	4543      	cmp	r3, r8
 8000e60:	d2ab      	bcs.n	8000dba <__udivmoddi4+0x1f2>
 8000e62:	ebb8 0102 	subs.w	r1, r8, r2
 8000e66:	eb69 020c 	sbc.w	r2, r9, ip
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	4696      	mov	lr, r2
 8000e6e:	e7a4      	b.n	8000dba <__udivmoddi4+0x1f2>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e7e8      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e795      	b.n	8000da4 <__udivmoddi4+0x1dc>
 8000e78:	4607      	mov	r7, r0
 8000e7a:	e7cf      	b.n	8000e1c <__udivmoddi4+0x254>
 8000e7c:	4681      	mov	r9, r0
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	442c      	add	r4, r5
 8000e84:	e747      	b.n	8000d16 <__udivmoddi4+0x14e>
 8000e86:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8a:	442b      	add	r3, r5
 8000e8c:	e72f      	b.n	8000cee <__udivmoddi4+0x126>
 8000e8e:	4638      	mov	r0, r7
 8000e90:	e707      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e92:	4637      	mov	r7, r6
 8000e94:	e6e8      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

//======================================================================================
void MX_ADC_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000eac:	4b26      	ldr	r3, [pc, #152]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eae:	4a27      	ldr	r2, [pc, #156]	; (8000f4c <MX_ADC_Init+0xb0>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eb2:	4b25      	ldr	r3, [pc, #148]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb8:	4b23      	ldr	r3, [pc, #140]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ebe:	4b22      	ldr	r3, [pc, #136]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ec4:	4b20      	ldr	r3, [pc, #128]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000eca:	4b1f      	ldr	r3, [pc, #124]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000ed0:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000ed6:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000edc:	4b1a      	ldr	r3, [pc, #104]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000ee2:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000eea:	4b17      	ldr	r3, [pc, #92]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ef0:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef8:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <MX_ADC_Init+0xac>)
 8000efa:	2210      	movs	r2, #16
 8000efc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efe:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f04:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f0c:	480e      	ldr	r0, [pc, #56]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f0e:	f003 f85b 	bl	8003fc8 <HAL_ADC_Init>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d002      	beq.n	8000f1e <MX_ADC_Init+0x82>
  {
    Error_Handler(2);
 8000f18:	2002      	movs	r0, #2
 8000f1a:	f001 ff5d 	bl	8002dd8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f1e:	2310      	movs	r3, #16
 8000f20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f22:	2301      	movs	r3, #1
 8000f24:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4806      	ldr	r0, [pc, #24]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f30:	f003 fbcc 	bl	80046cc <HAL_ADC_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d002      	beq.n	8000f40 <MX_ADC_Init+0xa4>
  {
    Error_Handler(2);
 8000f3a:	2002      	movs	r0, #2
 8000f3c:	f001 ff4c 	bl	8002dd8 <Error_Handler>
  }

}
 8000f40:	bf00      	nop
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20003a0c 	.word	0x20003a0c
 8000f4c:	40012400 	.word	0x40012400

08000f50 <HAL_ADC_MspInit>:
//======================================================================================
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08c      	sub	sp, #48	; 0x30
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a31      	ldr	r2, [pc, #196]	; (8001034 <HAL_ADC_MspInit+0xe4>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d15c      	bne.n	800102c <HAL_ADC_MspInit+0xdc>
  {
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f72:	4b31      	ldr	r3, [pc, #196]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f74:	6a1b      	ldr	r3, [r3, #32]
 8000f76:	4a30      	ldr	r2, [pc, #192]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f7c:	6213      	str	r3, [r2, #32]
 8000f7e:	4b2e      	ldr	r3, [pc, #184]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f80:	6a1b      	ldr	r3, [r3, #32]
 8000f82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f86:	61bb      	str	r3, [r7, #24]
 8000f88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	4b2b      	ldr	r3, [pc, #172]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	4a2a      	ldr	r2, [pc, #168]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	61d3      	str	r3, [r2, #28]
 8000f96:	4b28      	ldr	r3, [pc, #160]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	4b25      	ldr	r3, [pc, #148]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	4a24      	ldr	r2, [pc, #144]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fa8:	f043 0304 	orr.w	r3, r3, #4
 8000fac:	61d3      	str	r3, [r2, #28]
 8000fae:	4b22      	ldr	r3, [pc, #136]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fba:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	4a1e      	ldr	r2, [pc, #120]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fc0:	f043 0310 	orr.w	r3, r3, #16
 8000fc4:	61d3      	str	r3, [r2, #28]
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	f003 0310 	and.w	r3, r3, #16
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC_IN1
    PC5     ------> ADC_IN15
    PE8     ------> ADC_IN23
    PE9     ------> ADC_IN24
    */
    GPIO_InitStruct.Pin = ADC_V_MOTOR_Pin|ADC_V_IN_12V_Pin;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4815      	ldr	r0, [pc, #84]	; (800103c <HAL_ADC_MspInit+0xec>)
 8000fe6:	f004 f8a5 	bl	8005134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_SPEED_Pin;
 8000fea:	2320      	movs	r3, #32
 8000fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_SPEED_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4810      	ldr	r0, [pc, #64]	; (8001040 <HAL_ADC_MspInit+0xf0>)
 8000ffe:	f004 f899 	bl	8005134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_I_IN_12V_Pin|ADC_I_MOTOR_Pin;
 8001002:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001008:	2303      	movs	r3, #3
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001010:	f107 031c 	add.w	r3, r7, #28
 8001014:	4619      	mov	r1, r3
 8001016:	480b      	ldr	r0, [pc, #44]	; (8001044 <HAL_ADC_MspInit+0xf4>)
 8001018:	f004 f88c 	bl	8005134 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800101c:	2200      	movs	r2, #0
 800101e:	2100      	movs	r1, #0
 8001020:	2012      	movs	r0, #18
 8001022:	f003 fe0e 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001026:	2012      	movs	r0, #18
 8001028:	f003 fe27 	bl	8004c7a <HAL_NVIC_EnableIRQ>

  }
}
 800102c:	bf00      	nop
 800102e:	3730      	adds	r7, #48	; 0x30
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40012400 	.word	0x40012400
 8001038:	40023800 	.word	0x40023800
 800103c:	40020000 	.word	0x40020000
 8001040:	40020800 	.word	0x40020800
 8001044:	40021000 	.word	0x40021000

08001048 <ADC_GetRAWData>:
    HAL_NVIC_DisableIRQ(ADC1_IRQn);
  }
}
//======================================================================================
uint32_t ADC_GetRAWData(uint32_t Channel)												//        
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]

	sConfig.Rank         = ADC_REGULAR_RANK_1;
 800105c:	2301      	movs	r3, #1
 800105e:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES;
 8001060:	2302      	movs	r3, #2
 8001062:	617b      	str	r3, [r7, #20]

	sConfig.Channel      = Channel;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	60fb      	str	r3, [r7, #12]
 	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	4619      	mov	r1, r3
 800106e:	480f      	ldr	r0, [pc, #60]	; (80010ac <ADC_GetRAWData+0x64>)
 8001070:	f003 fb2c 	bl	80046cc <HAL_ADC_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <ADC_GetRAWData+0x38>
	{
		Error_Handler(2);
 800107a:	2002      	movs	r0, #2
 800107c:	f001 feac 	bl	8002dd8 <Error_Handler>
	}

	//   
	HAL_ADC_Start(&hadc);
 8001080:	480a      	ldr	r0, [pc, #40]	; (80010ac <ADC_GetRAWData+0x64>)
 8001082:	f003 f8e7 	bl	8004254 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, 10);
 8001086:	210a      	movs	r1, #10
 8001088:	4808      	ldr	r0, [pc, #32]	; (80010ac <ADC_GetRAWData+0x64>)
 800108a:	f003 f96f 	bl	800436c <HAL_ADC_PollForConversion>
	ADC_State.ADC_RAW = HAL_ADC_GetValue(&hadc);
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <ADC_GetRAWData+0x64>)
 8001090:	f003 f9f5 	bl	800447e <HAL_ADC_GetValue>
 8001094:	4602      	mov	r2, r0
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <ADC_GetRAWData+0x68>)
 8001098:	605a      	str	r2, [r3, #4]
	HAL_ADC_Stop(&hadc);
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <ADC_GetRAWData+0x64>)
 800109c:	f003 f93a 	bl	8004314 <HAL_ADC_Stop>

	return ADC_State.ADC_RAW;
 80010a0:	4b03      	ldr	r3, [pc, #12]	; (80010b0 <ADC_GetRAWData+0x68>)
 80010a2:	685b      	ldr	r3, [r3, #4]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20003a0c 	.word	0x20003a0c
 80010b0:	20003a68 	.word	0x20003a68
 80010b4:	00000000 	.word	0x00000000

080010b8 <ADC_ScanState>:
//======================================================================================
void ADC_ScanState(void)																//       
{
 80010b8:	b598      	push	{r3, r4, r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	// ADC Channel: IN23						- ADC_I_IN_12V
	// ADC Channel: IN24						- ADC_I_MOTOR
	// ADC Channel: Temperature Sensor Channel 	-   
	// ADC Channel: Vrefint Channel				-  ,   

	ADC_State.DataReady = 0;
 80010bc:	4ba8      	ldr	r3, [pc, #672]	; (8001360 <ADC_ScanState+0x2a8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]


	ADC_GetRAWData(ADC_CHANNEL_VREFINT);												//   -       
 80010c2:	2011      	movs	r0, #17
 80010c4:	f7ff ffc0 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 80010c8:	4ba5      	ldr	r3, [pc, #660]	; (8001360 <ADC_ScanState+0x2a8>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010d0:	d222      	bcs.n	8001118 <ADC_ScanState+0x60>
	{
		//    ,    
		ADC_State.ADC_Ref_Voltage = __LL_ADC_CALC_VREFANALOG_VOLTAGE(ADC_State.ADC_RAW, hadc.Init.Resolution) / 1000.0; //   -   
 80010d2:	4ba4      	ldr	r3, [pc, #656]	; (8001364 <ADC_ScanState+0x2ac>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80010dc:	fb03 f202 	mul.w	r2, r3, r2
 80010e0:	4b9f      	ldr	r3, [pc, #636]	; (8001360 <ADC_ScanState+0x2a8>)
 80010e2:	6859      	ldr	r1, [r3, #4]
 80010e4:	4ba0      	ldr	r3, [pc, #640]	; (8001368 <ADC_ScanState+0x2b0>)
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	0ddb      	lsrs	r3, r3, #23
 80010ea:	fa01 f303 	lsl.w	r3, r1, r3
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff f98e 	bl	8000414 <__aeabi_ui2d>
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	4b9b      	ldr	r3, [pc, #620]	; (800136c <ADC_ScanState+0x2b4>)
 80010fe:	f7ff fb2d 	bl	800075c <__aeabi_ddiv>
 8001102:	4603      	mov	r3, r0
 8001104:	460c      	mov	r4, r1
 8001106:	4a96      	ldr	r2, [pc, #600]	; (8001360 <ADC_ScanState+0x2a8>)
 8001108:	e9c2 3402 	strd	r3, r4, [r2, #8]
		ADC_State.DataReady++;
 800110c:	4b94      	ldr	r3, [pc, #592]	; (8001360 <ADC_ScanState+0x2a8>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	3301      	adds	r3, #1
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b92      	ldr	r3, [pc, #584]	; (8001360 <ADC_ScanState+0x2a8>)
 8001116:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(ADC_CHANNEL_TEMPSENSOR);												//   -   
 8001118:	2010      	movs	r0, #16
 800111a:	f7ff ff95 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 800111e:	4b90      	ldr	r3, [pc, #576]	; (8001360 <ADC_ScanState+0x2a8>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001126:	d229      	bcs.n	800117c <ADC_ScanState+0xc4>
	{
		//          ,     
		ADC_State.CPU_Temperature 	= COMPUTATION_TEMPERATURE_TEMP30_TEMP110(ADC_State.ADC_RAW) - 2;
 8001128:	4b8d      	ldr	r3, [pc, #564]	; (8001360 <ADC_ScanState+0x2a8>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001130:	fb02 f303 	mul.w	r3, r2, r3
 8001134:	4a8e      	ldr	r2, [pc, #568]	; (8001370 <ADC_ScanState+0x2b8>)
 8001136:	fba2 2303 	umull	r2, r3, r2, r3
 800113a:	099b      	lsrs	r3, r3, #6
 800113c:	461a      	mov	r2, r3
 800113e:	4b8d      	ldr	r3, [pc, #564]	; (8001374 <ADC_ScanState+0x2bc>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	1ad2      	subs	r2, r2, r3
 8001144:	4613      	mov	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	461a      	mov	r2, r3
 800114e:	4b8a      	ldr	r3, [pc, #552]	; (8001378 <ADC_ScanState+0x2c0>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	4619      	mov	r1, r3
 8001154:	4b87      	ldr	r3, [pc, #540]	; (8001374 <ADC_ScanState+0x2bc>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	1acb      	subs	r3, r1, r3
 800115a:	fb92 f3f3 	sdiv	r3, r2, r3
 800115e:	331c      	adds	r3, #28
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f967 	bl	8000434 <__aeabi_i2d>
 8001166:	4603      	mov	r3, r0
 8001168:	460c      	mov	r4, r1
 800116a:	4a7d      	ldr	r2, [pc, #500]	; (8001360 <ADC_ScanState+0x2a8>)
 800116c:	e9c2 3404 	strd	r3, r4, [r2, #16]

//		//          ,      
//		ADC_State.CPU_Temperature_raw 	= __LL_ADC_CALC_DATA_TO_VOLTAGE(ADC_State.ADC_Ref_Voltage, ADC_State.ADC_RAW, hadc.Init.Resolution);  //            
//		ADC_State.CPU_TemperatureRef    = __LL_ADC_CALC_TEMPERATURE((uint32_t)(1000*ADC_State.ADC_Ref_Voltage), ADC_State.ADC_RAW , hadc.Init.Resolution) - 2;

		ADC_State.DataReady++;
 8001170:	4b7b      	ldr	r3, [pc, #492]	; (8001360 <ADC_ScanState+0x2a8>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	3301      	adds	r3, #1
 8001176:	b2da      	uxtb	r2, r3
 8001178:	4b79      	ldr	r3, [pc, #484]	; (8001360 <ADC_ScanState+0x2a8>)
 800117a:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_SPEED);													//   -    (  0..3.3V)
 800117c:	200f      	movs	r0, #15
 800117e:	f7ff ff63 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 8001182:	4b77      	ldr	r3, [pc, #476]	; (8001360 <ADC_ScanState+0x2a8>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800118a:	d235      	bcs.n	80011f8 <ADC_ScanState+0x140>
	{
		ADC_State.Speed_value_volts 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_SPEED;
 800118c:	4b74      	ldr	r3, [pc, #464]	; (8001360 <ADC_ScanState+0x2a8>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f93f 	bl	8000414 <__aeabi_ui2d>
 8001196:	a366      	add	r3, pc, #408	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff f9b4 	bl	8000508 <__aeabi_dmul>
 80011a0:	4603      	mov	r3, r0
 80011a2:	460c      	mov	r4, r1
 80011a4:	4a6e      	ldr	r2, [pc, #440]	; (8001360 <ADC_ScanState+0x2a8>)
 80011a6:	e9c2 3408 	strd	r3, r4, [r2, #32]
		ADC_State.Speed_value_percent	= (uint8_t)( (ADC_State.Speed_value_volts/ADC_REF_VOLTAGE_DEFAULT)*(double)100 );
 80011aa:	4b6d      	ldr	r3, [pc, #436]	; (8001360 <ADC_ScanState+0x2a8>)
 80011ac:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80011b0:	a361      	add	r3, pc, #388	; (adr r3, 8001338 <ADC_ScanState+0x280>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff fad1 	bl	800075c <__aeabi_ddiv>
 80011ba:	4603      	mov	r3, r0
 80011bc:	460c      	mov	r4, r1
 80011be:	4618      	mov	r0, r3
 80011c0:	4621      	mov	r1, r4
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	4b6d      	ldr	r3, [pc, #436]	; (800137c <ADC_ScanState+0x2c4>)
 80011c8:	f7ff f99e 	bl	8000508 <__aeabi_dmul>
 80011cc:	4603      	mov	r3, r0
 80011ce:	460c      	mov	r4, r1
 80011d0:	4618      	mov	r0, r3
 80011d2:	4621      	mov	r1, r4
 80011d4:	f7ff fc70 	bl	8000ab8 <__aeabi_d2uiz>
 80011d8:	4603      	mov	r3, r0
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b60      	ldr	r3, [pc, #384]	; (8001360 <ADC_ScanState+0x2a8>)
 80011de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		Speed_value_percent = ADC_State.Speed_value_percent;
 80011e2:	4b5f      	ldr	r3, [pc, #380]	; (8001360 <ADC_ScanState+0x2a8>)
 80011e4:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80011e8:	4b65      	ldr	r3, [pc, #404]	; (8001380 <ADC_ScanState+0x2c8>)
 80011ea:	701a      	strb	r2, [r3, #0]

		ADC_State.DataReady++;
 80011ec:	4b5c      	ldr	r3, [pc, #368]	; (8001360 <ADC_ScanState+0x2a8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	3301      	adds	r3, #1
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	4b5a      	ldr	r3, [pc, #360]	; (8001360 <ADC_ScanState+0x2a8>)
 80011f6:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_V_IN_12V);												//   -    
 80011f8:	2001      	movs	r0, #1
 80011fa:	f7ff ff25 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 80011fe:	4b58      	ldr	r3, [pc, #352]	; (8001360 <ADC_ScanState+0x2a8>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001206:	d21d      	bcs.n	8001244 <ADC_ScanState+0x18c>
	{
		ADC_State.V_IN_12V_value_volts 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_V_IN_12V;
 8001208:	4b55      	ldr	r3, [pc, #340]	; (8001360 <ADC_ScanState+0x2a8>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff f901 	bl	8000414 <__aeabi_ui2d>
 8001212:	a347      	add	r3, pc, #284	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 8001214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001218:	f7ff f976 	bl	8000508 <__aeabi_dmul>
 800121c:	4603      	mov	r3, r0
 800121e:	460c      	mov	r4, r1
 8001220:	4618      	mov	r0, r3
 8001222:	4621      	mov	r1, r4
 8001224:	a346      	add	r3, pc, #280	; (adr r3, 8001340 <ADC_ScanState+0x288>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f96d 	bl	8000508 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	4a4b      	ldr	r2, [pc, #300]	; (8001360 <ADC_ScanState+0x2a8>)
 8001234:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

		ADC_State.DataReady++;
 8001238:	4b49      	ldr	r3, [pc, #292]	; (8001360 <ADC_ScanState+0x2a8>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	3301      	adds	r3, #1
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b47      	ldr	r3, [pc, #284]	; (8001360 <ADC_ScanState+0x2a8>)
 8001242:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_V_MOTOR);												//   -    ()
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff feff 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 800124a:	4b45      	ldr	r3, [pc, #276]	; (8001360 <ADC_ScanState+0x2a8>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001252:	d21d      	bcs.n	8001290 <ADC_ScanState+0x1d8>
	{
		ADC_State.V_IN_MOTOR_value_volts 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_V_MOTOR;
 8001254:	4b42      	ldr	r3, [pc, #264]	; (8001360 <ADC_ScanState+0x2a8>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f8db 	bl	8000414 <__aeabi_ui2d>
 800125e:	a334      	add	r3, pc, #208	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	f7ff f950 	bl	8000508 <__aeabi_dmul>
 8001268:	4603      	mov	r3, r0
 800126a:	460c      	mov	r4, r1
 800126c:	4618      	mov	r0, r3
 800126e:	4621      	mov	r1, r4
 8001270:	a335      	add	r3, pc, #212	; (adr r3, 8001348 <ADC_ScanState+0x290>)
 8001272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001276:	f7ff f947 	bl	8000508 <__aeabi_dmul>
 800127a:	4603      	mov	r3, r0
 800127c:	460c      	mov	r4, r1
 800127e:	4a38      	ldr	r2, [pc, #224]	; (8001360 <ADC_ScanState+0x2a8>)
 8001280:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

		ADC_State.DataReady++;
 8001284:	4b36      	ldr	r3, [pc, #216]	; (8001360 <ADC_ScanState+0x2a8>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	3301      	adds	r3, #1
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b34      	ldr	r3, [pc, #208]	; (8001360 <ADC_ScanState+0x2a8>)
 800128e:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_I_IN_12V);												//   -   
 8001290:	2017      	movs	r0, #23
 8001292:	f7ff fed9 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 8001296:	4b32      	ldr	r3, [pc, #200]	; (8001360 <ADC_ScanState+0x2a8>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800129e:	d21d      	bcs.n	80012dc <ADC_ScanState+0x224>
	{
		ADC_State.I_IN_12V_value_amperes 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_I_IN_12V;
 80012a0:	4b2f      	ldr	r3, [pc, #188]	; (8001360 <ADC_ScanState+0x2a8>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff f8b5 	bl	8000414 <__aeabi_ui2d>
 80012aa:	a321      	add	r3, pc, #132	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 80012ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b0:	f7ff f92a 	bl	8000508 <__aeabi_dmul>
 80012b4:	4603      	mov	r3, r0
 80012b6:	460c      	mov	r4, r1
 80012b8:	4618      	mov	r0, r3
 80012ba:	4621      	mov	r1, r4
 80012bc:	a324      	add	r3, pc, #144	; (adr r3, 8001350 <ADC_ScanState+0x298>)
 80012be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c2:	f7ff f921 	bl	8000508 <__aeabi_dmul>
 80012c6:	4603      	mov	r3, r0
 80012c8:	460c      	mov	r4, r1
 80012ca:	4a25      	ldr	r2, [pc, #148]	; (8001360 <ADC_ScanState+0x2a8>)
 80012cc:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

		ADC_State.DataReady++;
 80012d0:	4b23      	ldr	r3, [pc, #140]	; (8001360 <ADC_ScanState+0x2a8>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	4b21      	ldr	r3, [pc, #132]	; (8001360 <ADC_ScanState+0x2a8>)
 80012da:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_I_MOTOR);												//   -  
 80012dc:	2018      	movs	r0, #24
 80012de:	f7ff feb3 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 80012e2:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <ADC_ScanState+0x2a8>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012ea:	d21d      	bcs.n	8001328 <ADC_ScanState+0x270>
	{
		ADC_State.I_IN_MOTOR_value_amperes 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_I_MOTOR;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <ADC_ScanState+0x2a8>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f88f 	bl	8000414 <__aeabi_ui2d>
 80012f6:	a30e      	add	r3, pc, #56	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 80012f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fc:	f7ff f904 	bl	8000508 <__aeabi_dmul>
 8001300:	4603      	mov	r3, r0
 8001302:	460c      	mov	r4, r1
 8001304:	4618      	mov	r0, r3
 8001306:	4621      	mov	r1, r4
 8001308:	a313      	add	r3, pc, #76	; (adr r3, 8001358 <ADC_ScanState+0x2a0>)
 800130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130e:	f7ff f8fb 	bl	8000508 <__aeabi_dmul>
 8001312:	4603      	mov	r3, r0
 8001314:	460c      	mov	r4, r1
 8001316:	4a12      	ldr	r2, [pc, #72]	; (8001360 <ADC_ScanState+0x2a8>)
 8001318:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48

		ADC_State.DataReady++;
 800131c:	4b10      	ldr	r3, [pc, #64]	; (8001360 <ADC_ScanState+0x2a8>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	3301      	adds	r3, #1
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <ADC_ScanState+0x2a8>)
 8001326:	701a      	strb	r2, [r3, #0]
	}

}
 8001328:	bf00      	nop
 800132a:	bd98      	pop	{r3, r4, r7, pc}
 800132c:	f3af 8000 	nop.w
 8001330:	66666666 	.word	0x66666666
 8001334:	3f4a6666 	.word	0x3f4a6666
 8001338:	66666666 	.word	0x66666666
 800133c:	400a6666 	.word	0x400a6666
 8001340:	70a3d70a 	.word	0x70a3d70a
 8001344:	40180a3d 	.word	0x40180a3d
 8001348:	51eb851f 	.word	0x51eb851f
 800134c:	40181eb8 	.word	0x40181eb8
 8001350:	cccccccd 	.word	0xcccccccd
 8001354:	4010cccc 	.word	0x4010cccc
 8001358:	9999999a 	.word	0x9999999a
 800135c:	40099999 	.word	0x40099999
 8001360:	20003a68 	.word	0x20003a68
 8001364:	1ff800f8 	.word	0x1ff800f8
 8001368:	20003a0c 	.word	0x20003a0c
 800136c:	408f4000 	.word	0x408f4000
 8001370:	057619f1 	.word	0x057619f1
 8001374:	1ff800fa 	.word	0x1ff800fa
 8001378:	1ff800fe 	.word	0x1ff800fe
 800137c:	40590000 	.word	0x40590000
 8001380:	200039f0 	.word	0x200039f0

08001384 <BUZZER_Init>:

uint8_t			BUZZER_BuzzerState;														//   (/)

//======================================================================================
void BUZZER_Init(uint8_t state)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b090      	sub	sp, #64	; 0x40
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	4b4e      	ldr	r3, [pc, #312]	; (80014c8 <BUZZER_Init+0x144>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	4a4d      	ldr	r2, [pc, #308]	; (80014c8 <BUZZER_Init+0x144>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	61d3      	str	r3, [r2, #28]
 800139a:	4b4b      	ldr	r3, [pc, #300]	; (80014c8 <BUZZER_Init+0x144>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	623b      	str	r3, [r7, #32]
 80013a4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	4b48      	ldr	r3, [pc, #288]	; (80014c8 <BUZZER_Init+0x144>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	4a47      	ldr	r2, [pc, #284]	; (80014c8 <BUZZER_Init+0x144>)
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	61d3      	str	r3, [r2, #28]
 80013b2:	4b45      	ldr	r3, [pc, #276]	; (80014c8 <BUZZER_Init+0x144>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	61fb      	str	r3, [r7, #28]
 80013bc:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80013be:	4b42      	ldr	r3, [pc, #264]	; (80014c8 <BUZZER_Init+0x144>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a41      	ldr	r2, [pc, #260]	; (80014c8 <BUZZER_Init+0x144>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b3f      	ldr	r3, [pc, #252]	; (80014c8 <BUZZER_Init+0x144>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	61bb      	str	r3, [r7, #24]
 80013d4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80013d6:	4b3c      	ldr	r3, [pc, #240]	; (80014c8 <BUZZER_Init+0x144>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	4a3b      	ldr	r2, [pc, #236]	; (80014c8 <BUZZER_Init+0x144>)
 80013dc:	f043 0308 	orr.w	r3, r3, #8
 80013e0:	61d3      	str	r3, [r2, #28]
 80013e2:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <BUZZER_Init+0x144>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	f003 0308 	and.w	r3, r3, #8
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80013ee:	4b36      	ldr	r3, [pc, #216]	; (80014c8 <BUZZER_Init+0x144>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	4a35      	ldr	r2, [pc, #212]	; (80014c8 <BUZZER_Init+0x144>)
 80013f4:	f043 0310 	orr.w	r3, r3, #16
 80013f8:	61d3      	str	r3, [r2, #28]
 80013fa:	4b33      	ldr	r3, [pc, #204]	; (80014c8 <BUZZER_Init+0x144>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	f003 0310 	and.w	r3, r3, #16
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001406:	4b30      	ldr	r3, [pc, #192]	; (80014c8 <BUZZER_Init+0x144>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4a2f      	ldr	r2, [pc, #188]	; (80014c8 <BUZZER_Init+0x144>)
 800140c:	f043 0320 	orr.w	r3, r3, #32
 8001410:	61d3      	str	r3, [r2, #28]
 8001412:	4b2d      	ldr	r3, [pc, #180]	; (80014c8 <BUZZER_Init+0x144>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	f003 0320 	and.w	r3, r3, #32
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]

	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2120      	movs	r1, #32
 8001422:	482a      	ldr	r0, [pc, #168]	; (80014cc <BUZZER_Init+0x148>)
 8001424:	f004 f82b 	bl	800547e <HAL_GPIO_WritePin>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001428:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <BUZZER_Init+0x144>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	4a26      	ldr	r2, [pc, #152]	; (80014c8 <BUZZER_Init+0x144>)
 800142e:	f043 0301 	orr.w	r3, r3, #1
 8001432:	61d3      	str	r3, [r2, #28]
 8001434:	4b24      	ldr	r3, [pc, #144]	; (80014c8 <BUZZER_Init+0x144>)
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	f003 0301 	and.w	r3, r3, #1
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin 		= BUZZER_Pin;
 8001440:	2320      	movs	r3, #32
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode 		= GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull 		= GPIO_PULLDOWN;
 8001448:	2302      	movs	r3, #2
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	63bb      	str	r3, [r7, #56]	; 0x38


	HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001454:	4619      	mov	r1, r3
 8001456:	481d      	ldr	r0, [pc, #116]	; (80014cc <BUZZER_Init+0x148>)
 8001458:	f003 fe6c 	bl	8005134 <HAL_GPIO_Init>
	BUZZER_BuzzerState = state;
 800145c:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <BUZZER_Init+0x14c>)
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	7013      	strb	r3, [r2, #0]


	TIM_MasterConfigTypeDef sMasterConfig;

	htim6.Instance 				= TIM6;
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <BUZZER_Init+0x150>)
 8001464:	4a1c      	ldr	r2, [pc, #112]	; (80014d8 <BUZZER_Init+0x154>)
 8001466:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler 		= 32;
 8001468:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <BUZZER_Init+0x150>)
 800146a:	2220      	movs	r2, #32
 800146c:	605a      	str	r2, [r3, #4]
	htim6.Init.Period 			= BUZZER_HALF_PERIOD_TIM;
 800146e:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <BUZZER_Init+0x150>)
 8001470:	2279      	movs	r2, #121	; 0x79
 8001472:	60da      	str	r2, [r3, #12]
	htim6.Init.CounterMode 		= TIM_COUNTERMODE_UP;
 8001474:	4b17      	ldr	r3, [pc, #92]	; (80014d4 <BUZZER_Init+0x150>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147a:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <BUZZER_Init+0x150>)
 800147c:	2200      	movs	r2, #0
 800147e:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001480:	4814      	ldr	r0, [pc, #80]	; (80014d4 <BUZZER_Init+0x150>)
 8001482:	f006 fd2b 	bl	8007edc <HAL_TIM_Base_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d002      	beq.n	8001492 <BUZZER_Init+0x10e>
	{
		Error_Handler(4);
 800148c:	2004      	movs	r0, #4
 800148e:	f001 fca3 	bl	8002dd8 <Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger 	= TIM_TRGO_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
	sMasterConfig.MasterSlaveMode 		= TIM_MASTERSLAVEMODE_DISABLE;
 8001496:	2300      	movs	r3, #0
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800149a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	; (80014d4 <BUZZER_Init+0x150>)
 80014a2:	f007 fedf 	bl	8009264 <HAL_TIMEx_MasterConfigSynchronization>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <BUZZER_Init+0x12e>
	{
		Error_Handler(4);
 80014ac:	2004      	movs	r0, #4
 80014ae:	f001 fc93 	bl	8002dd8 <Error_Handler>
	}

	HAL_TIM_Base_MspInit(&htim6);														//    
 80014b2:	4808      	ldr	r0, [pc, #32]	; (80014d4 <BUZZER_Init+0x150>)
 80014b4:	f001 f832 	bl	800251c <HAL_TIM_Base_MspInit>

	HAL_TIM_MspPostInit(&htim6);
 80014b8:	4806      	ldr	r0, [pc, #24]	; (80014d4 <BUZZER_Init+0x150>)
 80014ba:	f001 f8bd 	bl	8002638 <HAL_TIM_MspPostInit>

}
 80014be:	bf00      	nop
 80014c0:	3740      	adds	r7, #64	; 0x40
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020400 	.word	0x40020400
 80014d0:	20003ab8 	.word	0x20003ab8
 80014d4:	20003d7c 	.word	0x20003d7c
 80014d8:	40001000 	.word	0x40001000

080014dc <BUZZER_Beep>:
//======================================================================================
void BUZZER_Beep(void) 																	// Generates one short beep in RealMode with stupid waiting
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
//	htim6.Init.Period = 100;
//	HAL_TIM_Base_Init(&htim6);
	if (BUZZER_BuzzerState == BUZZER_STSTE_ON)
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <BUZZER_Beep+0x40>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d113      	bne.n	8001512 <BUZZER_Beep+0x36>
	{
		uint16_t len = BUZZER_NUM_HALF_PERIOD_NORM;
 80014ea:	2346      	movs	r3, #70	; 0x46
 80014ec:	80fb      	strh	r3, [r7, #6]
		while (len--)
 80014ee:	e006      	b.n	80014fe <BUZZER_Beep+0x22>
		{
			BUZZER_INV;
 80014f0:	2120      	movs	r1, #32
 80014f2:	480b      	ldr	r0, [pc, #44]	; (8001520 <BUZZER_Beep+0x44>)
 80014f4:	f003 ffdb 	bl	80054ae <HAL_GPIO_TogglePin>
			HAL_Delay(BUZZER_HALF_PERIOD);
 80014f8:	2001      	movs	r0, #1
 80014fa:	f002 fd43 	bl	8003f84 <HAL_Delay>
		while (len--)
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	1e5a      	subs	r2, r3, #1
 8001502:	80fa      	strh	r2, [r7, #6]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1f3      	bne.n	80014f0 <BUZZER_Beep+0x14>
		}
		BUZZER_OFF;
 8001508:	2200      	movs	r2, #0
 800150a:	2120      	movs	r1, #32
 800150c:	4804      	ldr	r0, [pc, #16]	; (8001520 <BUZZER_Beep+0x44>)
 800150e:	f003 ffb6 	bl	800547e <HAL_GPIO_WritePin>
	}
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20003ab8 	.word	0x20003ab8
 8001520:	40020400 	.word	0x40020400

08001524 <BUZZER_BeepTIM>:
//======================================================================================
void BUZZER_BeepTIM(void) 																// Generates one short beep under RTOS
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	if (BUZZER_BuzzerState == BUZZER_STSTE_ON)
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <BUZZER_BeepTIM+0x2c>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d10d      	bne.n	800154c <BUZZER_BeepTIM+0x28>
	{
		HAL_TIM_Base_Start_IT(&htim6);													//  ,     -    
 8001530:	4808      	ldr	r0, [pc, #32]	; (8001554 <BUZZER_BeepTIM+0x30>)
 8001532:	f006 fd5d 	bl	8007ff0 <HAL_TIM_Base_Start_IT>
		osDelay(BUZZER_NUM_HALF_PERIOD_NORM);											//     RTOS ( 1)
 8001536:	2046      	movs	r0, #70	; 0x46
 8001538:	f00c ffcc 	bl	800e4d4 <osDelay>
	//	HAL_Delay(BUZZER_NUM_HALF_PERIOD_NORM);											//    HAL ( 1)
		HAL_TIM_Base_Stop_IT(&htim6);
 800153c:	4805      	ldr	r0, [pc, #20]	; (8001554 <BUZZER_BeepTIM+0x30>)
 800153e:	f006 fda9 	bl	8008094 <HAL_TIM_Base_Stop_IT>
		BUZZER_OFF;
 8001542:	2200      	movs	r2, #0
 8001544:	2120      	movs	r1, #32
 8001546:	4804      	ldr	r0, [pc, #16]	; (8001558 <BUZZER_BeepTIM+0x34>)
 8001548:	f003 ff99 	bl	800547e <HAL_GPIO_WritePin>
	}
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20003ab8 	.word	0x20003ab8
 8001554:	20003d7c 	.word	0x20003d7c
 8001558:	40020400 	.word	0x40020400

0800155c <MX_DAC_Init>:

DAC_HandleTypeDef DacHandle;

//======================================================================================
void MX_DAC_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001562:	463b      	mov	r3, r7
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  DacHandle.Instance = DAC;
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <MX_DAC_Init+0x50>)
 800156c:	4a10      	ldr	r2, [pc, #64]	; (80015b0 <MX_DAC_Init+0x54>)
 800156e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&DacHandle) != HAL_OK)
 8001570:	480e      	ldr	r0, [pc, #56]	; (80015ac <MX_DAC_Init+0x50>)
 8001572:	f003 fb90 	bl	8004c96 <HAL_DAC_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <MX_DAC_Init+0x26>
  {
    Error_Handler(3);
 800157c:	2003      	movs	r0, #3
 800157e:	f001 fc2b 	bl	8002dd8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001582:	2300      	movs	r3, #0
 8001584:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&DacHandle, &sConfig, DACx_CHANNEL) != HAL_OK)
 800158a:	463b      	mov	r3, r7
 800158c:	2200      	movs	r2, #0
 800158e:	4619      	mov	r1, r3
 8001590:	4806      	ldr	r0, [pc, #24]	; (80015ac <MX_DAC_Init+0x50>)
 8001592:	f003 fc15 	bl	8004dc0 <HAL_DAC_ConfigChannel>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <MX_DAC_Init+0x46>
  {
    Error_Handler(3);
 800159c:	2003      	movs	r0, #3
 800159e:	f001 fc1b 	bl	8002dd8 <Error_Handler>
  }

}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20003abc 	.word	0x20003abc
 80015b0:	40007400 	.word	0x40007400

080015b4 <HAL_DAC_MspInit>:
//======================================================================================
void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	; 0x28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a15      	ldr	r2, [pc, #84]	; (8001628 <HAL_DAC_MspInit+0x74>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d123      	bne.n	800161e <HAL_DAC_MspInit+0x6a>
  {
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015da:	4a14      	ldr	r2, [pc, #80]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015e0:	6253      	str	r3, [r2, #36]	; 0x24
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a0e      	ldr	r2, [pc, #56]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b0c      	ldr	r3, [pc, #48]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = DAC1__MOTOR_SPEED_Pin;
 8001606:	2310      	movs	r3, #16
 8001608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800160a:	2303      	movs	r3, #3
 800160c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC1__MOTOR_SPEED_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <HAL_DAC_MspInit+0x7c>)
 800161a:	f003 fd8b 	bl	8005134 <HAL_GPIO_Init>

  }
}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40007400 	.word	0x40007400
 800162c:	40023800 	.word	0x40023800
 8001630:	40020000 	.word	0x40020000

08001634 <DAC_SetValue>:
    HAL_GPIO_DeInit(DAC1__MOTOR_SPEED_GPIO_Port, DAC1__MOTOR_SPEED_Pin);
  }
}
//======================================================================================
void DAC_SetValue(uint8_t AValue)														//    
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
	if (HAL_DAC_SetValue(&DacHandle, DACx_CHANNEL, DAC_ALIGN_8B_R, (uint32_t)AValue) != HAL_OK)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2208      	movs	r2, #8
 8001642:	2100      	movs	r1, #0
 8001644:	480b      	ldr	r0, [pc, #44]	; (8001674 <DAC_SetValue+0x40>)
 8001646:	f003 fb97 	bl	8004d78 <HAL_DAC_SetValue>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d002      	beq.n	8001656 <DAC_SetValue+0x22>
	{
	  Error_Handler(21);//Setting value Error
 8001650:	2015      	movs	r0, #21
 8001652:	f001 fbc1 	bl	8002dd8 <Error_Handler>
	}

	if (HAL_DAC_Start(&DacHandle, DACx_CHANNEL) != HAL_OK)
 8001656:	2100      	movs	r1, #0
 8001658:	4806      	ldr	r0, [pc, #24]	; (8001674 <DAC_SetValue+0x40>)
 800165a:	f003 fb3e 	bl	8004cda <HAL_DAC_Start>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d002      	beq.n	800166a <DAC_SetValue+0x36>
	{
	  Error_Handler(21);//Start Error
 8001664:	2015      	movs	r0, #21
 8001666:	f001 fbb7 	bl	8002dd8 <Error_Handler>
	}

}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20003abc 	.word	0x20003abc

08001678 <MX_DMA_Init>:
#include <DMA.h>

//======================================================================================
void MX_DMA_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <MX_DMA_Init+0x38>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <MX_DMA_Init+0x38>)
 8001684:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_DMA_Init+0x38>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	2100      	movs	r1, #0
 800169a:	200f      	movs	r0, #15
 800169c:	f003 fad1 	bl	8004c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016a0:	200f      	movs	r0, #15
 80016a2:	f003 faea 	bl	8004c7a <HAL_NVIC_EnableIRQ>

}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800

080016b4 <Display_Test>:

char str[18];																			//     sprintf

//======================================================================================
void Display_Test(uint16_t pos_x, uint16_t pos_y)										//  
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af04      	add	r7, sp, #16
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	80fb      	strh	r3, [r7, #6]
 80016c0:	4613      	mov	r3, r2
 80016c2:	80bb      	strh	r3, [r7, #4]
//	sprintf(str, "%04.3f", ADC_State.Speed_value_volts);
//	LCD9488_GUI_Draw_StringColor(10, 230, str, (unsigned char*)LCD55Mono37x48, RED, CYAN, DRAW_NO_OVERLYING);

	sprintf(str, "%02d", Speed_value_percent);
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <Display_Test+0x44>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	461a      	mov	r2, r3
 80016ca:	490c      	ldr	r1, [pc, #48]	; (80016fc <Display_Test+0x48>)
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <Display_Test+0x4c>)
 80016ce:	f010 ff8f 	bl	80125f0 <siprintf>
//	LCD9488_GUI_Draw_StringColor(200, 230, str, (unsigned char*)Digital7Mono32x48, RED, CYAN, DRAW_NO_OVERLYING);
	LCD9488_GUI_Draw_StringColor(200, 230, str, (unsigned char*)Unispace32x48_Digits, RED, CYAN, DRAW_NO_OVERLYING);
 80016d2:	2300      	movs	r3, #0
 80016d4:	9302      	str	r3, [sp, #8]
 80016d6:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80016da:	9301      	str	r3, [sp, #4]
 80016dc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	4b08      	ldr	r3, [pc, #32]	; (8001704 <Display_Test+0x50>)
 80016e4:	4a06      	ldr	r2, [pc, #24]	; (8001700 <Display_Test+0x4c>)
 80016e6:	21e6      	movs	r1, #230	; 0xe6
 80016e8:	20c8      	movs	r0, #200	; 0xc8
 80016ea:	f002 fb95 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>


}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200039f0 	.word	0x200039f0
 80016fc:	08015d30 	.word	0x08015d30
 8001700:	20003ad0 	.word	0x20003ad0
 8001704:	08019324 	.word	0x08019324

08001708 <Display_SystemVoltage>:
//======================================================================================
void Display_SystemVoltage(uint16_t pos_x, uint16_t pos_y)								//    
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b089      	sub	sp, #36	; 0x24
 800170c:	af04      	add	r7, sp, #16
 800170e:	4603      	mov	r3, r0
 8001710:	460a      	mov	r2, r1
 8001712:	80fb      	strh	r3, [r7, #6]
 8001714:	4613      	mov	r3, r2
 8001716:	80bb      	strh	r3, [r7, #4]
	unsigned char* Font = (unsigned char*)Arial_9;
 8001718:	4b1e      	ldr	r3, [pc, #120]	; (8001794 <Display_SystemVoltage+0x8c>)
 800171a:	60fb      	str	r3, [r7, #12]

	sprintf(str, "Vcc = %3.2fv", ADC_State.ADC_Ref_Voltage);
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <Display_SystemVoltage+0x90>)
 800171e:	f103 0408 	add.w	r4, r3, #8
 8001722:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001726:	461a      	mov	r2, r3
 8001728:	4623      	mov	r3, r4
 800172a:	491c      	ldr	r1, [pc, #112]	; (800179c <Display_SystemVoltage+0x94>)
 800172c:	481c      	ldr	r0, [pc, #112]	; (80017a0 <Display_SystemVoltage+0x98>)
 800172e:	f010 ff5f 	bl	80125f0 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y, str, Font, RED, CYAN, DRAW_NO_OVERLYING);
 8001732:	88b9      	ldrh	r1, [r7, #4]
 8001734:	88f8      	ldrh	r0, [r7, #6]
 8001736:	2300      	movs	r3, #0
 8001738:	9302      	str	r3, [sp, #8]
 800173a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800173e:	9301      	str	r3, [sp, #4]
 8001740:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <Display_SystemVoltage+0x98>)
 800174a:	f002 fb65 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>

	sprintf(str, "Tmp = %+2dC", (int)ADC_State.CPU_Temperature);
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <Display_SystemVoltage+0x90>)
 8001750:	f103 0410 	add.w	r4, r3, #16
 8001754:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001758:	4618      	mov	r0, r3
 800175a:	4621      	mov	r1, r4
 800175c:	f7ff f984 	bl	8000a68 <__aeabi_d2iz>
 8001760:	4603      	mov	r3, r0
 8001762:	461a      	mov	r2, r3
 8001764:	490f      	ldr	r1, [pc, #60]	; (80017a4 <Display_SystemVoltage+0x9c>)
 8001766:	480e      	ldr	r0, [pc, #56]	; (80017a0 <Display_SystemVoltage+0x98>)
 8001768:	f010 ff42 	bl	80125f0 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y + 10, str, Font, RED, CYAN, DRAW_NO_OVERLYING);
 800176c:	88bb      	ldrh	r3, [r7, #4]
 800176e:	330a      	adds	r3, #10
 8001770:	b299      	uxth	r1, r3
 8001772:	88f8      	ldrh	r0, [r7, #6]
 8001774:	2300      	movs	r3, #0
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800177c:	9301      	str	r3, [sp, #4]
 800177e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4a06      	ldr	r2, [pc, #24]	; (80017a0 <Display_SystemVoltage+0x98>)
 8001788:	f002 fb46 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>

}
 800178c:	bf00      	nop
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	bd90      	pop	{r4, r7, pc}
 8001794:	08018a7c 	.word	0x08018a7c
 8001798:	20003a68 	.word	0x20003a68
 800179c:	08015d38 	.word	0x08015d38
 80017a0:	20003ad0 	.word	0x20003ad0
 80017a4:	08015d48 	.word	0x08015d48

080017a8 <Display_MotorDirection>:
//======================================================================================
void Display_MotorDirection(uint16_t pos_x, uint16_t pos_y, TMotorDirection AMotorDirection) //    
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af04      	add	r7, sp, #16
 80017ae:	4603      	mov	r3, r0
 80017b0:	80fb      	strh	r3, [r7, #6]
 80017b2:	460b      	mov	r3, r1
 80017b4:	80bb      	strh	r3, [r7, #4]
 80017b6:	4613      	mov	r3, r2
 80017b8:	70fb      	strb	r3, [r7, #3]
	unsigned char* Font = (unsigned char*)Arial28x28;
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <Display_MotorDirection+0x88>)
 80017bc:	60fb      	str	r3, [r7, #12]
	switch (AMotorDirection)
 80017be:	78fb      	ldrb	r3, [r7, #3]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d013      	beq.n	80017ec <Display_MotorDirection+0x44>
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d020      	beq.n	800180a <Display_MotorDirection+0x62>
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d000      	beq.n	80017ce <Display_MotorDirection+0x26>
		case MD_REV:
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, "REVERSE", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
			break;
	}

}
 80017cc:	e02c      	b.n	8001828 <Display_MotorDirection+0x80>
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, " STOP  ", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
 80017ce:	88b9      	ldrh	r1, [r7, #4]
 80017d0:	88f8      	ldrh	r0, [r7, #6]
 80017d2:	2300      	movs	r3, #0
 80017d4:	9302      	str	r3, [sp, #8]
 80017d6:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4a13      	ldr	r2, [pc, #76]	; (8001834 <Display_MotorDirection+0x8c>)
 80017e6:	f002 fb17 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>
			break;
 80017ea:	e01d      	b.n	8001828 <Display_MotorDirection+0x80>
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, "FORWARD", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
 80017ec:	88b9      	ldrh	r1, [r7, #4]
 80017ee:	88f8      	ldrh	r0, [r7, #6]
 80017f0:	2300      	movs	r3, #0
 80017f2:	9302      	str	r3, [sp, #8]
 80017f4:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80017f8:	9301      	str	r3, [sp, #4]
 80017fa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <Display_MotorDirection+0x90>)
 8001804:	f002 fb08 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>
			break;
 8001808:	e00e      	b.n	8001828 <Display_MotorDirection+0x80>
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, "REVERSE", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
 800180a:	88b9      	ldrh	r1, [r7, #4]
 800180c:	88f8      	ldrh	r0, [r7, #6]
 800180e:	2300      	movs	r3, #0
 8001810:	9302      	str	r3, [sp, #8]
 8001812:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8001816:	9301      	str	r3, [sp, #4]
 8001818:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	4a06      	ldr	r2, [pc, #24]	; (800183c <Display_MotorDirection+0x94>)
 8001822:	f002 faf9 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>
			break;
 8001826:	bf00      	nop
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	08016014 	.word	0x08016014
 8001834:	08015d54 	.word	0x08015d54
 8001838:	08015d5c 	.word	0x08015d5c
 800183c:	08015d64 	.word	0x08015d64

08001840 <Display_MotorSpeed>:
//======================================================================================
void Display_MotorSpeed(uint16_t pos_x, uint16_t pos_y, uint16_t ASpeed) 					//    
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af04      	add	r7, sp, #16
 8001846:	4603      	mov	r3, r0
 8001848:	80fb      	strh	r3, [r7, #6]
 800184a:	460b      	mov	r3, r1
 800184c:	80bb      	strh	r3, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	807b      	strh	r3, [r7, #2]
	unsigned char* Font = (unsigned char*)Unispace32x48_Digits;
 8001852:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <Display_MotorSpeed+0x44>)
 8001854:	60fb      	str	r3, [r7, #12]

	sprintf(str, "%04d", (uint16_t)ASpeed);
 8001856:	887b      	ldrh	r3, [r7, #2]
 8001858:	461a      	mov	r2, r3
 800185a:	490b      	ldr	r1, [pc, #44]	; (8001888 <Display_MotorSpeed+0x48>)
 800185c:	480b      	ldr	r0, [pc, #44]	; (800188c <Display_MotorSpeed+0x4c>)
 800185e:	f010 fec7 	bl	80125f0 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y, str, Font, BLUE, WHITE, DRAW_NO_OVERLYING);
 8001862:	88b9      	ldrh	r1, [r7, #4]
 8001864:	88f8      	ldrh	r0, [r7, #6]
 8001866:	2300      	movs	r3, #0
 8001868:	9302      	str	r3, [sp, #8]
 800186a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	231f      	movs	r3, #31
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4a05      	ldr	r2, [pc, #20]	; (800188c <Display_MotorSpeed+0x4c>)
 8001878:	f002 face 	bl	8003e18 <LCD9488_GUI_Draw_StringColor>
}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	08019324 	.word	0x08019324
 8001888:	08015d6c 	.word	0x08015d6c
 800188c:	20003ad0 	.word	0x20003ad0

08001890 <Encoder_Init>:

#include <Encoder.h>

//=======================================================================================
void  Encoder_Init(void)																	//  GPIO   
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08c      	sub	sp, #48	; 0x30
 8001894:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001896:	4b3d      	ldr	r3, [pc, #244]	; (800198c <Encoder_Init+0xfc>)
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	4a3c      	ldr	r2, [pc, #240]	; (800198c <Encoder_Init+0xfc>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	61d3      	str	r3, [r2, #28]
 80018a2:	4b3a      	ldr	r3, [pc, #232]	; (800198c <Encoder_Init+0xfc>)
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	61bb      	str	r3, [r7, #24]
 80018ac:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80018ae:	4b37      	ldr	r3, [pc, #220]	; (800198c <Encoder_Init+0xfc>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a36      	ldr	r2, [pc, #216]	; (800198c <Encoder_Init+0xfc>)
 80018b4:	f043 0302 	orr.w	r3, r3, #2
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b34      	ldr	r3, [pc, #208]	; (800198c <Encoder_Init+0xfc>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018c6:	4b31      	ldr	r3, [pc, #196]	; (800198c <Encoder_Init+0xfc>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	4a30      	ldr	r2, [pc, #192]	; (800198c <Encoder_Init+0xfc>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	61d3      	str	r3, [r2, #28]
 80018d2:	4b2e      	ldr	r3, [pc, #184]	; (800198c <Encoder_Init+0xfc>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80018de:	4b2b      	ldr	r3, [pc, #172]	; (800198c <Encoder_Init+0xfc>)
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	4a2a      	ldr	r2, [pc, #168]	; (800198c <Encoder_Init+0xfc>)
 80018e4:	f043 0308 	orr.w	r3, r3, #8
 80018e8:	61d3      	str	r3, [r2, #28]
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <Encoder_Init+0xfc>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80018f6:	4b25      	ldr	r3, [pc, #148]	; (800198c <Encoder_Init+0xfc>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	4a24      	ldr	r2, [pc, #144]	; (800198c <Encoder_Init+0xfc>)
 80018fc:	f043 0310 	orr.w	r3, r3, #16
 8001900:	61d3      	str	r3, [r2, #28]
 8001902:	4b22      	ldr	r3, [pc, #136]	; (800198c <Encoder_Init+0xfc>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	f003 0310 	and.w	r3, r3, #16
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800190e:	4b1f      	ldr	r3, [pc, #124]	; (800198c <Encoder_Init+0xfc>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	4a1e      	ldr	r2, [pc, #120]	; (800198c <Encoder_Init+0xfc>)
 8001914:	f043 0320 	orr.w	r3, r3, #32
 8001918:	61d3      	str	r3, [r2, #28]
 800191a:	4b1c      	ldr	r3, [pc, #112]	; (800198c <Encoder_Init+0xfc>)
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	f003 0320 	and.w	r3, r3, #32
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]


	GPIO_InitTypeDef GPIO_InitStruct;

	// ENC_BTN
	GPIO_InitStruct.Pin 		= ENC_BTN_Pin;
 8001926:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800192a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <Encoder_Init+0x100>)
 800192e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001934:	2301      	movs	r3, #1
 8001936:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	4619      	mov	r1, r3
 800193e:	4815      	ldr	r0, [pc, #84]	; (8001994 <Encoder_Init+0x104>)
 8001940:	f003 fbf8 	bl	8005134 <HAL_GPIO_Init>

	// ENC_A
    GPIO_InitStruct.Pin 		= ENC_A_Pin;
 8001944:	2308      	movs	r3, #8
 8001946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8001950:	2300      	movs	r3, #0
 8001952:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate 	= GPIO_AF2_TIM3;
 8001954:	2302      	movs	r3, #2
 8001956:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENC_A_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	480e      	ldr	r0, [pc, #56]	; (8001998 <Encoder_Init+0x108>)
 8001960:	f003 fbe8 	bl	8005134 <HAL_GPIO_Init>

	// ENC_B
    GPIO_InitStruct.Pin 		= ENC_B_Pin;
 8001964:	2310      	movs	r3, #16
 8001966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001974:	2302      	movs	r3, #2
 8001976:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENC_B_GPIO_Port, &GPIO_InitStruct);
 8001978:	f107 031c 	add.w	r3, r7, #28
 800197c:	4619      	mov	r1, r3
 800197e:	4806      	ldr	r0, [pc, #24]	; (8001998 <Encoder_Init+0x108>)
 8001980:	f003 fbd8 	bl	8005134 <HAL_GPIO_Init>
	 //  
	//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 14, 0);
	//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);


}
 8001984:	bf00      	nop
 8001986:	3730      	adds	r7, #48	; 0x30
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40023800 	.word	0x40023800
 8001990:	10210000 	.word	0x10210000
 8001994:	40020c00 	.word	0x40020c00
 8001998:	40021000 	.word	0x40021000

0800199c <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
//__weak void configureTimerForRunTimeStats(void)
void configureTimerForRunTimeStats(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim9);
 80019a0:	4802      	ldr	r0, [pc, #8]	; (80019ac <configureTimerForRunTimeStats+0x10>)
 80019a2:	f006 fadb 	bl	8007f5c <HAL_TIM_Base_Start>
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20003dbc 	.word	0x20003dbc

080019b0 <getRunTimeCounterValue>:

//__weak unsigned long getRunTimeCounterValue(void)
unsigned long getRunTimeCounterValue(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
    static unsigned long counter = 0;

     counter += __HAL_TIM_GET_COUNTER(&htim9);
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <getRunTimeCounterValue+0x28>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019ba:	4b08      	ldr	r3, [pc, #32]	; (80019dc <getRunTimeCounterValue+0x2c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4413      	add	r3, r2
 80019c0:	4a06      	ldr	r2, [pc, #24]	; (80019dc <getRunTimeCounterValue+0x2c>)
 80019c2:	6013      	str	r3, [r2, #0]
     __HAL_TIM_SET_COUNTER(&htim9, 0);
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <getRunTimeCounterValue+0x28>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2200      	movs	r2, #0
 80019ca:	625a      	str	r2, [r3, #36]	; 0x24

     return counter;
 80019cc:	4b03      	ldr	r3, [pc, #12]	; (80019dc <getRunTimeCounterValue+0x2c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	20003dbc 	.word	0x20003dbc
 80019dc:	2000032c 	.word	0x2000032c

080019e0 <MX_FREERTOS_Init>:

//======================================================================================
void MX_FREERTOS_Init(void)																// FreeRTOS initialization
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  // Create the mutex(es)
  myMutex_I2C1Handle 		= osMutexNew(&myMutex_I2C1_attributes);						// creation of myMutex_I2C1
 80019e4:	481f      	ldr	r0, [pc, #124]	; (8001a64 <MX_FREERTOS_Init+0x84>)
 80019e6:	f00c fda3 	bl	800e530 <osMutexNew>
 80019ea:	4602      	mov	r2, r0
 80019ec:	4b1e      	ldr	r3, [pc, #120]	; (8001a68 <MX_FREERTOS_Init+0x88>)
 80019ee:	601a      	str	r2, [r3, #0]

  // Create the queue(s)
  myQueue_UART_RxHandle 	= osMessageQueueNew (32, sizeof(uint8_t), &myQueue_UART_Rx_attributes);	// creation of myQueue_UART_Rx
 80019f0:	4a1e      	ldr	r2, [pc, #120]	; (8001a6c <MX_FREERTOS_Init+0x8c>)
 80019f2:	2101      	movs	r1, #1
 80019f4:	2020      	movs	r0, #32
 80019f6:	f00c fe35 	bl	800e664 <osMessageQueueNew>
 80019fa:	4602      	mov	r2, r0
 80019fc:	4b1c      	ldr	r3, [pc, #112]	; (8001a70 <MX_FREERTOS_Init+0x90>)
 80019fe:	601a      	str	r2, [r3, #0]

  // Create the thread(s)
  defaultTaskHandle 		= osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a00:	4a1c      	ldr	r2, [pc, #112]	; (8001a74 <MX_FREERTOS_Init+0x94>)
 8001a02:	2100      	movs	r1, #0
 8001a04:	481c      	ldr	r0, [pc, #112]	; (8001a78 <MX_FREERTOS_Init+0x98>)
 8001a06:	f00c fcbb 	bl	800e380 <osThreadNew>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <MX_FREERTOS_Init+0x9c>)
 8001a0e:	601a      	str	r2, [r3, #0]
  myTask_IMUHandle 			= osThreadNew(StartTask_IMU, NULL, &myTask_IMU_attributes);
 8001a10:	4a1b      	ldr	r2, [pc, #108]	; (8001a80 <MX_FREERTOS_Init+0xa0>)
 8001a12:	2100      	movs	r1, #0
 8001a14:	481b      	ldr	r0, [pc, #108]	; (8001a84 <MX_FREERTOS_Init+0xa4>)
 8001a16:	f00c fcb3 	bl	800e380 <osThreadNew>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <MX_FREERTOS_Init+0xa8>)
 8001a1e:	601a      	str	r2, [r3, #0]
  myTask_LCDHandle 			= osThreadNew(StartTask_LCD, NULL, &myTask_LCD_attributes);
 8001a20:	4a1a      	ldr	r2, [pc, #104]	; (8001a8c <MX_FREERTOS_Init+0xac>)
 8001a22:	2100      	movs	r1, #0
 8001a24:	481a      	ldr	r0, [pc, #104]	; (8001a90 <MX_FREERTOS_Init+0xb0>)
 8001a26:	f00c fcab 	bl	800e380 <osThreadNew>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <MX_FREERTOS_Init+0xb4>)
 8001a2e:	601a      	str	r2, [r3, #0]
  myTask_ADCHandle 			= osThreadNew(StartTask_ADC, NULL, &myTask_ADC_attributes);
 8001a30:	4a19      	ldr	r2, [pc, #100]	; (8001a98 <MX_FREERTOS_Init+0xb8>)
 8001a32:	2100      	movs	r1, #0
 8001a34:	4819      	ldr	r0, [pc, #100]	; (8001a9c <MX_FREERTOS_Init+0xbc>)
 8001a36:	f00c fca3 	bl	800e380 <osThreadNew>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <MX_FREERTOS_Init+0xc0>)
 8001a3e:	601a      	str	r2, [r3, #0]
  myTask_ScanCTRLHandle 	= osThreadNew(StartTask_ScanControls, NULL, &myTask_ScanCTRL_attributes);
 8001a40:	4a18      	ldr	r2, [pc, #96]	; (8001aa4 <MX_FREERTOS_Init+0xc4>)
 8001a42:	2100      	movs	r1, #0
 8001a44:	4818      	ldr	r0, [pc, #96]	; (8001aa8 <MX_FREERTOS_Init+0xc8>)
 8001a46:	f00c fc9b 	bl	800e380 <osThreadNew>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	4b17      	ldr	r3, [pc, #92]	; (8001aac <MX_FREERTOS_Init+0xcc>)
 8001a4e:	601a      	str	r2, [r3, #0]
  myTask_SetStateHandle 	= osThreadNew(StartTask_SetState, NULL, &myTask_SetState_attributes);
 8001a50:	4a17      	ldr	r2, [pc, #92]	; (8001ab0 <MX_FREERTOS_Init+0xd0>)
 8001a52:	2100      	movs	r1, #0
 8001a54:	4817      	ldr	r0, [pc, #92]	; (8001ab4 <MX_FREERTOS_Init+0xd4>)
 8001a56:	f00c fc93 	bl	800e380 <osThreadNew>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <MX_FREERTOS_Init+0xd8>)
 8001a5e:	601a      	str	r2, [r3, #0]
}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	08015fe0 	.word	0x08015fe0
 8001a68:	20003b64 	.word	0x20003b64
 8001a6c:	08015fc8 	.word	0x08015fc8
 8001a70:	20003aec 	.word	0x20003aec
 8001a74:	08015ef0 	.word	0x08015ef0
 8001a78:	08001abd 	.word	0x08001abd
 8001a7c:	20003ae4 	.word	0x20003ae4
 8001a80:	08015f14 	.word	0x08015f14
 8001a84:	08001ad5 	.word	0x08001ad5
 8001a88:	20003ae8 	.word	0x20003ae8
 8001a8c:	08015f38 	.word	0x08015f38
 8001a90:	08001ae5 	.word	0x08001ae5
 8001a94:	20003b70 	.word	0x20003b70
 8001a98:	08015f5c 	.word	0x08015f5c
 8001a9c:	08001b35 	.word	0x08001b35
 8001aa0:	20003b68 	.word	0x20003b68
 8001aa4:	08015f80 	.word	0x08015f80
 8001aa8:	08001b49 	.word	0x08001b49
 8001aac:	20003b40 	.word	0x20003b40
 8001ab0:	08015fa4 	.word	0x08015fa4
 8001ab4:	08001b71 	.word	0x08001b71
 8001ab8:	20003b6c 	.word	0x20003b6c

08001abc <StartDefaultTask>:
//======================================================================================
void StartDefaultTask(void *argument)													// implementing the defaultTask thread.
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]

  MX_USB_DEVICE_Init();																	// init code for USB_DEVICE
 8001ac4:	f00f fa5a 	bl	8010f7c <MX_USB_DEVICE_Init>

  BUZZER_BeepTIM();
 8001ac8:	f7ff fd2c 	bl	8001524 <BUZZER_BeepTIM>

  for(;;)
  {
	//LED_LIGHT_INV;
	// LED_GREEN_INV;
    osDelay(100);
 8001acc:	2064      	movs	r0, #100	; 0x64
 8001ace:	f00c fd01 	bl	800e4d4 <osDelay>
 8001ad2:	e7fb      	b.n	8001acc <StartDefaultTask+0x10>

08001ad4 <StartTask_IMU>:

  }
}
//======================================================================================
void StartTask_IMU(void *argument)														// implementing the myTask_IMU thread.
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osDelay(1);
 8001adc:	2001      	movs	r0, #1
 8001ade:	f00c fcf9 	bl	800e4d4 <osDelay>
 8001ae2:	e7fb      	b.n	8001adc <StartTask_IMU+0x8>

08001ae4 <StartTask_LCD>:
  }
}
//======================================================================================
void StartTask_LCD(void *argument)														// implementing the myTask_LCD thread.
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]

  for(;;)
  {
	Display_Test(0,0);
 8001aec:	2100      	movs	r1, #0
 8001aee:	2000      	movs	r0, #0
 8001af0:	f7ff fde0 	bl	80016b4 <Display_Test>
	Display_MotorDirection(50, 50, MotorDirection);										//    
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <StartTask_LCD+0x44>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	2132      	movs	r1, #50	; 0x32
 8001afc:	2032      	movs	r0, #50	; 0x32
 8001afe:	f7ff fe53 	bl	80017a8 <Display_MotorDirection>
	Display_MotorSpeed(250, 50, MotorSpeed);											//    
 8001b02:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <StartTask_LCD+0x48>)
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	2132      	movs	r1, #50	; 0x32
 8001b0a:	20fa      	movs	r0, #250	; 0xfa
 8001b0c:	f7ff fe98 	bl	8001840 <Display_MotorSpeed>

	Display_SystemVoltage(100, 5);
 8001b10:	2105      	movs	r1, #5
 8001b12:	2064      	movs	r0, #100	; 0x64
 8001b14:	f7ff fdf8 	bl	8001708 <Display_SystemVoltage>

	LED_GREEN_INV;
 8001b18:	2110      	movs	r1, #16
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <StartTask_LCD+0x4c>)
 8001b1c:	f003 fcc7 	bl	80054ae <HAL_GPIO_TogglePin>

    osDelay(200);
 8001b20:	20c8      	movs	r0, #200	; 0xc8
 8001b22:	f00c fcd7 	bl	800e4d4 <osDelay>
	Display_Test(0,0);
 8001b26:	e7e1      	b.n	8001aec <StartTask_LCD+0x8>
 8001b28:	20003a60 	.word	0x20003a60
 8001b2c:	200039fa 	.word	0x200039fa
 8001b30:	40020800 	.word	0x40020800

08001b34 <StartTask_ADC>:
  }
}
//======================================================================================
void StartTask_ADC(void *argument)														//     (   ,    ,   )
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  for(;;)
  {
	ADC_ScanState();																	//       
 8001b3c:	f7ff fabc 	bl	80010b8 <ADC_ScanState>
    osDelay(50);
 8001b40:	2032      	movs	r0, #50	; 0x32
 8001b42:	f00c fcc7 	bl	800e4d4 <osDelay>
	ADC_ScanState();																	//       
 8001b46:	e7f9      	b.n	8001b3c <StartTask_ADC+0x8>

08001b48 <StartTask_ScanControls>:
  }
}
//======================================================================================
void StartTask_ScanControls(void *argument)												// implementing the myTask_ScanCTRL thread.
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  HAL_TIM_Base_Start_IT(&htim4);
 8001b50:	4806      	ldr	r0, [pc, #24]	; (8001b6c <StartTask_ScanControls+0x24>)
 8001b52:	f006 fa4d 	bl	8007ff0 <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);												//  TIM4    
 8001b56:	2100      	movs	r1, #0
 8001b58:	4804      	ldr	r0, [pc, #16]	; (8001b6c <StartTask_ScanControls+0x24>)
 8001b5a:	f006 fbe7 	bl	800832c <HAL_TIM_IC_Start_IT>

  for(;;)
  {
	Motor_Scan_DirectionState(); 														//     
 8001b5e:	f001 f973 	bl	8002e48 <Motor_Scan_DirectionState>
//	else
//		LED_LIGHT_SET;



    osDelay(10);
 8001b62:	200a      	movs	r0, #10
 8001b64:	f00c fcb6 	bl	800e4d4 <osDelay>
	Motor_Scan_DirectionState(); 														//     
 8001b68:	e7f9      	b.n	8001b5e <StartTask_ScanControls+0x16>
 8001b6a:	bf00      	nop
 8001b6c:	20003cbc 	.word	0x20003cbc

08001b70 <StartTask_SetState>:
  }
}
//======================================================================================
void StartTask_SetState(void *argument)													// implementing the myTask_SetState thread.
{
 8001b70:	b590      	push	{r4, r7, lr}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  for(;;)
  {

	Motor_Set_DirectionState(MotorDirection);											//   
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <StartTask_SetState+0x78>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f001 f9b5 	bl	8002eec <Motor_Set_DirectionState>

	//DAC_SetValue((uint8_t)((double)Speed_value_percent*(double)2.55));				//         [0..100]  [0..255],     DAC  [0..3.3V]
	DAC_SetValue((uint8_t)((double)Speed_value_percent*(double)1.58));					//         [0..100]  [0..255],     DAC  [0..3.3V] (1.58 -      0..5V  +)
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <StartTask_SetState+0x7c>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fc44 	bl	8000414 <__aeabi_ui2d>
 8001b8c:	a314      	add	r3, pc, #80	; (adr r3, 8001be0 <StartTask_SetState+0x70>)
 8001b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b92:	f7fe fcb9 	bl	8000508 <__aeabi_dmul>
 8001b96:	4603      	mov	r3, r0
 8001b98:	460c      	mov	r4, r1
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	4621      	mov	r1, r4
 8001b9e:	f7fe ff8b 	bl	8000ab8 <__aeabi_d2uiz>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff fd44 	bl	8001634 <DAC_SetValue>

	MotorSpeed = ((MotorSpeed_Period > 0) ? (60000/MotorSpeed_Period) : (0) );			//          (  -4)
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <StartTask_SetState+0x80>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d008      	beq.n	8001bc6 <StartTask_SetState+0x56>
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <StartTask_SetState+0x80>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	f64e 2360 	movw	r3, #60000	; 0xea60
 8001bbe:	fb93 f3f2 	sdiv	r3, r3, r2
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	e000      	b.n	8001bc8 <StartTask_SetState+0x58>
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <StartTask_SetState+0x84>)
 8001bca:	8013      	strh	r3, [r2, #0]


	FAN_Set_Speed(Speed_value_percent);													//      ()
 8001bcc:	4b07      	ldr	r3, [pc, #28]	; (8001bec <StartTask_SetState+0x7c>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f001 f9d5 	bl	8002f80 <FAN_Set_Speed>



    osDelay(20);
 8001bd6:	2014      	movs	r0, #20
 8001bd8:	f00c fc7c 	bl	800e4d4 <osDelay>
	Motor_Set_DirectionState(MotorDirection);											//   
 8001bdc:	e7cc      	b.n	8001b78 <StartTask_SetState+0x8>
 8001bde:	bf00      	nop
 8001be0:	147ae148 	.word	0x147ae148
 8001be4:	3ff947ae 	.word	0x3ff947ae
 8001be8:	20003a60 	.word	0x20003a60
 8001bec:	200039f0 	.word	0x200039f0
 8001bf0:	20003a04 	.word	0x20003a04
 8001bf4:	200039fa 	.word	0x200039fa

08001bf8 <MX_GPIO_Init>:
//         EXTI
//     PA8 ------> RCC_MCO

//======================================================================================
void MX_GPIO_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08c      	sub	sp, #48	; 0x30
 8001bfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]
 8001c0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	4b52      	ldr	r3, [pc, #328]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	4a51      	ldr	r2, [pc, #324]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	61d3      	str	r3, [r2, #28]
 8001c1a:	4b4f      	ldr	r3, [pc, #316]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	61bb      	str	r3, [r7, #24]
 8001c24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c26:	4b4c      	ldr	r3, [pc, #304]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	4a4b      	ldr	r2, [pc, #300]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	61d3      	str	r3, [r2, #28]
 8001c32:	4b49      	ldr	r3, [pc, #292]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3e:	4b46      	ldr	r3, [pc, #280]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	4a45      	ldr	r2, [pc, #276]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c44:	f043 0304 	orr.w	r3, r3, #4
 8001c48:	61d3      	str	r3, [r2, #28]
 8001c4a:	4b43      	ldr	r3, [pc, #268]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c56:	4b40      	ldr	r3, [pc, #256]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4a3f      	ldr	r2, [pc, #252]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c5c:	f043 0308 	orr.w	r3, r3, #8
 8001c60:	61d3      	str	r3, [r2, #28]
 8001c62:	4b3d      	ldr	r3, [pc, #244]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c6e:	4b3a      	ldr	r3, [pc, #232]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	4a39      	ldr	r2, [pc, #228]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c74:	f043 0310 	orr.w	r3, r3, #16
 8001c78:	61d3      	str	r3, [r2, #28]
 8001c7a:	4b37      	ldr	r3, [pc, #220]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f003 0310 	and.w	r3, r3, #16
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c86:	4b34      	ldr	r3, [pc, #208]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	4a33      	ldr	r2, [pc, #204]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c8c:	f043 0320 	orr.w	r3, r3, #32
 8001c90:	61d3      	str	r3, [r2, #28]
 8001c92:	4b31      	ldr	r3, [pc, #196]	; (8001d58 <MX_GPIO_Init+0x160>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	f003 0320 	and.w	r3, r3, #32
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_LIGHT_Pin|MOTOR_FWD_Pin|MOTOR_BWD_Pin, GPIO_PIN_RESET);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	21e0      	movs	r1, #224	; 0xe0
 8001ca2:	482e      	ldr	r0, [pc, #184]	; (8001d5c <MX_GPIO_Init+0x164>)
 8001ca4:	f003 fbeb 	bl	800547e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_LCD_DC_Pin|SPI2_LCD_RST_Pin|SPI2_LCD_CS_Pin|SPI2_LCD_LED_Pin
 8001ca8:	2200      	movs	r2, #0
 8001caa:	211f      	movs	r1, #31
 8001cac:	482c      	ldr	r0, [pc, #176]	; (8001d60 <MX_GPIO_Init+0x168>)
 8001cae:	f003 fbe6 	bl	800547e <HAL_GPIO_WritePin>
                          |LED_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TEMP_AIR_1W_Pin|TEMP_MOTOR_1W_Pin|TEMP_DRIVER_1W_Pin|SPI1_SD_CS_Pin, GPIO_PIN_RESET);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f241 0107 	movw	r1, #4103	; 0x1007
 8001cb8:	482a      	ldr	r0, [pc, #168]	; (8001d64 <MX_GPIO_Init+0x16c>)
 8001cba:	f003 fbe0 	bl	800547e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LED_LIGHT_Pin|MOTOR_FWD_Pin|MOTOR_BWD_Pin;
 8001cbe:	23e0      	movs	r3, #224	; 0xe0
 8001cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cce:	f107 031c 	add.w	r3, r7, #28
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4821      	ldr	r0, [pc, #132]	; (8001d5c <MX_GPIO_Init+0x164>)
 8001cd6:	f003 fa2d 	bl	8005134 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SPI2_LCD_DC_Pin|SPI2_LCD_RST_Pin|SPI2_LCD_CS_Pin|SPI2_LCD_LED_Pin
 8001cda:	231f      	movs	r3, #31
 8001cdc:	61fb      	str	r3, [r7, #28]
                          |LED_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	481b      	ldr	r0, [pc, #108]	; (8001d60 <MX_GPIO_Init+0x168>)
 8001cf2:	f003 fa1f 	bl	8005134 <HAL_GPIO_Init>


  GPIO_InitStruct.Pin = TEMP_AIR_1W_Pin|TEMP_MOTOR_1W_Pin|TEMP_DRIVER_1W_Pin|SPI1_SD_CS_Pin;
 8001cf6:	f241 0307 	movw	r3, #4103	; 0x1007
 8001cfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d08:	f107 031c 	add.w	r3, r7, #28
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4815      	ldr	r0, [pc, #84]	; (8001d64 <MX_GPIO_Init+0x16c>)
 8001d10:	f003 fa10 	bl	8005134 <HAL_GPIO_Init>


  GPIO_InitStruct.Pin = INT_IMU_Pin;
 8001d14:	2301      	movs	r3, #1
 8001d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d18:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <MX_GPIO_Init+0x170>)
 8001d1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4619      	mov	r1, r3
 8001d26:	4811      	ldr	r0, [pc, #68]	; (8001d6c <MX_GPIO_Init+0x174>)
 8001d28:	f003 fa04 	bl	8005134 <HAL_GPIO_Init>

  //    MCO
  GPIO_InitStruct.Pin = MCO_Pin;
 8001d2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 8001d42:	f107 031c 	add.w	r3, r7, #28
 8001d46:	4619      	mov	r1, r3
 8001d48:	4809      	ldr	r0, [pc, #36]	; (8001d70 <MX_GPIO_Init+0x178>)
 8001d4a:	f003 f9f3 	bl	8005134 <HAL_GPIO_Init>

}
 8001d4e:	bf00      	nop
 8001d50:	3730      	adds	r7, #48	; 0x30
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40020800 	.word	0x40020800
 8001d64:	40020400 	.word	0x40020400
 8001d68:	10110000 	.word	0x10110000
 8001d6c:	40020c00 	.word	0x40020c00
 8001d70:	40020000 	.word	0x40020000

08001d74 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

//======================================================================================
void MX_I2C1_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d7a:	4a14      	ldr	r2, [pc, #80]	; (8001dcc <MX_I2C1_Init+0x58>)
 8001d7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d80:	4a13      	ldr	r2, [pc, #76]	; (8001dd0 <MX_I2C1_Init+0x5c>)
 8001d82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d84:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d8a:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d90:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d98:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001da4:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001daa:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001db0:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_I2C1_Init+0x54>)
 8001db2:	f003 fb95 	bl	80054e0 <HAL_I2C_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d002      	beq.n	8001dc2 <MX_I2C1_Init+0x4e>
  {
    Error_Handler(7);
 8001dbc:	2007      	movs	r0, #7
 8001dbe:	f001 f80b 	bl	8002dd8 <Error_Handler>
  }

}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20003b74 	.word	0x20003b74
 8001dcc:	40005400 	.word	0x40005400
 8001dd0:	00061a80 	.word	0x00061a80

08001dd4 <HAL_I2C_MspInit>:
//======================================================================================
void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	; 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_I2C_MspInit+0x7c>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d128      	bne.n	8001e48 <HAL_I2C_MspInit+0x74>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df6:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <HAL_I2C_MspInit+0x80>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	4a16      	ldr	r2, [pc, #88]	; (8001e54 <HAL_I2C_MspInit+0x80>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	61d3      	str	r3, [r2, #28]
 8001e02:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <HAL_I2C_MspInit+0x80>)
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001e0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e14:	2312      	movs	r3, #18
 8001e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e20:	2304      	movs	r3, #4
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	480b      	ldr	r0, [pc, #44]	; (8001e58 <HAL_I2C_MspInit+0x84>)
 8001e2c:	f003 f982 	bl	8005134 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <HAL_I2C_MspInit+0x80>)
 8001e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e34:	4a07      	ldr	r2, [pc, #28]	; (8001e54 <HAL_I2C_MspInit+0x80>)
 8001e36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e3a:	6253      	str	r3, [r2, #36]	; 0x24
 8001e3c:	4b05      	ldr	r3, [pc, #20]	; (8001e54 <HAL_I2C_MspInit+0x80>)
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001e48:	bf00      	nop
 8001e4a:	3728      	adds	r7, #40	; 0x28
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40005400 	.word	0x40005400
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020400 	.word	0x40020400

08001e5c <Keys_Init>:
 */
#include "keys.h"

//=======================================================================================
void  Keys_Init(void)																	//  GPIO   
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08c      	sub	sp, #48	; 0x30
 8001e60:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	4b4b      	ldr	r3, [pc, #300]	; (8001f90 <Keys_Init+0x134>)
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	4a4a      	ldr	r2, [pc, #296]	; (8001f90 <Keys_Init+0x134>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	61d3      	str	r3, [r2, #28]
 8001e6e:	4b48      	ldr	r3, [pc, #288]	; (8001f90 <Keys_Init+0x134>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	61bb      	str	r3, [r7, #24]
 8001e78:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7a:	4b45      	ldr	r3, [pc, #276]	; (8001f90 <Keys_Init+0x134>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	4a44      	ldr	r2, [pc, #272]	; (8001f90 <Keys_Init+0x134>)
 8001e80:	f043 0302 	orr.w	r3, r3, #2
 8001e84:	61d3      	str	r3, [r2, #28]
 8001e86:	4b42      	ldr	r3, [pc, #264]	; (8001f90 <Keys_Init+0x134>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001e92:	4b3f      	ldr	r3, [pc, #252]	; (8001f90 <Keys_Init+0x134>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	4a3e      	ldr	r2, [pc, #248]	; (8001f90 <Keys_Init+0x134>)
 8001e98:	f043 0304 	orr.w	r3, r3, #4
 8001e9c:	61d3      	str	r3, [r2, #28]
 8001e9e:	4b3c      	ldr	r3, [pc, #240]	; (8001f90 <Keys_Init+0x134>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001eaa:	4b39      	ldr	r3, [pc, #228]	; (8001f90 <Keys_Init+0x134>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	4a38      	ldr	r2, [pc, #224]	; (8001f90 <Keys_Init+0x134>)
 8001eb0:	f043 0308 	orr.w	r3, r3, #8
 8001eb4:	61d3      	str	r3, [r2, #28]
 8001eb6:	4b36      	ldr	r3, [pc, #216]	; (8001f90 <Keys_Init+0x134>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f003 0308 	and.w	r3, r3, #8
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001ec2:	4b33      	ldr	r3, [pc, #204]	; (8001f90 <Keys_Init+0x134>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a32      	ldr	r2, [pc, #200]	; (8001f90 <Keys_Init+0x134>)
 8001ec8:	f043 0310 	orr.w	r3, r3, #16
 8001ecc:	61d3      	str	r3, [r2, #28]
 8001ece:	4b30      	ldr	r3, [pc, #192]	; (8001f90 <Keys_Init+0x134>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	f003 0310 	and.w	r3, r3, #16
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001eda:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <Keys_Init+0x134>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	4a2c      	ldr	r2, [pc, #176]	; (8001f90 <Keys_Init+0x134>)
 8001ee0:	f043 0320 	orr.w	r3, r3, #32
 8001ee4:	61d3      	str	r3, [r2, #28]
 8001ee6:	4b2a      	ldr	r3, [pc, #168]	; (8001f90 <Keys_Init+0x134>)
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	f003 0320 	and.w	r3, r3, #32
 8001eee:	607b      	str	r3, [r7, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;


	// BTN_START
	GPIO_InitStruct.Pin 		= BTN_START_Pin;
 8001ef2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ef6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8001ef8:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <Keys_Init+0x138>)
 8001efa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001f00:	2301      	movs	r3, #1
 8001f02:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 8001f04:	f107 031c 	add.w	r3, r7, #28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4823      	ldr	r0, [pc, #140]	; (8001f98 <Keys_Init+0x13c>)
 8001f0c:	f003 f912 	bl	8005134 <HAL_GPIO_Init>


	// BTN_STOP
	GPIO_InitStruct.Pin 		= BTN_STOP_Pin;
 8001f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f14:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8001f16:	4b1f      	ldr	r3, [pc, #124]	; (8001f94 <Keys_Init+0x138>)
 8001f18:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_STOP_GPIO_Port, &GPIO_InitStruct);
 8001f22:	f107 031c 	add.w	r3, r7, #28
 8001f26:	4619      	mov	r1, r3
 8001f28:	481b      	ldr	r0, [pc, #108]	; (8001f98 <Keys_Init+0x13c>)
 8001f2a:	f003 f903 	bl	8005134 <HAL_GPIO_Init>

	// BTN_MOTOR
	GPIO_InitStruct.Pin 		= BTN_MOTOR_Pin;
 8001f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f32:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8001f34:	4b17      	ldr	r3, [pc, #92]	; (8001f94 <Keys_Init+0x138>)
 8001f36:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_MOTOR_GPIO_Port, &GPIO_InitStruct);
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	4814      	ldr	r0, [pc, #80]	; (8001f98 <Keys_Init+0x13c>)
 8001f48:	f003 f8f4 	bl	8005134 <HAL_GPIO_Init>

	//    
	GPIO_InitStruct.Pin 		= BTN_FWD_Pin;
 8001f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f50:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8001f52:	4b10      	ldr	r3, [pc, #64]	; (8001f94 <Keys_Init+0x138>)
 8001f54:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_FWD_GPIO_Port, &GPIO_InitStruct);
 8001f5e:	f107 031c 	add.w	r3, r7, #28
 8001f62:	4619      	mov	r1, r3
 8001f64:	480c      	ldr	r0, [pc, #48]	; (8001f98 <Keys_Init+0x13c>)
 8001f66:	f003 f8e5 	bl	8005134 <HAL_GPIO_Init>

	//    
	GPIO_InitStruct.Pin 		= BTN_BWD_Pin;
 8001f6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f6e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8001f70:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <Keys_Init+0x138>)
 8001f72:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_BWD_GPIO_Port, &GPIO_InitStruct);
 8001f7c:	f107 031c 	add.w	r3, r7, #28
 8001f80:	4619      	mov	r1, r3
 8001f82:	4805      	ldr	r0, [pc, #20]	; (8001f98 <Keys_Init+0x13c>)
 8001f84:	f003 f8d6 	bl	8005134 <HAL_GPIO_Init>
	 //  
	//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 14, 0);
	//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);


}
 8001f88:	bf00      	nop
 8001f8a:	3730      	adds	r7, #48	; 0x30
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800
 8001f94:	10210000 	.word	0x10210000
 8001f98:	40020c00 	.word	0x40020c00

08001f9c <MX_SPI1_Init>:

DMA_HandleTypeDef hdma_spi2_tx;

//======================================================================================
void MX_SPI1_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001fa0:	4b18      	ldr	r3, [pc, #96]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fa2:	4a19      	ldr	r2, [pc, #100]	; (8002008 <MX_SPI1_Init+0x6c>)
 8001fa4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fa6:	4b17      	ldr	r3, [pc, #92]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fa8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fae:	4b15      	ldr	r3, [pc, #84]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fb4:	4b13      	ldr	r3, [pc, #76]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fba:	4b12      	ldr	r3, [pc, #72]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fc0:	4b10      	ldr	r3, [pc, #64]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fc6:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fcc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fce:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fe8:	220a      	movs	r2, #10
 8001fea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fec:	4805      	ldr	r0, [pc, #20]	; (8002004 <MX_SPI1_Init+0x68>)
 8001fee:	f005 fce5 	bl	80079bc <HAL_SPI_Init>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d002      	beq.n	8001ffe <MX_SPI1_Init+0x62>
  {
    Error_Handler(6);
 8001ff8:	2006      	movs	r0, #6
 8001ffa:	f000 feed 	bl	8002dd8 <Error_Handler>
  }

}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20003c20 	.word	0x20003c20
 8002008:	40013000 	.word	0x40013000

0800200c <MX_SPI2_Init>:
//======================================================================================
void MX_SPI2_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002010:	4b18      	ldr	r3, [pc, #96]	; (8002074 <MX_SPI2_Init+0x68>)
 8002012:	4a19      	ldr	r2, [pc, #100]	; (8002078 <MX_SPI2_Init+0x6c>)
 8002014:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002016:	4b17      	ldr	r3, [pc, #92]	; (8002074 <MX_SPI2_Init+0x68>)
 8002018:	f44f 7282 	mov.w	r2, #260	; 0x104
 800201c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800201e:	4b15      	ldr	r3, [pc, #84]	; (8002074 <MX_SPI2_Init+0x68>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <MX_SPI2_Init+0x68>)
 8002026:	2200      	movs	r2, #0
 8002028:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <MX_SPI2_Init+0x68>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002030:	4b10      	ldr	r3, [pc, #64]	; (8002074 <MX_SPI2_Init+0x68>)
 8002032:	2200      	movs	r2, #0
 8002034:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002036:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <MX_SPI2_Init+0x68>)
 8002038:	f44f 7200 	mov.w	r2, #512	; 0x200
 800203c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <MX_SPI2_Init+0x68>)
 8002040:	2200      	movs	r2, #0
 8002042:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <MX_SPI2_Init+0x68>)
 8002046:	2200      	movs	r2, #0
 8002048:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <MX_SPI2_Init+0x68>)
 800204c:	2200      	movs	r2, #0
 800204e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002050:	4b08      	ldr	r3, [pc, #32]	; (8002074 <MX_SPI2_Init+0x68>)
 8002052:	2200      	movs	r2, #0
 8002054:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002056:	4b07      	ldr	r3, [pc, #28]	; (8002074 <MX_SPI2_Init+0x68>)
 8002058:	220a      	movs	r2, #10
 800205a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800205c:	4805      	ldr	r0, [pc, #20]	; (8002074 <MX_SPI2_Init+0x68>)
 800205e:	f005 fcad 	bl	80079bc <HAL_SPI_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d002      	beq.n	800206e <MX_SPI2_Init+0x62>
  {
    Error_Handler(6);
 8002068:	2006      	movs	r0, #6
 800206a:	f000 feb5 	bl	8002dd8 <Error_Handler>
  }

}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20003bc8 	.word	0x20003bc8
 8002078:	40003800 	.word	0x40003800

0800207c <HAL_SPI_MspInit>:
//======================================================================================
void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b08c      	sub	sp, #48	; 0x30
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002084:	f107 031c 	add.w	r3, r7, #28
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a42      	ldr	r2, [pc, #264]	; (80021a4 <HAL_SPI_MspInit+0x128>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d128      	bne.n	80020f0 <HAL_SPI_MspInit+0x74>
  {
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800209e:	4b42      	ldr	r3, [pc, #264]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	4a41      	ldr	r2, [pc, #260]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020a8:	6213      	str	r3, [r2, #32]
 80020aa:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020b2:	61bb      	str	r3, [r7, #24]
 80020b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	4b3c      	ldr	r3, [pc, #240]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	4a3b      	ldr	r2, [pc, #236]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	61d3      	str	r3, [r2, #28]
 80020c2:	4b39      	ldr	r3, [pc, #228]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SD_SCK_Pin|SPI1_SD_MISO_Pin|SPI1_SD_MOSI_Pin;
 80020ce:	23e0      	movs	r3, #224	; 0xe0
 80020d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d2:	2302      	movs	r3, #2
 80020d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020da:	2303      	movs	r3, #3
 80020dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020de:	2305      	movs	r3, #5
 80020e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e2:	f107 031c 	add.w	r3, r7, #28
 80020e6:	4619      	mov	r1, r3
 80020e8:	4830      	ldr	r0, [pc, #192]	; (80021ac <HAL_SPI_MspInit+0x130>)
 80020ea:	f003 f823 	bl	8005134 <HAL_GPIO_Init>
      Error_Handler(6);
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
  }
}
 80020ee:	e055      	b.n	800219c <HAL_SPI_MspInit+0x120>
  else if(spiHandle->Instance==SPI2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a2e      	ldr	r2, [pc, #184]	; (80021b0 <HAL_SPI_MspInit+0x134>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d150      	bne.n	800219c <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020fa:	4b2b      	ldr	r3, [pc, #172]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 80020fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fe:	4a2a      	ldr	r2, [pc, #168]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 8002100:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002104:	6253      	str	r3, [r2, #36]	; 0x24
 8002106:	4b28      	ldr	r3, [pc, #160]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 8002108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002112:	4b25      	ldr	r3, [pc, #148]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	4a24      	ldr	r2, [pc, #144]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 8002118:	f043 0302 	orr.w	r3, r3, #2
 800211c:	61d3      	str	r3, [r2, #28]
 800211e:	4b22      	ldr	r3, [pc, #136]	; (80021a8 <HAL_SPI_MspInit+0x12c>)
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 800212a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800212e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002130:	2302      	movs	r3, #2
 8002132:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002138:	2303      	movs	r3, #3
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800213c:	2305      	movs	r3, #5
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002140:	f107 031c 	add.w	r3, r7, #28
 8002144:	4619      	mov	r1, r3
 8002146:	481b      	ldr	r0, [pc, #108]	; (80021b4 <HAL_SPI_MspInit+0x138>)
 8002148:	f002 fff4 	bl	8005134 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800214c:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 800214e:	4a1b      	ldr	r2, [pc, #108]	; (80021bc <HAL_SPI_MspInit+0x140>)
 8002150:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002152:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002154:	2210      	movs	r2, #16
 8002156:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002158:	4b17      	ldr	r3, [pc, #92]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800215e:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002164:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800216a:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 800216c:	2200      	movs	r2, #0
 800216e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002172:	2200      	movs	r2, #0
 8002174:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002178:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800217c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800217e:	480e      	ldr	r0, [pc, #56]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002180:	f002 fe74 	bl	8004e6c <HAL_DMA_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <HAL_SPI_MspInit+0x114>
      Error_Handler(6);
 800218a:	2006      	movs	r0, #6
 800218c:	f000 fe24 	bl	8002dd8 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a09      	ldr	r2, [pc, #36]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002194:	649a      	str	r2, [r3, #72]	; 0x48
 8002196:	4a08      	ldr	r2, [pc, #32]	; (80021b8 <HAL_SPI_MspInit+0x13c>)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6253      	str	r3, [r2, #36]	; 0x24
}
 800219c:	bf00      	nop
 800219e:	3730      	adds	r7, #48	; 0x30
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40013000 	.word	0x40013000
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40020000 	.word	0x40020000
 80021b0:	40003800 	.word	0x40003800
 80021b4:	40020400 	.word	0x40020400
 80021b8:	20003c78 	.word	0x20003c78
 80021bc:	40026058 	.word	0x40026058

080021c0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim11;

//======================================================================================
void MX_TIM3_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08c      	sub	sp, #48	; 0x30
 80021c4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80021c6:	f107 030c 	add.w	r3, r7, #12
 80021ca:	2224      	movs	r2, #36	; 0x24
 80021cc:	2100      	movs	r1, #0
 80021ce:	4618      	mov	r0, r3
 80021d0:	f00f fb57 	bl	8011882 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80021dc:	4b21      	ldr	r3, [pc, #132]	; (8002264 <MX_TIM3_Init+0xa4>)
 80021de:	4a22      	ldr	r2, [pc, #136]	; (8002268 <MX_TIM3_Init+0xa8>)
 80021e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021e2:	4b20      	ldr	r3, [pc, #128]	; (8002264 <MX_TIM3_Init+0xa4>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e8:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <MX_TIM3_Init+0xa4>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80021ee:	4b1d      	ldr	r3, [pc, #116]	; (8002264 <MX_TIM3_Init+0xa4>)
 80021f0:	2264      	movs	r2, #100	; 0x64
 80021f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f4:	4b1b      	ldr	r3, [pc, #108]	; (8002264 <MX_TIM3_Init+0xa4>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021fa:	4b1a      	ldr	r3, [pc, #104]	; (8002264 <MX_TIM3_Init+0xa4>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002200:	2301      	movs	r3, #1
 8002202:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002208:	2301      	movs	r3, #1
 800220a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800220c:	2300      	movs	r3, #0
 800220e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002214:	2300      	movs	r3, #0
 8002216:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002218:	2301      	movs	r3, #1
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800221c:	2300      	movs	r3, #0
 800221e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002220:	2300      	movs	r3, #0
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002224:	f107 030c 	add.w	r3, r7, #12
 8002228:	4619      	mov	r1, r3
 800222a:	480e      	ldr	r0, [pc, #56]	; (8002264 <MX_TIM3_Init+0xa4>)
 800222c:	f006 f948 	bl	80084c0 <HAL_TIM_Encoder_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <MX_TIM3_Init+0x7c>
  {
    Error_Handler(4);
 8002236:	2004      	movs	r0, #4
 8002238:	f000 fdce 	bl	8002dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800223c:	2300      	movs	r3, #0
 800223e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002240:	2300      	movs	r3, #0
 8002242:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002244:	1d3b      	adds	r3, r7, #4
 8002246:	4619      	mov	r1, r3
 8002248:	4806      	ldr	r0, [pc, #24]	; (8002264 <MX_TIM3_Init+0xa4>)
 800224a:	f007 f80b 	bl	8009264 <HAL_TIMEx_MasterConfigSynchronization>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d002      	beq.n	800225a <MX_TIM3_Init+0x9a>
  {
    Error_Handler(4);
 8002254:	2004      	movs	r0, #4
 8002256:	f000 fdbf 	bl	8002dd8 <Error_Handler>
  }

}
 800225a:	bf00      	nop
 800225c:	3730      	adds	r7, #48	; 0x30
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20003cfc 	.word	0x20003cfc
 8002268:	40000400 	.word	0x40000400

0800226c <MX_TIM4_Init>:
//======================================================================================
void MX_TIM4_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	; 0x28
 8002270:	af00      	add	r7, sp, #0
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002272:	f107 0318 	add.w	r3, r7, #24
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002280:	f107 0310 	add.w	r3, r7, #16
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 800228a:	463b      	mov	r3, r7
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]

	  htim4.Instance = TIM4;
 8002296:	4b2f      	ldr	r3, [pc, #188]	; (8002354 <MX_TIM4_Init+0xe8>)
 8002298:	4a2f      	ldr	r2, [pc, #188]	; (8002358 <MX_TIM4_Init+0xec>)
 800229a:	601a      	str	r2, [r3, #0]
	  htim4.Init.Prescaler = 32000 - 1;													//    100
 800229c:	4b2d      	ldr	r3, [pc, #180]	; (8002354 <MX_TIM4_Init+0xe8>)
 800229e:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80022a2:	605a      	str	r2, [r3, #4]
	  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a4:	4b2b      	ldr	r3, [pc, #172]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	609a      	str	r2, [r3, #8]
	  htim4.Init.Period = 3000; 														//   3  ( 20      )
 80022aa:	4b2a      	ldr	r3, [pc, #168]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022ac:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80022b0:	60da      	str	r2, [r3, #12]
	  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80022b2:	4b28      	ldr	r3, [pc, #160]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022b8:	611a      	str	r2, [r3, #16]
	  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ba:	4b26      	ldr	r3, [pc, #152]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	615a      	str	r2, [r3, #20]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022c0:	4824      	ldr	r0, [pc, #144]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022c2:	f005 fe0b 	bl	8007edc <HAL_TIM_Base_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d002      	beq.n	80022d2 <MX_TIM4_Init+0x66>
	  {
	    Error_Handler(4);
 80022cc:	2004      	movs	r0, #4
 80022ce:	f000 fd83 	bl	8002dd8 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022d6:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022d8:	f107 0318 	add.w	r3, r7, #24
 80022dc:	4619      	mov	r1, r3
 80022de:	481d      	ldr	r0, [pc, #116]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022e0:	f006 fbba 	bl	8008a58 <HAL_TIM_ConfigClockSource>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <MX_TIM4_Init+0x84>
	  {
	    Error_Handler(4);
 80022ea:	2004      	movs	r0, #4
 80022ec:	f000 fd74 	bl	8002dd8 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80022f0:	4818      	ldr	r0, [pc, #96]	; (8002354 <MX_TIM4_Init+0xe8>)
 80022f2:	f005 ffd3 	bl	800829c <HAL_TIM_IC_Init>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d002      	beq.n	8002302 <MX_TIM4_Init+0x96>
	  {
	    Error_Handler(4);
 80022fc:	2004      	movs	r0, #4
 80022fe:	f000 fd6b 	bl	8002dd8 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002302:	2300      	movs	r3, #0
 8002304:	613b      	str	r3, [r7, #16]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800230a:	f107 0310 	add.w	r3, r7, #16
 800230e:	4619      	mov	r1, r3
 8002310:	4810      	ldr	r0, [pc, #64]	; (8002354 <MX_TIM4_Init+0xe8>)
 8002312:	f006 ffa7 	bl	8009264 <HAL_TIMEx_MasterConfigSynchronization>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <MX_TIM4_Init+0xb6>
	  {
	    Error_Handler(4);
 800231c:	2004      	movs	r0, #4
 800231e:	f000 fd5b 	bl	8002dd8 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002322:	2300      	movs	r3, #0
 8002324:	603b      	str	r3, [r7, #0]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002326:	2301      	movs	r3, #1
 8002328:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800232a:	2300      	movs	r3, #0
 800232c:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICFilter = 0;
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002332:	463b      	mov	r3, r7
 8002334:	2200      	movs	r2, #0
 8002336:	4619      	mov	r1, r3
 8002338:	4806      	ldr	r0, [pc, #24]	; (8002354 <MX_TIM4_Init+0xe8>)
 800233a:	f006 fa3b 	bl	80087b4 <HAL_TIM_IC_ConfigChannel>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d002      	beq.n	800234a <MX_TIM4_Init+0xde>
	  {
	    Error_Handler(4);
 8002344:	2004      	movs	r0, #4
 8002346:	f000 fd47 	bl	8002dd8 <Error_Handler>
//  {
//    Error_Handler(4);
//  }
//  HAL_TIM_MspPostInit(&htim4);

}
 800234a:	bf00      	nop
 800234c:	3728      	adds	r7, #40	; 0x28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20003cbc 	.word	0x20003cbc
 8002358:	40000800 	.word	0x40000800

0800235c <MX_TIM6_Init>:
//======================================================================================
void MX_TIM6_Init(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
//  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
//  {
//    Error_Handler(4);
//  }
//
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <MX_TIM9_Init>:
//======================================================================================
void MX_TIM9_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800236e:	f107 0308 	add.w	r3, r7, #8
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800237c:	463b      	mov	r3, r7
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]

  htim9.Instance = TIM9;
 8002384:	4b1e      	ldr	r3, [pc, #120]	; (8002400 <MX_TIM9_Init+0x98>)
 8002386:	4a1f      	ldr	r2, [pc, #124]	; (8002404 <MX_TIM9_Init+0x9c>)
 8002388:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 32;
 800238a:	4b1d      	ldr	r3, [pc, #116]	; (8002400 <MX_TIM9_Init+0x98>)
 800238c:	2220      	movs	r2, #32
 800238e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002390:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <MX_TIM9_Init+0x98>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002396:	4b1a      	ldr	r3, [pc, #104]	; (8002400 <MX_TIM9_Init+0x98>)
 8002398:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800239c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800239e:	4b18      	ldr	r3, [pc, #96]	; (8002400 <MX_TIM9_Init+0x98>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a4:	4b16      	ldr	r3, [pc, #88]	; (8002400 <MX_TIM9_Init+0x98>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80023aa:	4815      	ldr	r0, [pc, #84]	; (8002400 <MX_TIM9_Init+0x98>)
 80023ac:	f005 fd96 	bl	8007edc <HAL_TIM_Base_Init>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <MX_TIM9_Init+0x54>
  {
    Error_Handler(4);
 80023b6:	2004      	movs	r0, #4
 80023b8:	f000 fd0e 	bl	8002dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	4619      	mov	r1, r3
 80023c8:	480d      	ldr	r0, [pc, #52]	; (8002400 <MX_TIM9_Init+0x98>)
 80023ca:	f006 fb45 	bl	8008a58 <HAL_TIM_ConfigClockSource>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d002      	beq.n	80023da <MX_TIM9_Init+0x72>
  {
    Error_Handler(4);
 80023d4:	2004      	movs	r0, #4
 80023d6:	f000 fcff 	bl	8002dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 80023e2:	463b      	mov	r3, r7
 80023e4:	4619      	mov	r1, r3
 80023e6:	4806      	ldr	r0, [pc, #24]	; (8002400 <MX_TIM9_Init+0x98>)
 80023e8:	f006 ff3c 	bl	8009264 <HAL_TIMEx_MasterConfigSynchronization>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d002      	beq.n	80023f8 <MX_TIM9_Init+0x90>
  {
    Error_Handler(4);
 80023f2:	2004      	movs	r0, #4
 80023f4:	f000 fcf0 	bl	8002dd8 <Error_Handler>
  }

}
 80023f8:	bf00      	nop
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20003dbc 	.word	0x20003dbc
 8002404:	40010800 	.word	0x40010800

08002408 <MX_TIM11_Init>:
//======================================================================================
void MX_TIM11_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800240e:	f107 0310 	add.w	r3, r7, #16
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800241c:	463b      	mov	r3, r7
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	605a      	str	r2, [r3, #4]
 8002424:	609a      	str	r2, [r3, #8]
 8002426:	60da      	str	r2, [r3, #12]

  htim11.Instance = TIM11;
 8002428:	4b27      	ldr	r3, [pc, #156]	; (80024c8 <MX_TIM11_Init+0xc0>)
 800242a:	4a28      	ldr	r2, [pc, #160]	; (80024cc <MX_TIM11_Init+0xc4>)
 800242c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 32000;  														//     32000000/32000 = 1000    (1  1 )
 800242e:	4b26      	ldr	r3, [pc, #152]	; (80024c8 <MX_TIM11_Init+0xc0>)
 8002430:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002434:	605a      	str	r2, [r3, #4]
  htim11.Init.Period = 100;																// 100    = 100 = 10  .  TIM11->CCR1   0..100 -   
 8002436:	4b24      	ldr	r3, [pc, #144]	; (80024c8 <MX_TIM11_Init+0xc0>)
 8002438:	2264      	movs	r2, #100	; 0x64
 800243a:	60da      	str	r2, [r3, #12]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243c:	4b22      	ldr	r3, [pc, #136]	; (80024c8 <MX_TIM11_Init+0xc0>)
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002442:	4b21      	ldr	r3, [pc, #132]	; (80024c8 <MX_TIM11_Init+0xc0>)
 8002444:	2200      	movs	r2, #0
 8002446:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002448:	4b1f      	ldr	r3, [pc, #124]	; (80024c8 <MX_TIM11_Init+0xc0>)
 800244a:	2200      	movs	r2, #0
 800244c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800244e:	481e      	ldr	r0, [pc, #120]	; (80024c8 <MX_TIM11_Init+0xc0>)
 8002450:	f005 fd44 	bl	8007edc <HAL_TIM_Base_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <MX_TIM11_Init+0x58>
  {
    Error_Handler(4);
 800245a:	2004      	movs	r0, #4
 800245c:	f000 fcbc 	bl	8002dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002464:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim11, &sClockSourceConfig) != HAL_OK)
 8002466:	f107 0310 	add.w	r3, r7, #16
 800246a:	4619      	mov	r1, r3
 800246c:	4816      	ldr	r0, [pc, #88]	; (80024c8 <MX_TIM11_Init+0xc0>)
 800246e:	f006 faf3 	bl	8008a58 <HAL_TIM_ConfigClockSource>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d002      	beq.n	800247e <MX_TIM11_Init+0x76>
  {
    Error_Handler(4);
 8002478:	2004      	movs	r0, #4
 800247a:	f000 fcad 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800247e:	4812      	ldr	r0, [pc, #72]	; (80024c8 <MX_TIM11_Init+0xc0>)
 8002480:	f005 fe2e 	bl	80080e0 <HAL_TIM_PWM_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d002      	beq.n	8002490 <MX_TIM11_Init+0x88>
  {
    Error_Handler(4);
 800248a:	2004      	movs	r0, #4
 800248c:	f000 fca4 	bl	8002dd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002490:	2360      	movs	r3, #96	; 0x60
 8002492:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002498:	2300      	movs	r3, #0
 800249a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800249c:	2300      	movs	r3, #0
 800249e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024a0:	463b      	mov	r3, r7
 80024a2:	2200      	movs	r2, #0
 80024a4:	4619      	mov	r1, r3
 80024a6:	4808      	ldr	r0, [pc, #32]	; (80024c8 <MX_TIM11_Init+0xc0>)
 80024a8:	f006 fa18 	bl	80088dc <HAL_TIM_PWM_ConfigChannel>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d002      	beq.n	80024b8 <MX_TIM11_Init+0xb0>
  {
    Error_Handler(4);
 80024b2:	2004      	movs	r0, #4
 80024b4:	f000 fc90 	bl	8002dd8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 80024b8:	4803      	ldr	r0, [pc, #12]	; (80024c8 <MX_TIM11_Init+0xc0>)
 80024ba:	f000 f8bd 	bl	8002638 <HAL_TIM_MspPostInit>

}
 80024be:	bf00      	nop
 80024c0:	3720      	adds	r7, #32
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20003d3c 	.word	0x20003d3c
 80024cc:	40011000 	.word	0x40011000

080024d0 <HAL_TIM_Encoder_MspInit>:
//======================================================================================
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

//  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(tim_encoderHandle->Instance==TIM3)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0d      	ldr	r2, [pc, #52]	; (8002514 <HAL_TIM_Encoder_MspInit+0x44>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d113      	bne.n	800250a <HAL_TIM_Encoder_MspInit+0x3a>
  {
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024e2:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <HAL_TIM_Encoder_MspInit+0x48>)
 80024e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e6:	4a0c      	ldr	r2, [pc, #48]	; (8002518 <HAL_TIM_Encoder_MspInit+0x48>)
 80024e8:	f043 0302 	orr.w	r3, r3, #2
 80024ec:	6253      	str	r3, [r2, #36]	; 0x24
 80024ee:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <HAL_TIM_Encoder_MspInit+0x48>)
 80024f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
//    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80024fa:	2200      	movs	r2, #0
 80024fc:	2100      	movs	r1, #0
 80024fe:	201d      	movs	r0, #29
 8002500:	f002 fb9f 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002504:	201d      	movs	r0, #29
 8002506:	f002 fbb8 	bl	8004c7a <HAL_NVIC_EnableIRQ>
  }
}
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40000400 	.word	0x40000400
 8002518:	40023800 	.word	0x40023800

0800251c <HAL_TIM_Base_MspInit>:
//======================================================================================
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08c      	sub	sp, #48	; 0x30
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 031c 	add.w	r3, r7, #28
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM4)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a39      	ldr	r2, [pc, #228]	; (8002620 <HAL_TIM_Base_MspInit+0x104>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d12f      	bne.n	800259e <HAL_TIM_Base_MspInit+0x82>
  {
	/* TIM4 clock enable */
	__HAL_RCC_TIM4_CLK_ENABLE();
 800253e:	4b39      	ldr	r3, [pc, #228]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 8002540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002542:	4a38      	ldr	r2, [pc, #224]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 8002544:	f043 0304 	orr.w	r3, r3, #4
 8002548:	6253      	str	r3, [r2, #36]	; 0x24
 800254a:	4b36      	ldr	r3, [pc, #216]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	61bb      	str	r3, [r7, #24]
 8002554:	69bb      	ldr	r3, [r7, #24]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002556:	4b33      	ldr	r3, [pc, #204]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a32      	ldr	r2, [pc, #200]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 800255c:	f043 0302 	orr.w	r3, r3, #2
 8002560:	61d3      	str	r3, [r2, #28]
 8002562:	4b30      	ldr	r3, [pc, #192]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697b      	ldr	r3, [r7, #20]
	/**TIM4 GPIO Configuration
	PB6     ------> TIM4_CH1
	*/
	GPIO_InitStruct.Pin = SNS_HALL_IN_Pin;
 800256e:	2340      	movs	r3, #64	; 0x40
 8002570:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002572:	2302      	movs	r3, #2
 8002574:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257a:	2300      	movs	r3, #0
 800257c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800257e:	2302      	movs	r3, #2
 8002580:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(SNS_HALL_IN_GPIO_Port, &GPIO_InitStruct);
 8002582:	f107 031c 	add.w	r3, r7, #28
 8002586:	4619      	mov	r1, r3
 8002588:	4827      	ldr	r0, [pc, #156]	; (8002628 <HAL_TIM_Base_MspInit+0x10c>)
 800258a:	f002 fdd3 	bl	8005134 <HAL_GPIO_Init>

	/* TIM4 interrupt Init */
	HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800258e:	2200      	movs	r2, #0
 8002590:	2100      	movs	r1, #0
 8002592:	201e      	movs	r0, #30
 8002594:	f002 fb55 	bl	8004c42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002598:	201e      	movs	r0, #30
 800259a:	f002 fb6e 	bl	8004c7a <HAL_NVIC_EnableIRQ>
  }
  if(tim_baseHandle->Instance==TIM6)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a22      	ldr	r2, [pc, #136]	; (800262c <HAL_TIM_Base_MspInit+0x110>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d114      	bne.n	80025d2 <HAL_TIM_Base_MspInit+0xb6>
  {
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80025a8:	4b1e      	ldr	r3, [pc, #120]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	4a1d      	ldr	r2, [pc, #116]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 80025ae:	f043 0310 	orr.w	r3, r3, #16
 80025b2:	6253      	str	r3, [r2, #36]	; 0x24
 80025b4:	4b1b      	ldr	r3, [pc, #108]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 80025b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b8:	f003 0310 	and.w	r3, r3, #16
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	693b      	ldr	r3, [r7, #16]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80025c0:	2200      	movs	r2, #0
 80025c2:	2100      	movs	r1, #0
 80025c4:	202b      	movs	r0, #43	; 0x2b
 80025c6:	f002 fb3c 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80025ca:	202b      	movs	r0, #43	; 0x2b
 80025cc:	f002 fb55 	bl	8004c7a <HAL_NVIC_EnableIRQ>
  else if(tim_baseHandle->Instance==TIM11)
  {
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
  }
}
 80025d0:	e022      	b.n	8002618 <HAL_TIM_Base_MspInit+0xfc>
  else if(tim_baseHandle->Instance==TIM9)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a16      	ldr	r2, [pc, #88]	; (8002630 <HAL_TIM_Base_MspInit+0x114>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d10c      	bne.n	80025f6 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80025dc:	4b11      	ldr	r3, [pc, #68]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	4a10      	ldr	r2, [pc, #64]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 80025e2:	f043 0304 	orr.w	r3, r3, #4
 80025e6:	6213      	str	r3, [r2, #32]
 80025e8:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	68fb      	ldr	r3, [r7, #12]
}
 80025f4:	e010      	b.n	8002618 <HAL_TIM_Base_MspInit+0xfc>
  else if(tim_baseHandle->Instance==TIM11)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a0e      	ldr	r2, [pc, #56]	; (8002634 <HAL_TIM_Base_MspInit+0x118>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d10b      	bne.n	8002618 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002600:	4b08      	ldr	r3, [pc, #32]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	4a07      	ldr	r2, [pc, #28]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 8002606:	f043 0310 	orr.w	r3, r3, #16
 800260a:	6213      	str	r3, [r2, #32]
 800260c:	4b05      	ldr	r3, [pc, #20]	; (8002624 <HAL_TIM_Base_MspInit+0x108>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	f003 0310 	and.w	r3, r3, #16
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	68bb      	ldr	r3, [r7, #8]
}
 8002618:	bf00      	nop
 800261a:	3730      	adds	r7, #48	; 0x30
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40000800 	.word	0x40000800
 8002624:	40023800 	.word	0x40023800
 8002628:	40020400 	.word	0x40020400
 800262c:	40001000 	.word	0x40001000
 8002630:	40010800 	.word	0x40010800
 8002634:	40011000 	.word	0x40011000

08002638 <HAL_TIM_MspPostInit>:
//======================================================================================
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a22      	ldr	r2, [pc, #136]	; (80026e0 <HAL_TIM_MspPostInit+0xa8>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d11c      	bne.n	8002694 <HAL_TIM_MspPostInit+0x5c>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800265a:	4b22      	ldr	r3, [pc, #136]	; (80026e4 <HAL_TIM_MspPostInit+0xac>)
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	4a21      	ldr	r2, [pc, #132]	; (80026e4 <HAL_TIM_MspPostInit+0xac>)
 8002660:	f043 0302 	orr.w	r3, r3, #2
 8002664:	61d3      	str	r3, [r2, #28]
 8002666:	4b1f      	ldr	r3, [pc, #124]	; (80026e4 <HAL_TIM_MspPostInit+0xac>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	613b      	str	r3, [r7, #16]
 8002670:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = SNS_HALL_IN_Pin;
 8002672:	2340      	movs	r3, #64	; 0x40
 8002674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267e:	2300      	movs	r3, #0
 8002680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002682:	2302      	movs	r3, #2
 8002684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SNS_HALL_IN_GPIO_Port, &GPIO_InitStruct);
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	4619      	mov	r1, r3
 800268c:	4816      	ldr	r0, [pc, #88]	; (80026e8 <HAL_TIM_MspPostInit+0xb0>)
 800268e:	f002 fd51 	bl	8005134 <HAL_GPIO_Init>
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
    HAL_GPIO_Init(PWM_COOLING_GPIO_Port, &GPIO_InitStruct);
  }

}
 8002692:	e020      	b.n	80026d6 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM11)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a14      	ldr	r2, [pc, #80]	; (80026ec <HAL_TIM_MspPostInit+0xb4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d11b      	bne.n	80026d6 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800269e:	4b11      	ldr	r3, [pc, #68]	; (80026e4 <HAL_TIM_MspPostInit+0xac>)
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	4a10      	ldr	r2, [pc, #64]	; (80026e4 <HAL_TIM_MspPostInit+0xac>)
 80026a4:	f043 0310 	orr.w	r3, r3, #16
 80026a8:	61d3      	str	r3, [r2, #28]
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <HAL_TIM_MspPostInit+0xac>)
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	f003 0310 	and.w	r3, r3, #16
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_COOLING_Pin;
 80026b6:	2302      	movs	r3, #2
 80026b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ba:	2302      	movs	r3, #2
 80026bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c2:	2300      	movs	r3, #0
 80026c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80026c6:	2303      	movs	r3, #3
 80026c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_COOLING_GPIO_Port, &GPIO_InitStruct);
 80026ca:	f107 0314 	add.w	r3, r7, #20
 80026ce:	4619      	mov	r1, r3
 80026d0:	4807      	ldr	r0, [pc, #28]	; (80026f0 <HAL_TIM_MspPostInit+0xb8>)
 80026d2:	f002 fd2f 	bl	8005134 <HAL_GPIO_Init>
}
 80026d6:	bf00      	nop
 80026d8:	3728      	adds	r7, #40	; 0x28
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40000800 	.word	0x40000800
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40020400 	.word	0x40020400
 80026ec:	40011000 	.word	0x40011000
 80026f0:	40021000 	.word	0x40021000

080026f4 <__io_putchar>:
/**
  * @brief	       printf   C      COM-  USART2
  * 		Retargets the C library printf function to the USART.
  */
PUTCHAR_PROTOTYPE
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* USART implementation of fputc  */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);		//       		[115200bps 8N1]
 80026fc:	1d39      	adds	r1, r7, #4
 80026fe:	2364      	movs	r3, #100	; 0x64
 8002700:	2201      	movs	r2, #1
 8002702:	4804      	ldr	r0, [pc, #16]	; (8002714 <__io_putchar+0x20>)
 8002704:	f006 fe59 	bl	80093ba <HAL_UART_Transmit>
  //HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 100);		//   									[115200bps 8N1]
//    huart2.Instance->DR = (uint8_t *)ch;
  return ch;
 8002708:	687b      	ldr	r3, [r7, #4]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20003efc 	.word	0x20003efc

08002718 <MX_USART1_UART_Init>:
//=======================================================================================

//======================================================================================
void MX_USART1_UART_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 800271e:	4a12      	ldr	r2, [pc, #72]	; (8002768 <MX_USART1_UART_Init+0x50>)
 8002720:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 8002724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002728:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800272a:	4b0e      	ldr	r3, [pc, #56]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002730:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002736:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800273c:	4b09      	ldr	r3, [pc, #36]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 800273e:	220c      	movs	r2, #12
 8002740:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 800274a:	2200      	movs	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800274e:	4805      	ldr	r0, [pc, #20]	; (8002764 <MX_USART1_UART_Init+0x4c>)
 8002750:	f006 fde6 	bl	8009320 <HAL_UART_Init>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d002      	beq.n	8002760 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler(5);
 800275a:	2005      	movs	r0, #5
 800275c:	f000 fb3c 	bl	8002dd8 <Error_Handler>
  }

}
 8002760:	bf00      	nop
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20003e7c 	.word	0x20003e7c
 8002768:	40013800 	.word	0x40013800

0800276c <MX_USART2_UART_Init>:
//======================================================================================
void MX_USART2_UART_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 8002772:	4a12      	ldr	r2, [pc, #72]	; (80027bc <MX_USART2_UART_Init+0x50>)
 8002774:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 8002778:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800277c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800277e:	4b0e      	ldr	r3, [pc, #56]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 8002780:	2200      	movs	r2, #0
 8002782:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002784:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 8002786:	2200      	movs	r2, #0
 8002788:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800278a:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 800278c:	2200      	movs	r2, #0
 800278e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002790:	4b09      	ldr	r3, [pc, #36]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 8002792:	220c      	movs	r2, #12
 8002794:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002796:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 8002798:	2200      	movs	r2, #0
 800279a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800279c:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 800279e:	2200      	movs	r2, #0
 80027a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027a2:	4805      	ldr	r0, [pc, #20]	; (80027b8 <MX_USART2_UART_Init+0x4c>)
 80027a4:	f006 fdbc 	bl	8009320 <HAL_UART_Init>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler(5);
 80027ae:	2005      	movs	r0, #5
 80027b0:	f000 fb12 	bl	8002dd8 <Error_Handler>
  }

}
 80027b4:	bf00      	nop
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20003efc 	.word	0x20003efc
 80027bc:	40004400 	.word	0x40004400

080027c0 <MX_USART3_UART_Init>:
//======================================================================================
void MX_USART3_UART_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80027c4:	4b11      	ldr	r3, [pc, #68]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027c6:	4a12      	ldr	r2, [pc, #72]	; (8002810 <MX_USART3_UART_Init+0x50>)
 80027c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027ca:	4b10      	ldr	r3, [pc, #64]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027d2:	4b0e      	ldr	r3, [pc, #56]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027d8:	4b0c      	ldr	r3, [pc, #48]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027da:	2200      	movs	r2, #0
 80027dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027de:	4b0b      	ldr	r3, [pc, #44]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027e4:	4b09      	ldr	r3, [pc, #36]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027e6:	220c      	movs	r2, #12
 80027e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ea:	4b08      	ldr	r3, [pc, #32]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027f6:	4805      	ldr	r0, [pc, #20]	; (800280c <MX_USART3_UART_Init+0x4c>)
 80027f8:	f006 fd92 	bl	8009320 <HAL_UART_Init>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler(5);
 8002802:	2005      	movs	r0, #5
 8002804:	f000 fae8 	bl	8002dd8 <Error_Handler>
  }

}
 8002808:	bf00      	nop
 800280a:	bd80      	pop	{r7, pc}
 800280c:	20003dfc 	.word	0x20003dfc
 8002810:	40004800 	.word	0x40004800

08002814 <MX_UART4_Init>:
//======================================================================================
void MX_UART4_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8002818:	4b11      	ldr	r3, [pc, #68]	; (8002860 <MX_UART4_Init+0x4c>)
 800281a:	4a12      	ldr	r2, [pc, #72]	; (8002864 <MX_UART4_Init+0x50>)
 800281c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800281e:	4b10      	ldr	r3, [pc, #64]	; (8002860 <MX_UART4_Init+0x4c>)
 8002820:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002824:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <MX_UART4_Init+0x4c>)
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <MX_UART4_Init+0x4c>)
 800282e:	2200      	movs	r2, #0
 8002830:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002832:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <MX_UART4_Init+0x4c>)
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <MX_UART4_Init+0x4c>)
 800283a:	220c      	movs	r2, #12
 800283c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <MX_UART4_Init+0x4c>)
 8002840:	2200      	movs	r2, #0
 8002842:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <MX_UART4_Init+0x4c>)
 8002846:	2200      	movs	r2, #0
 8002848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800284a:	4805      	ldr	r0, [pc, #20]	; (8002860 <MX_UART4_Init+0x4c>)
 800284c:	f006 fd68 	bl	8009320 <HAL_UART_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <MX_UART4_Init+0x48>
  {
    Error_Handler(5);
 8002856:	2005      	movs	r0, #5
 8002858:	f000 fabe 	bl	8002dd8 <Error_Handler>
  }

}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20003ebc 	.word	0x20003ebc
 8002864:	40004c00 	.word	0x40004c00

08002868 <MX_UART5_Init>:
//======================================================================================
void MX_UART5_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 800286c:	4b11      	ldr	r3, [pc, #68]	; (80028b4 <MX_UART5_Init+0x4c>)
 800286e:	4a12      	ldr	r2, [pc, #72]	; (80028b8 <MX_UART5_Init+0x50>)
 8002870:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <MX_UART5_Init+0x4c>)
 8002874:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002878:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800287a:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <MX_UART5_Init+0x4c>)
 800287c:	2200      	movs	r2, #0
 800287e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002880:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <MX_UART5_Init+0x4c>)
 8002882:	2200      	movs	r2, #0
 8002884:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002886:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <MX_UART5_Init+0x4c>)
 8002888:	2200      	movs	r2, #0
 800288a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800288c:	4b09      	ldr	r3, [pc, #36]	; (80028b4 <MX_UART5_Init+0x4c>)
 800288e:	220c      	movs	r2, #12
 8002890:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002892:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <MX_UART5_Init+0x4c>)
 8002894:	2200      	movs	r2, #0
 8002896:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002898:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <MX_UART5_Init+0x4c>)
 800289a:	2200      	movs	r2, #0
 800289c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800289e:	4805      	ldr	r0, [pc, #20]	; (80028b4 <MX_UART5_Init+0x4c>)
 80028a0:	f006 fd3e 	bl	8009320 <HAL_UART_Init>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d002      	beq.n	80028b0 <MX_UART5_Init+0x48>
  {
    Error_Handler(5);
 80028aa:	2005      	movs	r0, #5
 80028ac:	f000 fa94 	bl	8002dd8 <Error_Handler>
  }

}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20003e3c 	.word	0x20003e3c
 80028b8:	40005000 	.word	0x40005000

080028bc <HAL_UART_MspInit>:
//======================================================================================
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b092      	sub	sp, #72	; 0x48
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	611a      	str	r2, [r3, #16]

  if(uartHandle->Instance==USART1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a97      	ldr	r2, [pc, #604]	; (8002b38 <HAL_UART_MspInit+0x27c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d131      	bne.n	8002942 <HAL_UART_MspInit+0x86>
  {
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028de:	4b97      	ldr	r3, [pc, #604]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	4a96      	ldr	r2, [pc, #600]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80028e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028e8:	6213      	str	r3, [r2, #32]
 80028ea:	4b94      	ldr	r3, [pc, #592]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028f2:	633b      	str	r3, [r7, #48]	; 0x30
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f6:	4b91      	ldr	r3, [pc, #580]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	4a90      	ldr	r2, [pc, #576]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	61d3      	str	r3, [r2, #28]
 8002902:	4b8e      	ldr	r3, [pc, #568]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800290c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 800290e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002912:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002914:	2302      	movs	r3, #2
 8002916:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291c:	2303      	movs	r3, #3
 800291e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002920:	2307      	movs	r3, #7
 8002922:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002924:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002928:	4619      	mov	r1, r3
 800292a:	4885      	ldr	r0, [pc, #532]	; (8002b40 <HAL_UART_MspInit+0x284>)
 800292c:	f002 fc02 	bl	8005134 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002930:	2200      	movs	r2, #0
 8002932:	2100      	movs	r1, #0
 8002934:	2025      	movs	r0, #37	; 0x25
 8002936:	f002 f984 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800293a:	2025      	movs	r0, #37	; 0x25
 800293c:	f002 f99d 	bl	8004c7a <HAL_NVIC_EnableIRQ>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  }
}
 8002940:	e0f5      	b.n	8002b2e <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==USART2)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a7f      	ldr	r2, [pc, #508]	; (8002b44 <HAL_UART_MspInit+0x288>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d130      	bne.n	80029ae <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800294c:	4b7b      	ldr	r3, [pc, #492]	; (8002b3c <HAL_UART_MspInit+0x280>)
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	4a7a      	ldr	r2, [pc, #488]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002952:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002956:	6253      	str	r3, [r2, #36]	; 0x24
 8002958:	4b78      	ldr	r3, [pc, #480]	; (8002b3c <HAL_UART_MspInit+0x280>)
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002960:	62bb      	str	r3, [r7, #40]	; 0x28
 8002962:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002964:	4b75      	ldr	r3, [pc, #468]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	4a74      	ldr	r2, [pc, #464]	; (8002b3c <HAL_UART_MspInit+0x280>)
 800296a:	f043 0301 	orr.w	r3, r3, #1
 800296e:	61d3      	str	r3, [r2, #28]
 8002970:	4b72      	ldr	r3, [pc, #456]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	627b      	str	r3, [r7, #36]	; 0x24
 800297a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800297c:	230c      	movs	r3, #12
 800297e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002980:	2302      	movs	r3, #2
 8002982:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	2300      	movs	r3, #0
 8002986:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002988:	2303      	movs	r3, #3
 800298a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800298c:	2307      	movs	r3, #7
 800298e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002990:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002994:	4619      	mov	r1, r3
 8002996:	486a      	ldr	r0, [pc, #424]	; (8002b40 <HAL_UART_MspInit+0x284>)
 8002998:	f002 fbcc 	bl	8005134 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800299c:	2200      	movs	r2, #0
 800299e:	2100      	movs	r1, #0
 80029a0:	2026      	movs	r0, #38	; 0x26
 80029a2:	f002 f94e 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029a6:	2026      	movs	r0, #38	; 0x26
 80029a8:	f002 f967 	bl	8004c7a <HAL_NVIC_EnableIRQ>
}
 80029ac:	e0bf      	b.n	8002b2e <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==USART3)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a65      	ldr	r2, [pc, #404]	; (8002b48 <HAL_UART_MspInit+0x28c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d131      	bne.n	8002a1c <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029b8:	4b60      	ldr	r3, [pc, #384]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	4a5f      	ldr	r2, [pc, #380]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80029be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029c2:	6253      	str	r3, [r2, #36]	; 0x24
 80029c4:	4b5d      	ldr	r3, [pc, #372]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029cc:	623b      	str	r3, [r7, #32]
 80029ce:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d0:	4b5a      	ldr	r3, [pc, #360]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	4a59      	ldr	r2, [pc, #356]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80029d6:	f043 0302 	orr.w	r3, r3, #2
 80029da:	61d3      	str	r3, [r2, #28]
 80029dc:	4b57      	ldr	r3, [pc, #348]	; (8002b3c <HAL_UART_MspInit+0x280>)
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	61fb      	str	r3, [r7, #28]
 80029e6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 80029e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80029ec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f6:	2303      	movs	r3, #3
 80029f8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029fa:	2307      	movs	r3, #7
 80029fc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a02:	4619      	mov	r1, r3
 8002a04:	4851      	ldr	r0, [pc, #324]	; (8002b4c <HAL_UART_MspInit+0x290>)
 8002a06:	f002 fb95 	bl	8005134 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	2027      	movs	r0, #39	; 0x27
 8002a10:	f002 f917 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a14:	2027      	movs	r0, #39	; 0x27
 8002a16:	f002 f930 	bl	8004c7a <HAL_NVIC_EnableIRQ>
}
 8002a1a:	e088      	b.n	8002b2e <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==UART4)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a4b      	ldr	r2, [pc, #300]	; (8002b50 <HAL_UART_MspInit+0x294>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d131      	bne.n	8002a8a <HAL_UART_MspInit+0x1ce>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002a26:	4b45      	ldr	r3, [pc, #276]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	4a44      	ldr	r2, [pc, #272]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002a30:	6253      	str	r3, [r2, #36]	; 0x24
 8002a32:	4b42      	ldr	r3, [pc, #264]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a3a:	61bb      	str	r3, [r7, #24]
 8002a3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3e:	4b3f      	ldr	r3, [pc, #252]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	4a3e      	ldr	r2, [pc, #248]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	61d3      	str	r3, [r2, #28]
 8002a4a:	4b3c      	ldr	r3, [pc, #240]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = UART4_TX_Pin|UART4_RX_Pin;
 8002a56:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a5a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a60:	2301      	movs	r3, #1
 8002a62:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a64:	2303      	movs	r3, #3
 8002a66:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002a68:	2308      	movs	r3, #8
 8002a6a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a70:	4619      	mov	r1, r3
 8002a72:	4838      	ldr	r0, [pc, #224]	; (8002b54 <HAL_UART_MspInit+0x298>)
 8002a74:	f002 fb5e 	bl	8005134 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	2030      	movs	r0, #48	; 0x30
 8002a7e:	f002 f8e0 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002a82:	2030      	movs	r0, #48	; 0x30
 8002a84:	f002 f8f9 	bl	8004c7a <HAL_NVIC_EnableIRQ>
}
 8002a88:	e051      	b.n	8002b2e <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==UART5)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a32      	ldr	r2, [pc, #200]	; (8002b58 <HAL_UART_MspInit+0x29c>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d14c      	bne.n	8002b2e <HAL_UART_MspInit+0x272>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002a94:	4b29      	ldr	r3, [pc, #164]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	4a28      	ldr	r2, [pc, #160]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002a9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a9e:	6253      	str	r3, [r2, #36]	; 0x24
 8002aa0:	4b26      	ldr	r3, [pc, #152]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aac:	4b23      	ldr	r3, [pc, #140]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002aae:	69db      	ldr	r3, [r3, #28]
 8002ab0:	4a22      	ldr	r2, [pc, #136]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002ab2:	f043 0304 	orr.w	r3, r3, #4
 8002ab6:	61d3      	str	r3, [r2, #28]
 8002ab8:	4b20      	ldr	r3, [pc, #128]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002aba:	69db      	ldr	r3, [r3, #28]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	60fb      	str	r3, [r7, #12]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ac4:	4b1d      	ldr	r3, [pc, #116]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	4a1c      	ldr	r2, [pc, #112]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002aca:	f043 0308 	orr.w	r3, r3, #8
 8002ace:	61d3      	str	r3, [r2, #28]
 8002ad0:	4b1a      	ldr	r3, [pc, #104]	; (8002b3c <HAL_UART_MspInit+0x280>)
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	60bb      	str	r3, [r7, #8]
 8002ada:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART5_TX_Pin;
 8002adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ae0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aea:	2303      	movs	r3, #3
 8002aec:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002aee:	2308      	movs	r3, #8
 8002af0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(UART5_TX_GPIO_Port, &GPIO_InitStruct);
 8002af2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002af6:	4619      	mov	r1, r3
 8002af8:	4816      	ldr	r0, [pc, #88]	; (8002b54 <HAL_UART_MspInit+0x298>)
 8002afa:	f002 fb1b 	bl	8005134 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART5_RX_Pin;
 8002afe:	2304      	movs	r3, #4
 8002b00:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b02:	2302      	movs	r3, #2
 8002b04:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b06:	2301      	movs	r3, #1
 8002b08:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002b0e:	2308      	movs	r3, #8
 8002b10:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(UART5_RX_GPIO_Port, &GPIO_InitStruct);
 8002b12:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b16:	4619      	mov	r1, r3
 8002b18:	4810      	ldr	r0, [pc, #64]	; (8002b5c <HAL_UART_MspInit+0x2a0>)
 8002b1a:	f002 fb0b 	bl	8005134 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002b1e:	2200      	movs	r2, #0
 8002b20:	2100      	movs	r1, #0
 8002b22:	2031      	movs	r0, #49	; 0x31
 8002b24:	f002 f88d 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002b28:	2031      	movs	r0, #49	; 0x31
 8002b2a:	f002 f8a6 	bl	8004c7a <HAL_NVIC_EnableIRQ>
}
 8002b2e:	bf00      	nop
 8002b30:	3748      	adds	r7, #72	; 0x48
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40013800 	.word	0x40013800
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40020000 	.word	0x40020000
 8002b44:	40004400 	.word	0x40004400
 8002b48:	40004800 	.word	0x40004800
 8002b4c:	40020400 	.word	0x40020400
 8002b50:	40004c00 	.word	0x40004c00
 8002b54:	40020800 	.word	0x40020800
 8002b58:	40005000 	.word	0x40005000
 8002b5c:	40020c00 	.word	0x40020c00

08002b60 <main>:

void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
//======================================================================================
int main(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
	HAL_Init();																			//  HAL
 8002b64:	f001 f9d9 	bl	8003f1a <HAL_Init>
	SystemClock_Config();																//   
 8002b68:	f000 f876 	bl	8002c58 <SystemClock_Config>

	MX_GPIO_Init();																		//   GPIO,     SPI, UART, I2C, keys, encoder, ADC, DAC
 8002b6c:	f7ff f844 	bl	8001bf8 <MX_GPIO_Init>
	MX_DMA_Init();																		//  DMA
 8002b70:	f7fe fd82 	bl	8001678 <MX_DMA_Init>
	MX_SPI1_Init();																		//  SPI1    SD 
 8002b74:	f7ff fa12 	bl	8001f9c <MX_SPI1_Init>
	MX_SPI2_Init();																		//  SPI2    LCD  ILI9488
 8002b78:	f7ff fa48 	bl	800200c <MX_SPI2_Init>
	MX_I2C1_Init();																		//  I2C    IMU
 8002b7c:	f7ff f8fa 	bl	8001d74 <MX_I2C1_Init>

	MX_USART1_UART_Init();																//  USART1
 8002b80:	f7ff fdca 	bl	8002718 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();																//  USART2  Virtual COM-Port
 8002b84:	f7ff fdf2 	bl	800276c <MX_USART2_UART_Init>
	MX_USART3_UART_Init();																//  USART3
 8002b88:	f7ff fe1a 	bl	80027c0 <MX_USART3_UART_Init>
	MX_UART4_Init();																	//  UART4    
 8002b8c:	f7ff fe42 	bl	8002814 <MX_UART4_Init>
	MX_UART5_Init();																	//  UART5
 8002b90:	f7ff fe6a 	bl	8002868 <MX_UART5_Init>

	MX_DAC_Init();																		//      
 8002b94:	f7fe fce2 	bl	800155c <MX_DAC_Init>
	MX_ADC_Init();																		//     , ,  
 8002b98:	f7fe f980 	bl	8000e9c <MX_ADC_Init>
	MX_TIM3_Init();																		//    
 8002b9c:	f7ff fb10 	bl	80021c0 <MX_TIM3_Init>
	MX_TIM6_Init();																		//    
 8002ba0:	f7ff fbdc 	bl	800235c <MX_TIM6_Init>
	MX_TIM4_Init();																		//      
 8002ba4:	f7ff fb62 	bl	800226c <MX_TIM4_Init>
	MX_TIM9_Init();																		//    FreeRTOS
 8002ba8:	f7ff fbde 	bl	8002368 <MX_TIM9_Init>
	MX_TIM11_Init();																	//          
 8002bac:	f7ff fc2c 	bl	8002408 <MX_TIM11_Init>

	MX_FATFS_Init();																	//       SD Card
 8002bb0:	f009 f8a0 	bl	800bcf4 <MX_FATFS_Init>

	Keys_Init();																		//  GPIO   
 8002bb4:	f7ff f952 	bl	8001e5c <Keys_Init>
	Encoder_Init();																		//  GPIO   
 8002bb8:	f7fe fe6a 	bl	8001890 <Encoder_Init>

	FAN_Init();																			//  -    
 8002bbc:	f000 f9ca 	bl	8002f54 <FAN_Init>


	BUZZER_Init(BUZZER_STSTE_ON);														//     (/)
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	f7fe fbdf 	bl	8001384 <BUZZER_Init>

  //  //     SPI
  //  uint8_t data = 0;
  //  HAL_SPI_Transmit(&LCD_SPI, &data, 1, 10);

	HAL_Delay(100);
 8002bc6:	2064      	movs	r0, #100	; 0x64
 8002bc8:	f001 f9dc 	bl	8003f84 <HAL_Delay>
	LCD9488_Init();	   																	//   LCD ILI9488
 8002bcc:	f000 fc02 	bl	80033d4 <LCD9488_Init>
	HAL_Delay(100);
 8002bd0:	2064      	movs	r0, #100	; 0x64
 8002bd2:	f001 f9d7 	bl	8003f84 <HAL_Delay>

	LCD9488_GUI_SetOrientation(1);														//   
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	f000 feb6 	bl	8003948 <LCD9488_GUI_SetOrientation>
	HAL_Delay(100);
 8002bdc:	2064      	movs	r0, #100	; 0x64
 8002bde:	f001 f9d1 	bl	8003f84 <HAL_Delay>


	BUZZER_Beep();
 8002be2:	f7fe fc7b 	bl	80014dc <BUZZER_Beep>


	//     UART2
	printf("\033[2J"); 																	//   .   //https://www.linux.org.ru/forum/development/628620
 8002be6:	4811      	ldr	r0, [pc, #68]	; (8002c2c <main+0xcc>)
 8002be8:	f00f fc82 	bl	80124f0 <iprintf>
	printf("\033[0;0H"); 																//     (, )  // https://www.opennet.ru/base/dev/console_ctl.txt.html
 8002bec:	4810      	ldr	r0, [pc, #64]	; (8002c30 <main+0xd0>)
 8002bee:	f00f fc7f 	bl	80124f0 <iprintf>
	printf("Medogonka. Alex Shamilich\n");												//  
 8002bf2:	4810      	ldr	r0, [pc, #64]	; (8002c34 <main+0xd4>)
 8002bf4:	f00f fcf0 	bl	80125d8 <puts>
	printf("Version: %s\n", FIRMWARE_VER);
 8002bf8:	490f      	ldr	r1, [pc, #60]	; (8002c38 <main+0xd8>)
 8002bfa:	4810      	ldr	r0, [pc, #64]	; (8002c3c <main+0xdc>)
 8002bfc:	f00f fc78 	bl	80124f0 <iprintf>
	printf("  Date: %s\n", __DATE__);
 8002c00:	490f      	ldr	r1, [pc, #60]	; (8002c40 <main+0xe0>)
 8002c02:	4810      	ldr	r0, [pc, #64]	; (8002c44 <main+0xe4>)
 8002c04:	f00f fc74 	bl	80124f0 <iprintf>
	printf("  Time: %s\n", __TIME__);
 8002c08:	490f      	ldr	r1, [pc, #60]	; (8002c48 <main+0xe8>)
 8002c0a:	4810      	ldr	r0, [pc, #64]	; (8002c4c <main+0xec>)
 8002c0c:	f00f fc70 	bl	80124f0 <iprintf>
	printf("FreeRTOS. USART2->Virtual_COM, ADC, DAC\n");								//  
 8002c10:	480f      	ldr	r0, [pc, #60]	; (8002c50 <main+0xf0>)
 8002c12:	f00f fce1 	bl	80125d8 <puts>
	printf("TIM4, TIM9, TIM11 \n");														//  
 8002c16:	480f      	ldr	r0, [pc, #60]	; (8002c54 <main+0xf4>)
 8002c18:	f00f fcde 	bl	80125d8 <puts>


//	main_test();																		//  LCD

	osKernelInitialize();  																//   FreeRTOS
 8002c1c:	f00b fb4a 	bl	800e2b4 <osKernelInitialize>
	MX_FREERTOS_Init();																	//   FreeRTOS
 8002c20:	f7fe fede 	bl	80019e0 <MX_FREERTOS_Init>
	osKernelStart();																	//   FreeRTOS
 8002c24:	f00b fb78 	bl	800e318 <osKernelStart>



	//         ,   .
	while (1)
 8002c28:	e7fe      	b.n	8002c28 <main+0xc8>
 8002c2a:	bf00      	nop
 8002c2c:	08015de4 	.word	0x08015de4
 8002c30:	08015dec 	.word	0x08015dec
 8002c34:	08015df4 	.word	0x08015df4
 8002c38:	08015e10 	.word	0x08015e10
 8002c3c:	08015e18 	.word	0x08015e18
 8002c40:	08015e28 	.word	0x08015e28
 8002c44:	08015e34 	.word	0x08015e34
 8002c48:	08015e40 	.word	0x08015e40
 8002c4c:	08015e4c 	.word	0x08015e4c
 8002c50:	08015e58 	.word	0x08015e58
 8002c54:	08015e80 	.word	0x08015e80

08002c58 <SystemClock_Config>:
	{
	}
}
//======================================================================================
void SystemClock_Config(void)															// System Clock Configuration
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b092      	sub	sp, #72	; 0x48
 8002c5c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c5e:	f107 0314 	add.w	r3, r7, #20
 8002c62:	2234      	movs	r2, #52	; 0x34
 8002c64:	2100      	movs	r1, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	f00e fe0b 	bl	8011882 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c6c:	463b      	mov	r3, r7
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	605a      	str	r2, [r3, #4]
 8002c74:	609a      	str	r2, [r3, #8]
 8002c76:	60da      	str	r2, [r3, #12]
 8002c78:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c7a:	4b23      	ldr	r3, [pc, #140]	; (8002d08 <SystemClock_Config+0xb0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8002c82:	4a21      	ldr	r2, [pc, #132]	; (8002d08 <SystemClock_Config+0xb0>)
 8002c84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c88:	6013      	str	r3, [r2, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c92:	2301      	movs	r3, #1
 8002c94:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c96:	2310      	movs	r3, #16
 8002c98:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002ca4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ca8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8002caa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002cae:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f004 f85b 	bl	8006d70 <HAL_RCC_OscConfig>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <SystemClock_Config+0x6e>
	{
	Error_Handler(0);
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	f000 f889 	bl	8002dd8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cc6:	230f      	movs	r3, #15
 8002cc8:	603b      	str	r3, [r7, #0]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002cda:	463b      	mov	r3, r7
 8002cdc:	2101      	movs	r1, #1
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f004 fb76 	bl	80073d0 <HAL_RCC_ClockConfig>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d002      	beq.n	8002cf0 <SystemClock_Config+0x98>
	{
	Error_Handler(0);
 8002cea:	2000      	movs	r0, #0
 8002cec:	f000 f874 	bl	8002dd8 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 8002cf0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cf4:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	f004 fc9d 	bl	8007638 <HAL_RCC_MCOConfig>
}
 8002cfe:	bf00      	nop
 8002d00:	3748      	adds	r7, #72	; 0x48
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40007000 	.word	0x40007000

08002d0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM4)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a0c      	ldr	r2, [pc, #48]	; (8002d4c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d102      	bne.n	8002d24 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
	MotorSpeed_Period 	= 0;															//       (htim4.Init.Period),     
 8002d1e:	4b0c      	ldr	r3, [pc, #48]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	801a      	strh	r2, [r3, #0]
  }

  if (htim->Instance == TIM7)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a0a      	ldr	r2, [pc, #40]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d101      	bne.n	8002d32 <HAL_TIM_PeriodElapsedCallback+0x26>
  {
    HAL_IncTick();
 8002d2e:	f001 f90d 	bl	8003f4c <HAL_IncTick>
  }
  if (htim->Instance == TIM6)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a08      	ldr	r2, [pc, #32]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d103      	bne.n	8002d44 <HAL_TIM_PeriodElapsedCallback+0x38>
  {
	BUZZER_INV;																			//    
 8002d3c:	2120      	movs	r1, #32
 8002d3e:	4807      	ldr	r0, [pc, #28]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002d40:	f002 fbb5 	bl	80054ae <HAL_GPIO_TogglePin>
  }

}
 8002d44:	bf00      	nop
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40000800 	.word	0x40000800
 8002d50:	20003a04 	.word	0x20003a04
 8002d54:	40001400 	.word	0x40001400
 8002d58:	40001000 	.word	0x40001000
 8002d5c:	40020400 	.word	0x40020400

08002d60 <HAL_TIM_IC_CaptureCallback>:
//======================================================================================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)															//        
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a08      	ldr	r2, [pc, #32]	; (8002d90 <HAL_TIM_IC_CaptureCallback+0x30>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d109      	bne.n	8002d86 <HAL_TIM_IC_CaptureCallback+0x26>
	{
		MotorSpeed_Period = __HAL_TIM_GET_COUNTER(&htim4);
 8002d72:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <HAL_TIM_IC_CaptureCallback+0x34>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	4b07      	ldr	r3, [pc, #28]	; (8002d98 <HAL_TIM_IC_CaptureCallback+0x38>)
 8002d7c:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002d7e:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <HAL_TIM_IC_CaptureCallback+0x34>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2200      	movs	r2, #0
 8002d84:	625a      	str	r2, [r3, #36]	; 0x24
	}

}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr
 8002d90:	40000800 	.word	0x40000800
 8002d94:	20003cbc 	.word	0x20003cbc
 8002d98:	20003a04 	.word	0x20003a04

08002d9c <Delay_for_errror>:
//======================================================================================
void Delay_for_errror(uint32_t ms) 														//      .         
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
    volatile uint32_t 	nCount;
    nCount = SystemCoreClock / 10000 * ms;
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <Delay_for_errror+0x34>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0a      	ldr	r2, [pc, #40]	; (8002dd4 <Delay_for_errror+0x38>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	0b5b      	lsrs	r3, r3, #13
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	fb02 f303 	mul.w	r3, r2, r3
 8002db6:	60fb      	str	r3, [r7, #12]
    for (; nCount!=0; nCount--);
 8002db8:	e002      	b.n	8002dc0 <Delay_for_errror+0x24>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f9      	bne.n	8002dba <Delay_for_errror+0x1e>
}
 8002dc6:	bf00      	nop
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr
 8002dd0:	20000000 	.word	0x20000000
 8002dd4:	d1b71759 	.word	0xd1b71759

08002dd8 <Error_Handler>:
//=======================================================================================
void Error_Handler(uint8_t err_num)														//  
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	71fb      	strb	r3, [r7, #7]
  //gl_err_num = err_num;
  while(1)
  {
	LED_GREEN_SET;
 8002de2:	2201      	movs	r2, #1
 8002de4:	2110      	movs	r1, #16
 8002de6:	4817      	ldr	r0, [pc, #92]	; (8002e44 <Error_Handler+0x6c>)
 8002de8:	f002 fb49 	bl	800547e <HAL_GPIO_WritePin>
	Delay_for_errror(500);
 8002dec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002df0:	f7ff ffd4 	bl	8002d9c <Delay_for_errror>
	LED_GREEN_RESET;
 8002df4:	2200      	movs	r2, #0
 8002df6:	2110      	movs	r1, #16
 8002df8:	4812      	ldr	r0, [pc, #72]	; (8002e44 <Error_Handler+0x6c>)
 8002dfa:	f002 fb40 	bl	800547e <HAL_GPIO_WritePin>
    Delay_for_errror(500);
 8002dfe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e02:	f7ff ffcb 	bl	8002d9c <Delay_for_errror>
    for(uint8_t i=0; i < err_num; ++i)
 8002e06:	2300      	movs	r3, #0
 8002e08:	73fb      	strb	r3, [r7, #15]
 8002e0a:	e012      	b.n	8002e32 <Error_Handler+0x5a>
    {
    	LED_GREEN_SET;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	2110      	movs	r1, #16
 8002e10:	480c      	ldr	r0, [pc, #48]	; (8002e44 <Error_Handler+0x6c>)
 8002e12:	f002 fb34 	bl	800547e <HAL_GPIO_WritePin>
    	Delay_for_errror(130);
 8002e16:	2082      	movs	r0, #130	; 0x82
 8002e18:	f7ff ffc0 	bl	8002d9c <Delay_for_errror>
    	LED_GREEN_RESET;
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	2110      	movs	r1, #16
 8002e20:	4808      	ldr	r0, [pc, #32]	; (8002e44 <Error_Handler+0x6c>)
 8002e22:	f002 fb2c 	bl	800547e <HAL_GPIO_WritePin>
        Delay_for_errror(130);
 8002e26:	2082      	movs	r0, #130	; 0x82
 8002e28:	f7ff ffb8 	bl	8002d9c <Delay_for_errror>
    for(uint8_t i=0; i < err_num; ++i)
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	73fb      	strb	r3, [r7, #15]
 8002e32:	7bfa      	ldrb	r2, [r7, #15]
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d3e8      	bcc.n	8002e0c <Error_Handler+0x34>
    }
    Delay_for_errror(1000);
 8002e3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e3e:	f7ff ffad 	bl	8002d9c <Delay_for_errror>
	LED_GREEN_SET;
 8002e42:	e7ce      	b.n	8002de2 <Error_Handler+0xa>
 8002e44:	40020800 	.word	0x40020800

08002e48 <Motor_Scan_DirectionState>:
	osDelay(100);
	MOTOR_BWD_SET;
}
//=======================================================================================
void  Motor_Scan_DirectionState(void)													//     
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
	GPIO_PinState FWD = HAL_GPIO_ReadPin(BTN_FWD_GPIO_Port,  BTN_FWD_Pin);
 8002e4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e52:	4824      	ldr	r0, [pc, #144]	; (8002ee4 <Motor_Scan_DirectionState+0x9c>)
 8002e54:	f002 fafc 	bl	8005450 <HAL_GPIO_ReadPin>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState BWD = HAL_GPIO_ReadPin(BTN_BWD_GPIO_Port,  BTN_BWD_Pin);
 8002e5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e60:	4820      	ldr	r0, [pc, #128]	; (8002ee4 <Motor_Scan_DirectionState+0x9c>)
 8002e62:	f002 faf5 	bl	8005450 <HAL_GPIO_ReadPin>
 8002e66:	4603      	mov	r3, r0
 8002e68:	71bb      	strb	r3, [r7, #6]

	if ( (FWD == GPIO_PIN_SET) &
 8002e6a:	79fb      	ldrb	r3, [r7, #7]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	bf0c      	ite	eq
 8002e70:	2301      	moveq	r3, #1
 8002e72:	2300      	movne	r3, #0
 8002e74:	b2da      	uxtb	r2, r3
 8002e76:	79bb      	ldrb	r3, [r7, #6]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	bf0c      	ite	eq
 8002e7c:	2301      	moveq	r3, #1
 8002e7e:	2300      	movne	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	4013      	ands	r3, r2
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <Motor_Scan_DirectionState+0x48>
		 (BWD == GPIO_PIN_SET) )
	{
		MotorDirection = MD_STOP;
 8002e8a:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <Motor_Scan_DirectionState+0xa0>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	701a      	strb	r2, [r3, #0]
	}
	if ( (FWD == GPIO_PIN_SET) &
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	bf0c      	ite	eq
 8002e96:	2301      	moveq	r3, #1
 8002e98:	2300      	movne	r3, #0
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	79bb      	ldrb	r3, [r7, #6]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	bf0c      	ite	eq
 8002ea2:	2301      	moveq	r3, #1
 8002ea4:	2300      	movne	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <Motor_Scan_DirectionState+0x6e>
		 (BWD == GPIO_PIN_RESET) )
	{
		MotorDirection = MD_FWD;
 8002eb0:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <Motor_Scan_DirectionState+0xa0>)
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]
	}
	if ( (FWD == GPIO_PIN_RESET) &
 8002eb6:	79fb      	ldrb	r3, [r7, #7]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	79bb      	ldrb	r3, [r7, #6]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	bf0c      	ite	eq
 8002ec8:	2301      	moveq	r3, #1
 8002eca:	2300      	movne	r3, #0
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	4013      	ands	r3, r2
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <Motor_Scan_DirectionState+0x94>
		 (BWD == GPIO_PIN_SET) )
	{
		MotorDirection = MD_REV;
 8002ed6:	4b04      	ldr	r3, [pc, #16]	; (8002ee8 <Motor_Scan_DirectionState+0xa0>)
 8002ed8:	2202      	movs	r2, #2
 8002eda:	701a      	strb	r2, [r3, #0]
	}

}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40020c00 	.word	0x40020c00
 8002ee8:	20003a60 	.word	0x20003a60

08002eec <Motor_Set_DirectionState>:
//=======================================================================================
void  Motor_Set_DirectionState(TMotorDirection ADir)									//   
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	71fb      	strb	r3, [r7, #7]
	switch (ADir)
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d00f      	beq.n	8002f1c <Motor_Set_DirectionState+0x30>
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d018      	beq.n	8002f32 <Motor_Set_DirectionState+0x46>
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d000      	beq.n	8002f06 <Motor_Set_DirectionState+0x1a>
			MOTOR_FWD_RESET;
			MOTOR_BWD_SET;
			break;
	}

}
 8002f04:	e020      	b.n	8002f48 <Motor_Set_DirectionState+0x5c>
			MOTOR_FWD_RESET;
 8002f06:	2200      	movs	r2, #0
 8002f08:	2140      	movs	r1, #64	; 0x40
 8002f0a:	4811      	ldr	r0, [pc, #68]	; (8002f50 <Motor_Set_DirectionState+0x64>)
 8002f0c:	f002 fab7 	bl	800547e <HAL_GPIO_WritePin>
			MOTOR_BWD_RESET;
 8002f10:	2200      	movs	r2, #0
 8002f12:	2180      	movs	r1, #128	; 0x80
 8002f14:	480e      	ldr	r0, [pc, #56]	; (8002f50 <Motor_Set_DirectionState+0x64>)
 8002f16:	f002 fab2 	bl	800547e <HAL_GPIO_WritePin>
			break;
 8002f1a:	e015      	b.n	8002f48 <Motor_Set_DirectionState+0x5c>
			MOTOR_FWD_SET;
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	2140      	movs	r1, #64	; 0x40
 8002f20:	480b      	ldr	r0, [pc, #44]	; (8002f50 <Motor_Set_DirectionState+0x64>)
 8002f22:	f002 faac 	bl	800547e <HAL_GPIO_WritePin>
			MOTOR_BWD_RESET;
 8002f26:	2200      	movs	r2, #0
 8002f28:	2180      	movs	r1, #128	; 0x80
 8002f2a:	4809      	ldr	r0, [pc, #36]	; (8002f50 <Motor_Set_DirectionState+0x64>)
 8002f2c:	f002 faa7 	bl	800547e <HAL_GPIO_WritePin>
			break;
 8002f30:	e00a      	b.n	8002f48 <Motor_Set_DirectionState+0x5c>
			MOTOR_FWD_RESET;
 8002f32:	2200      	movs	r2, #0
 8002f34:	2140      	movs	r1, #64	; 0x40
 8002f36:	4806      	ldr	r0, [pc, #24]	; (8002f50 <Motor_Set_DirectionState+0x64>)
 8002f38:	f002 faa1 	bl	800547e <HAL_GPIO_WritePin>
			MOTOR_BWD_SET;
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	2180      	movs	r1, #128	; 0x80
 8002f40:	4803      	ldr	r0, [pc, #12]	; (8002f50 <Motor_Set_DirectionState+0x64>)
 8002f42:	f002 fa9c 	bl	800547e <HAL_GPIO_WritePin>
			break;
 8002f46:	bf00      	nop
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40021000 	.word	0x40021000

08002f54 <FAN_Init>:
//=======================================================================================
void  FAN_Init(void)																	//     
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
	MX_TIM11_Init();																	//    
 8002f58:	f7ff fa56 	bl	8002408 <MX_TIM11_Init>

	FAN_Set_Start();																	//    
 8002f5c:	f000 f806 	bl	8002f6c <FAN_Set_Start>
	FAN_Set_Speed(FAN_SPEED_DEFAULT);													//    -
 8002f60:	2064      	movs	r0, #100	; 0x64
 8002f62:	f000 f80d 	bl	8002f80 <FAN_Set_Speed>
}
 8002f66:	bf00      	nop
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <FAN_Set_Start>:
//=======================================================================================
void  FAN_Set_Start(void)																//    
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8002f70:	2100      	movs	r1, #0
 8002f72:	4802      	ldr	r0, [pc, #8]	; (8002f7c <FAN_Set_Start+0x10>)
 8002f74:	f005 f8fc 	bl	8008170 <HAL_TIM_PWM_Start>
}
 8002f78:	bf00      	nop
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20003d3c 	.word	0x20003d3c

08002f80 <FAN_Set_Speed>:
{
	HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);
}
//=======================================================================================
void  FAN_Set_Speed(uint8_t APercent)													//     
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, APercent);							// ..      (htim11.Init.Period = 100;),
 8002f8a:	4b04      	ldr	r3, [pc, #16]	; (8002f9c <FAN_Set_Speed+0x1c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	79fa      	ldrb	r2, [r7, #7]
 8002f90:	635a      	str	r2, [r3, #52]	; 0x34
																						//     0  100.
																						//     (htim11.Init.Prescaler = 32000;)   
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bc80      	pop	{r7}
 8002f9a:	4770      	bx	lr
 8002f9c:	20003d3c 	.word	0x20003d3c

08002fa0 <HAL_MspInit>:
  ******************************************************************************
  */
#include "main.h"

void HAL_MspInit(void)																	// Initializes the Global MSP.
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0

  __HAL_RCC_COMP_CLK_ENABLE();
 8002fa6:	4b14      	ldr	r3, [pc, #80]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002faa:	4a13      	ldr	r2, [pc, #76]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002fb0:	6253      	str	r3, [r2, #36]	; 0x24
 8002fb2:	4b11      	ldr	r3, [pc, #68]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	4a0d      	ldr	r2, [pc, #52]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6213      	str	r3, [r2, #32]
 8002fca:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	60bb      	str	r3, [r7, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fd6:	4b08      	ldr	r3, [pc, #32]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fda:	4a07      	ldr	r2, [pc, #28]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe0:	6253      	str	r3, [r2, #36]	; 0x24
 8002fe2:	4b05      	ldr	r3, [pc, #20]	; (8002ff8 <HAL_MspInit+0x58>)
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fea:	607b      	str	r3, [r7, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]

}
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr
 8002ff8:	40023800 	.word	0x40023800

08002ffc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08c      	sub	sp, #48	; 0x30
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003008:	2300      	movs	r3, #0
 800300a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 800300c:	2200      	movs	r2, #0
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	202c      	movs	r0, #44	; 0x2c
 8003012:	f001 fe16 	bl	8004c42 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003016:	202c      	movs	r0, #44	; 0x2c
 8003018:	f001 fe2f 	bl	8004c7a <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800301c:	4b1e      	ldr	r3, [pc, #120]	; (8003098 <HAL_InitTick+0x9c>)
 800301e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003020:	4a1d      	ldr	r2, [pc, #116]	; (8003098 <HAL_InitTick+0x9c>)
 8003022:	f043 0320 	orr.w	r3, r3, #32
 8003026:	6253      	str	r3, [r2, #36]	; 0x24
 8003028:	4b1b      	ldr	r3, [pc, #108]	; (8003098 <HAL_InitTick+0x9c>)
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003034:	f107 0210 	add.w	r2, r7, #16
 8003038:	f107 0314 	add.w	r3, r7, #20
 800303c:	4611      	mov	r1, r2
 800303e:	4618      	mov	r0, r3
 8003040:	f004 fc2c 	bl	800789c <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003044:	f004 fc02 	bl	800784c <HAL_RCC_GetPCLK1Freq>
 8003048:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800304a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304c:	4a13      	ldr	r2, [pc, #76]	; (800309c <HAL_InitTick+0xa0>)
 800304e:	fba2 2303 	umull	r2, r3, r2, r3
 8003052:	0c9b      	lsrs	r3, r3, #18
 8003054:	3b01      	subs	r3, #1
 8003056:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003058:	4b11      	ldr	r3, [pc, #68]	; (80030a0 <HAL_InitTick+0xa4>)
 800305a:	4a12      	ldr	r2, [pc, #72]	; (80030a4 <HAL_InitTick+0xa8>)
 800305c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 800305e:	4b10      	ldr	r3, [pc, #64]	; (80030a0 <HAL_InitTick+0xa4>)
 8003060:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003064:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003066:	4a0e      	ldr	r2, [pc, #56]	; (80030a0 <HAL_InitTick+0xa4>)
 8003068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800306c:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <HAL_InitTick+0xa4>)
 800306e:	2200      	movs	r2, #0
 8003070:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003072:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <HAL_InitTick+0xa4>)
 8003074:	2200      	movs	r2, #0
 8003076:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003078:	4809      	ldr	r0, [pc, #36]	; (80030a0 <HAL_InitTick+0xa4>)
 800307a:	f004 ff2f 	bl	8007edc <HAL_TIM_Base_Init>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d104      	bne.n	800308e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003084:	4806      	ldr	r0, [pc, #24]	; (80030a0 <HAL_InitTick+0xa4>)
 8003086:	f004 ffb3 	bl	8007ff0 <HAL_TIM_Base_Start_IT>
 800308a:	4603      	mov	r3, r0
 800308c:	e000      	b.n	8003090 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
}
 8003090:	4618      	mov	r0, r3
 8003092:	3730      	adds	r7, #48	; 0x30
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40023800 	.word	0x40023800
 800309c:	431bde83 	.word	0x431bde83
 80030a0:	20003f3c 	.word	0x20003f3c
 80030a4:	40001400 	.word	0x40001400

080030a8 <NMI_Handler>:
//======================================================================================
/******************************************************************************/
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
void NMI_Handler(void)																	// Non maskable interrupt.
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80030ac:	bf00      	nop
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <HardFault_Handler>:
//======================================================================================
void HardFault_Handler(void)															// Hard fault interrupt.
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  while (1)
 80030b8:	e7fe      	b.n	80030b8 <HardFault_Handler+0x4>

080030ba <MemManage_Handler>:
  {
  }
}
//======================================================================================
void MemManage_Handler(void)															// Memory management fault.
{
 80030ba:	b480      	push	{r7}
 80030bc:	af00      	add	r7, sp, #0
  while (1)
 80030be:	e7fe      	b.n	80030be <MemManage_Handler+0x4>

080030c0 <BusFault_Handler>:
  {
  }
}
//======================================================================================
void BusFault_Handler(void)																// Pre-fetch fault, memory access fault.
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  while (1)
 80030c4:	e7fe      	b.n	80030c4 <BusFault_Handler+0x4>

080030c6 <UsageFault_Handler>:
  {
  }
}
//======================================================================================
void UsageFault_Handler(void)															// Undefined instruction or illegal state.
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0
  while (1)
 80030ca:	e7fe      	b.n	80030ca <UsageFault_Handler+0x4>

080030cc <DebugMon_Handler>:
//======================================================================================
/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <DMA1_Channel5_IRQHandler>:
/* please refer to the startup file (startup_stm32l1xx.s).                    */
/******************************************************************************/

//======================================================================================
void DMA1_Channel5_IRQHandler(void)														// DMA1 channel5 global interrupt.
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80030dc:	4802      	ldr	r0, [pc, #8]	; (80030e8 <DMA1_Channel5_IRQHandler+0x10>)
 80030de:	f001 ff7a 	bl	8004fd6 <HAL_DMA_IRQHandler>
}
 80030e2:	bf00      	nop
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	20003c78 	.word	0x20003c78

080030ec <ADC1_IRQHandler>:
//======================================================================================
void ADC1_IRQHandler(void)																// ADC global interrupt.
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  HAL_ADC_IRQHandler(&hadc);
 80030f0:	4802      	ldr	r0, [pc, #8]	; (80030fc <ADC1_IRQHandler+0x10>)
 80030f2:	f001 f9d0 	bl	8004496 <HAL_ADC_IRQHandler>
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20003a0c 	.word	0x20003a0c

08003100 <USB_LP_IRQHandler>:
//======================================================================================
void USB_LP_IRQHandler(void)															// USB low priority interrupt.
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003104:	4802      	ldr	r0, [pc, #8]	; (8003110 <USB_LP_IRQHandler+0x10>)
 8003106:	f002 fc27 	bl	8005958 <HAL_PCD_IRQHandler>
}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	200048dc 	.word	0x200048dc

08003114 <USART1_IRQHandler>:
//======================================================================================
void USART1_IRQHandler(void)															// USART1 global interrupt.
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 8003118:	4802      	ldr	r0, [pc, #8]	; (8003124 <USART1_IRQHandler+0x10>)
 800311a:	f006 f9e7 	bl	80094ec <HAL_UART_IRQHandler>
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20003e7c 	.word	0x20003e7c

08003128 <USART2_IRQHandler>:
//======================================================================================
void USART2_IRQHandler(void)															// USART2 global interrupt.
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 800312c:	4802      	ldr	r0, [pc, #8]	; (8003138 <USART2_IRQHandler+0x10>)
 800312e:	f006 f9dd 	bl	80094ec <HAL_UART_IRQHandler>
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20003efc 	.word	0x20003efc

0800313c <USART3_IRQHandler>:
//======================================================================================
void USART3_IRQHandler(void)															// USART3 global interrupt.
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart3);
 8003140:	4802      	ldr	r0, [pc, #8]	; (800314c <USART3_IRQHandler+0x10>)
 8003142:	f006 f9d3 	bl	80094ec <HAL_UART_IRQHandler>
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20003dfc 	.word	0x20003dfc

08003150 <UART4_IRQHandler>:
//======================================================================================
void UART4_IRQHandler(void)																// UART4 global interrupt.
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart4);
 8003154:	4802      	ldr	r0, [pc, #8]	; (8003160 <UART4_IRQHandler+0x10>)
 8003156:	f006 f9c9 	bl	80094ec <HAL_UART_IRQHandler>
}
 800315a:	bf00      	nop
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20003ebc 	.word	0x20003ebc

08003164 <UART5_IRQHandler>:
//======================================================================================
void UART5_IRQHandler(void)																// UART5 global interrupt.
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart5);
 8003168:	4802      	ldr	r0, [pc, #8]	; (8003174 <UART5_IRQHandler+0x10>)
 800316a:	f006 f9bf 	bl	80094ec <HAL_UART_IRQHandler>
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20003e3c 	.word	0x20003e3c

08003178 <TIM3_IRQHandler>:
//======================================================================================
void TIM3_IRQHandler(void)																// TIM3 global interrupt.
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim3);
 800317c:	4802      	ldr	r0, [pc, #8]	; (8003188 <TIM3_IRQHandler+0x10>)
 800317e:	f005 fa3d 	bl	80085fc <HAL_TIM_IRQHandler>
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20003cfc 	.word	0x20003cfc

0800318c <TIM4_IRQHandler>:
//======================================================================================
void TIM4_IRQHandler(void)																// TIM4 global interrupt.
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim4);
 8003190:	4802      	ldr	r0, [pc, #8]	; (800319c <TIM4_IRQHandler+0x10>)
 8003192:	f005 fa33 	bl	80085fc <HAL_TIM_IRQHandler>
}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20003cbc 	.word	0x20003cbc

080031a0 <TIM6_IRQHandler>:
//======================================================================================
void TIM6_IRQHandler(void)																// TIM6 global interrupt.
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim6);
 80031a4:	4802      	ldr	r0, [pc, #8]	; (80031b0 <TIM6_IRQHandler+0x10>)
 80031a6:	f005 fa29 	bl	80085fc <HAL_TIM_IRQHandler>
}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20003d7c 	.word	0x20003d7c

080031b4 <TIM7_IRQHandler>:
//======================================================================================
void TIM7_IRQHandler(void)																// TIM7 global interrupt.
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim7);
 80031b8:	4802      	ldr	r0, [pc, #8]	; (80031c4 <TIM7_IRQHandler+0x10>)
 80031ba:	f005 fa1f 	bl	80085fc <HAL_TIM_IRQHandler>
}
 80031be:	bf00      	nop
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20003f3c 	.word	0x20003f3c

080031c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d4:	2300      	movs	r3, #0
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	e00a      	b.n	80031f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031da:	f3af 8000 	nop.w
 80031de:	4601      	mov	r1, r0
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	60ba      	str	r2, [r7, #8]
 80031e6:	b2ca      	uxtb	r2, r1
 80031e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	3301      	adds	r3, #1
 80031ee:	617b      	str	r3, [r7, #20]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	dbf0      	blt.n	80031da <_read+0x12>
	}

return len;
 80031f8:	687b      	ldr	r3, [r7, #4]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <_write>:

int _write(int file, char *ptr, int len)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b086      	sub	sp, #24
 8003206:	af00      	add	r7, sp, #0
 8003208:	60f8      	str	r0, [r7, #12]
 800320a:	60b9      	str	r1, [r7, #8]
 800320c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800320e:	2300      	movs	r3, #0
 8003210:	617b      	str	r3, [r7, #20]
 8003212:	e009      	b.n	8003228 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	60ba      	str	r2, [r7, #8]
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fa69 	bl	80026f4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	3301      	adds	r3, #1
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	429a      	cmp	r2, r3
 800322e:	dbf1      	blt.n	8003214 <_write+0x12>
	}
	return len;
 8003230:	687b      	ldr	r3, [r7, #4]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <_close>:
	return (caddr_t) prev_heap_end;
}
*/

int _close(int file)
{
 800323a:	b480      	push	{r7}
 800323c:	b083      	sub	sp, #12
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
	return -1;
 8003242:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003246:	4618      	mov	r0, r3
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003260:	605a      	str	r2, [r3, #4]
	return 0;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr

0800326e <_isatty>:

int _isatty(int file)
{
 800326e:	b480      	push	{r7}
 8003270:	b083      	sub	sp, #12
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
	return 1;
 8003276:	2301      	movs	r3, #1
}
 8003278:	4618      	mov	r0, r3
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr

08003282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003282:	b480      	push	{r7}
 8003284:	b085      	sub	sp, #20
 8003286:	af00      	add	r7, sp, #0
 8003288:	60f8      	str	r0, [r7, #12]
 800328a:	60b9      	str	r1, [r7, #8]
 800328c:	607a      	str	r2, [r7, #4]
	return 0;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	bc80      	pop	{r7}
 8003298:	4770      	bx	lr
	...

0800329c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <SystemInit+0x14>)
 80032a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032a6:	609a      	str	r2, [r3, #8]
#endif
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <LCD9488_Init_GPIO>:
uint16_t LCD9488_Point_Color = 0x0000;
uint16_t LCD9488_Back_Color  = 0xFFFF;
uint16_t LCD9488_DeviceCode;
//=======================================================================================
void LCD9488_Init_GPIO(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08a      	sub	sp, #40	; 0x28
 80032b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ba:	f107 0314 	add.w	r3, r7, #20
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]
 80032c2:	605a      	str	r2, [r3, #4]
 80032c4:	609a      	str	r2, [r3, #8]
 80032c6:	60da      	str	r2, [r3, #12]
 80032c8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80032ca:	4b40      	ldr	r3, [pc, #256]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	4a3f      	ldr	r2, [pc, #252]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	61d3      	str	r3, [r2, #28]
 80032d6:	4b3d      	ldr	r3, [pc, #244]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	613b      	str	r3, [r7, #16]
 80032e0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	4b3a      	ldr	r3, [pc, #232]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	4a39      	ldr	r2, [pc, #228]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	61d3      	str	r3, [r2, #28]
 80032ee:	4b37      	ldr	r3, [pc, #220]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80032fa:	4b34      	ldr	r3, [pc, #208]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	4a33      	ldr	r2, [pc, #204]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	61d3      	str	r3, [r2, #28]
 8003306:	4b31      	ldr	r3, [pc, #196]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003312:	4b2e      	ldr	r3, [pc, #184]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	4a2d      	ldr	r2, [pc, #180]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 8003318:	f043 0308 	orr.w	r3, r3, #8
 800331c:	61d3      	str	r3, [r2, #28]
 800331e:	4b2b      	ldr	r3, [pc, #172]	; (80033cc <LCD9488_Init_GPIO+0x118>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	607b      	str	r3, [r7, #4]
 8003328:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD9488_DC_RS_GPIO_Port, 		LCD9488_DC_RS_Pin, 	GPIO_PIN_RESET);
 800332a:	2200      	movs	r2, #0
 800332c:	2101      	movs	r1, #1
 800332e:	4828      	ldr	r0, [pc, #160]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 8003330:	f002 f8a5 	bl	800547e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD9488_CS_GPIO_Port, 		LCD9488_CS_Pin, 	GPIO_PIN_RESET);
 8003334:	2200      	movs	r2, #0
 8003336:	2104      	movs	r1, #4
 8003338:	4825      	ldr	r0, [pc, #148]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 800333a:	f002 f8a0 	bl	800547e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD9488_RST_GPIO_Port, 		LCD9488_RST_Pin, 	GPIO_PIN_RESET);
 800333e:	2200      	movs	r2, #0
 8003340:	2102      	movs	r1, #2
 8003342:	4823      	ldr	r0, [pc, #140]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 8003344:	f002 f89b 	bl	800547e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD9488_LED_GPIO_Port, 		LCD9488_LED_Pin, 	GPIO_PIN_RESET);
 8003348:	2200      	movs	r2, #0
 800334a:	2108      	movs	r1, #8
 800334c:	4820      	ldr	r0, [pc, #128]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 800334e:	f002 f896 	bl	800547e <HAL_GPIO_WritePin>
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

	GPIO_InitStruct.Pin = LCD9488_DC_RS_Pin;
 8003352:	2301      	movs	r3, #1
 8003354:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003356:	2301      	movs	r3, #1
 8003358:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335a:	2300      	movs	r3, #0
 800335c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800335e:	2302      	movs	r3, #2
 8003360:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_DC_RS_GPIO_Port, &GPIO_InitStruct);
 8003362:	f107 0314 	add.w	r3, r7, #20
 8003366:	4619      	mov	r1, r3
 8003368:	4819      	ldr	r0, [pc, #100]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 800336a:	f001 fee3 	bl	8005134 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD9488_CS_Pin;
 800336e:	2304      	movs	r3, #4
 8003370:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003372:	2301      	movs	r3, #1
 8003374:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003376:	2300      	movs	r3, #0
 8003378:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800337a:	2302      	movs	r3, #2
 800337c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_CS_GPIO_Port, &GPIO_InitStruct);
 800337e:	f107 0314 	add.w	r3, r7, #20
 8003382:	4619      	mov	r1, r3
 8003384:	4812      	ldr	r0, [pc, #72]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 8003386:	f001 fed5 	bl	8005134 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD9488_RST_Pin;
 800338a:	2302      	movs	r3, #2
 800338c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800338e:	2301      	movs	r3, #1
 8003390:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	2300      	movs	r3, #0
 8003394:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003396:	2302      	movs	r3, #2
 8003398:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_RST_GPIO_Port, &GPIO_InitStruct);
 800339a:	f107 0314 	add.w	r3, r7, #20
 800339e:	4619      	mov	r1, r3
 80033a0:	480b      	ldr	r0, [pc, #44]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 80033a2:	f001 fec7 	bl	8005134 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD9488_LED_Pin;
 80033a6:	2308      	movs	r3, #8
 80033a8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033aa:	2301      	movs	r3, #1
 80033ac:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033b2:	2302      	movs	r3, #2
 80033b4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_LED_GPIO_Port, &GPIO_InitStruct);
 80033b6:	f107 0314 	add.w	r3, r7, #20
 80033ba:	4619      	mov	r1, r3
 80033bc:	4804      	ldr	r0, [pc, #16]	; (80033d0 <LCD9488_Init_GPIO+0x11c>)
 80033be:	f001 feb9 	bl	8005134 <HAL_GPIO_Init>
}
 80033c2:	bf00      	nop
 80033c4:	3728      	adds	r7, #40	; 0x28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40023800 	.word	0x40023800
 80033d0:	40020800 	.word	0x40020800

080033d4 <LCD9488_Init>:
//=======================================================================================
void LCD9488_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
	MX_SPI2_Init();
 80033d8:	f7fe fe18 	bl	800200c <MX_SPI2_Init>
	HAL_Delay(100);
 80033dc:	2064      	movs	r0, #100	; 0x64
 80033de:	f000 fdd1 	bl	8003f84 <HAL_Delay>
	LCD9488_Init_GPIO();
 80033e2:	f7ff ff67 	bl	80032b4 <LCD9488_Init_GPIO>

	LCD9488_LED_SET;// 
 80033e6:	2201      	movs	r2, #1
 80033e8:	2108      	movs	r1, #8
 80033ea:	4870      	ldr	r0, [pc, #448]	; (80035ac <LCD9488_Init+0x1d8>)
 80033ec:	f002 f847 	bl	800547e <HAL_GPIO_WritePin>

	HAL_Delay(100);
 80033f0:	2064      	movs	r0, #100	; 0x64
 80033f2:	f000 fdc7 	bl	8003f84 <HAL_Delay>
 	LCD9488_RESET();
 80033f6:	f000 fa3d 	bl	8003874 <LCD9488_RESET>
 	HAL_Delay(100);
 80033fa:	2064      	movs	r0, #100	; 0x64
 80033fc:	f000 fdc2 	bl	8003f84 <HAL_Delay>

	LCD9488_Transport_WR_REG(0XF7);
 8003400:	20f7      	movs	r0, #247	; 0xf7
 8003402:	f000 f8ed 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0xA9);
 8003406:	20a9      	movs	r0, #169	; 0xa9
 8003408:	f000 f910 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x51);
 800340c:	2051      	movs	r0, #81	; 0x51
 800340e:	f000 f90d 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x2C);
 8003412:	202c      	movs	r0, #44	; 0x2c
 8003414:	f000 f90a 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x82);
 8003418:	2082      	movs	r0, #130	; 0x82
 800341a:	f000 f907 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xC0);
 800341e:	20c0      	movs	r0, #192	; 0xc0
 8003420:	f000 f8de 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x11);
 8003424:	2011      	movs	r0, #17
 8003426:	f000 f901 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x09);
 800342a:	2009      	movs	r0, #9
 800342c:	f000 f8fe 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xC1);
 8003430:	20c1      	movs	r0, #193	; 0xc1
 8003432:	f000 f8d5 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x41);
 8003436:	2041      	movs	r0, #65	; 0x41
 8003438:	f000 f8f8 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0XC5);
 800343c:	20c5      	movs	r0, #197	; 0xc5
 800343e:	f000 f8cf 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003442:	2000      	movs	r0, #0
 8003444:	f000 f8f2 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0A);
 8003448:	200a      	movs	r0, #10
 800344a:	f000 f8ef 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x80);
 800344e:	2080      	movs	r0, #128	; 0x80
 8003450:	f000 f8ec 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB1);
 8003454:	20b1      	movs	r0, #177	; 0xb1
 8003456:	f000 f8c3 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0xB0);
 800345a:	20b0      	movs	r0, #176	; 0xb0
 800345c:	f000 f8e6 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x11);
 8003460:	2011      	movs	r0, #17
 8003462:	f000 f8e3 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB4);
 8003466:	20b4      	movs	r0, #180	; 0xb4
 8003468:	f000 f8ba 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x02);
 800346c:	2002      	movs	r0, #2
 800346e:	f000 f8dd 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB6);
 8003472:	20b6      	movs	r0, #182	; 0xb6
 8003474:	f000 f8b4 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x02);
 8003478:	2002      	movs	r0, #2
 800347a:	f000 f8d7 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x42);
 800347e:	2042      	movs	r0, #66	; 0x42
 8003480:	f000 f8d4 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB7);
 8003484:	20b7      	movs	r0, #183	; 0xb7
 8003486:	f000 f8ab 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0xc6);
 800348a:	20c6      	movs	r0, #198	; 0xc6
 800348c:	f000 f8ce 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xBE);
 8003490:	20be      	movs	r0, #190	; 0xbe
 8003492:	f000 f8a5 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003496:	2000      	movs	r0, #0
 8003498:	f000 f8c8 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x04);
 800349c:	2004      	movs	r0, #4
 800349e:	f000 f8c5 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xE9);
 80034a2:	20e9      	movs	r0, #233	; 0xe9
 80034a4:	f000 f89c 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 80034a8:	2000      	movs	r0, #0
 80034aa:	f000 f8bf 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0x36);
 80034ae:	2036      	movs	r0, #54	; 0x36
 80034b0:	f000 f896 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA((1<<3)|(0<<7)|(1<<6)|(1<<5));
 80034b4:	2068      	movs	r0, #104	; 0x68
 80034b6:	f000 f8b9 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0x3A);
 80034ba:	203a      	movs	r0, #58	; 0x3a
 80034bc:	f000 f890 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x66);
 80034c0:	2066      	movs	r0, #102	; 0x66
 80034c2:	f000 f8b3 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xE0);
 80034c6:	20e0      	movs	r0, #224	; 0xe0
 80034c8:	f000 f88a 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 80034cc:	2000      	movs	r0, #0
 80034ce:	f000 f8ad 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x07);
 80034d2:	2007      	movs	r0, #7
 80034d4:	f000 f8aa 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x10);
 80034d8:	2010      	movs	r0, #16
 80034da:	f000 f8a7 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x09);
 80034de:	2009      	movs	r0, #9
 80034e0:	f000 f8a4 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x17);
 80034e4:	2017      	movs	r0, #23
 80034e6:	f000 f8a1 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0B);
 80034ea:	200b      	movs	r0, #11
 80034ec:	f000 f89e 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x41);
 80034f0:	2041      	movs	r0, #65	; 0x41
 80034f2:	f000 f89b 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x89);
 80034f6:	2089      	movs	r0, #137	; 0x89
 80034f8:	f000 f898 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x4B);
 80034fc:	204b      	movs	r0, #75	; 0x4b
 80034fe:	f000 f895 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0A);
 8003502:	200a      	movs	r0, #10
 8003504:	f000 f892 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0C);
 8003508:	200c      	movs	r0, #12
 800350a:	f000 f88f 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0E);
 800350e:	200e      	movs	r0, #14
 8003510:	f000 f88c 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x18);
 8003514:	2018      	movs	r0, #24
 8003516:	f000 f889 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x1B);
 800351a:	201b      	movs	r0, #27
 800351c:	f000 f886 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0F);
 8003520:	200f      	movs	r0, #15
 8003522:	f000 f883 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0XE1);
 8003526:	20e1      	movs	r0, #225	; 0xe1
 8003528:	f000 f85a 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 800352c:	2000      	movs	r0, #0
 800352e:	f000 f87d 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x17);
 8003532:	2017      	movs	r0, #23
 8003534:	f000 f87a 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x1A);
 8003538:	201a      	movs	r0, #26
 800353a:	f000 f877 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x04);
 800353e:	2004      	movs	r0, #4
 8003540:	f000 f874 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0E);
 8003544:	200e      	movs	r0, #14
 8003546:	f000 f871 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x06);
 800354a:	2006      	movs	r0, #6
 800354c:	f000 f86e 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x2F);
 8003550:	202f      	movs	r0, #47	; 0x2f
 8003552:	f000 f86b 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x45);
 8003556:	2045      	movs	r0, #69	; 0x45
 8003558:	f000 f868 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x43);
 800355c:	2043      	movs	r0, #67	; 0x43
 800355e:	f000 f865 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x02);
 8003562:	2002      	movs	r0, #2
 8003564:	f000 f862 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0A);
 8003568:	200a      	movs	r0, #10
 800356a:	f000 f85f 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x09);
 800356e:	2009      	movs	r0, #9
 8003570:	f000 f85c 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x32);
 8003574:	2032      	movs	r0, #50	; 0x32
 8003576:	f000 f859 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x36);
 800357a:	2036      	movs	r0, #54	; 0x36
 800357c:	f000 f856 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0F);
 8003580:	200f      	movs	r0, #15
 8003582:	f000 f853 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0x11);
 8003586:	2011      	movs	r0, #17
 8003588:	f000 f82a 	bl	80035e0 <LCD9488_Transport_WR_REG>
	HAL_Delay(120);
 800358c:	2078      	movs	r0, #120	; 0x78
 800358e:	f000 fcf9 	bl	8003f84 <HAL_Delay>
	LCD9488_Transport_WR_REG(0x29);
 8003592:	2029      	movs	r0, #41	; 0x29
 8003594:	f000 f824 	bl	80035e0 <LCD9488_Transport_WR_REG>

	LCD9488_GUI_SetOrientation(USE_HORIZONTAL);
 8003598:	2000      	movs	r0, #0
 800359a:	f000 f9d5 	bl	8003948 <LCD9488_GUI_SetOrientation>
	LCD9488_GUI_Clear(WHITE);
 800359e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80035a2:	f000 f8f7 	bl	8003794 <LCD9488_GUI_Clear>

}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40020800 	.word	0x40020800

080035b0 <LCD9488_Transport_SPI_WriteByte>:
//=======================================================================================
void LCD9488_Transport_SPI_WriteByte(uint8_t Byte)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	71fb      	strb	r3, [r7, #7]
	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 80035ba:	bf00      	nop
 80035bc:	4b07      	ldr	r3, [pc, #28]	; (80035dc <LCD9488_Transport_SPI_WriteByte+0x2c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f8      	beq.n	80035bc <LCD9488_Transport_SPI_WriteByte+0xc>
		LCD_SPI.Instance->DR = Byte;
 80035ca:	4b04      	ldr	r3, [pc, #16]	; (80035dc <LCD9488_Transport_SPI_WriteByte+0x2c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	79fa      	ldrb	r2, [r7, #7]
 80035d0:	60da      	str	r2, [r3, #12]
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr
 80035dc:	20003bc8 	.word	0x20003bc8

080035e0 <LCD9488_Transport_WR_REG>:
//=======================================================================================
void LCD9488_Transport_WR_REG(uint8_t data)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	4603      	mov	r3, r0
 80035e8:	71fb      	strb	r3, [r7, #7]
   LCD9488_CS_CLR;
 80035ea:	2200      	movs	r2, #0
 80035ec:	2104      	movs	r1, #4
 80035ee:	480d      	ldr	r0, [pc, #52]	; (8003624 <LCD9488_Transport_WR_REG+0x44>)
 80035f0:	f001 ff45 	bl	800547e <HAL_GPIO_WritePin>
   LCD9488_RS_CLR;
 80035f4:	2200      	movs	r2, #0
 80035f6:	2101      	movs	r1, #1
 80035f8:	480a      	ldr	r0, [pc, #40]	; (8003624 <LCD9488_Transport_WR_REG+0x44>)
 80035fa:	f001 ff40 	bl	800547e <HAL_GPIO_WritePin>
   LCD9488_Transport_SPI_WriteByte(data);
 80035fe:	79fb      	ldrb	r3, [r7, #7]
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff ffd5 	bl	80035b0 <LCD9488_Transport_SPI_WriteByte>
   HAL_SPI_Transmit(&LCD_SPI, &data, 1, 10);
 8003606:	1df9      	adds	r1, r7, #7
 8003608:	230a      	movs	r3, #10
 800360a:	2201      	movs	r2, #1
 800360c:	4806      	ldr	r0, [pc, #24]	; (8003628 <LCD9488_Transport_WR_REG+0x48>)
 800360e:	f004 fa5e 	bl	8007ace <HAL_SPI_Transmit>
   LCD9488_CS_SET;
 8003612:	2201      	movs	r2, #1
 8003614:	2104      	movs	r1, #4
 8003616:	4803      	ldr	r0, [pc, #12]	; (8003624 <LCD9488_Transport_WR_REG+0x44>)
 8003618:	f001 ff31 	bl	800547e <HAL_GPIO_WritePin>
}
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	40020800 	.word	0x40020800
 8003628:	20003bc8 	.word	0x20003bc8

0800362c <LCD9488_Transport_WR_DATA>:
//=======================================================================================
void LCD9488_Transport_WR_DATA(uint8_t data)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	71fb      	strb	r3, [r7, #7]
   LCD9488_CS_CLR;
 8003636:	2200      	movs	r2, #0
 8003638:	2104      	movs	r1, #4
 800363a:	480a      	ldr	r0, [pc, #40]	; (8003664 <LCD9488_Transport_WR_DATA+0x38>)
 800363c:	f001 ff1f 	bl	800547e <HAL_GPIO_WritePin>
   LCD9488_RS_SET;
 8003640:	2201      	movs	r2, #1
 8003642:	2101      	movs	r1, #1
 8003644:	4807      	ldr	r0, [pc, #28]	; (8003664 <LCD9488_Transport_WR_DATA+0x38>)
 8003646:	f001 ff1a 	bl	800547e <HAL_GPIO_WritePin>
   LCD9488_Transport_SPI_WriteByte(data);
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff ffaf 	bl	80035b0 <LCD9488_Transport_SPI_WriteByte>
   LCD9488_CS_SET;
 8003652:	2201      	movs	r2, #1
 8003654:	2104      	movs	r1, #4
 8003656:	4803      	ldr	r0, [pc, #12]	; (8003664 <LCD9488_Transport_WR_DATA+0x38>)
 8003658:	f001 ff11 	bl	800547e <HAL_GPIO_WritePin>
}
 800365c:	bf00      	nop
 800365e:	3708      	adds	r7, #8
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40020800 	.word	0x40020800

08003668 <LCD9488_WriteReg>:
//=======================================================================================
void LCD9488_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	460a      	mov	r2, r1
 8003672:	71fb      	strb	r3, [r7, #7]
 8003674:	4613      	mov	r3, r2
 8003676:	80bb      	strh	r3, [r7, #4]
	LCD9488_Transport_WR_REG(LCD_Reg);
 8003678:	79fb      	ldrb	r3, [r7, #7]
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff ffb0 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(LCD_RegValue);
 8003680:	88bb      	ldrh	r3, [r7, #4]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff ffd1 	bl	800362c <LCD9488_Transport_WR_DATA>
}
 800368a:	bf00      	nop
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
	...

08003694 <LCD9488_WriteRAM_Prepare>:
//=======================================================================================
void LCD9488_WriteRAM_Prepare(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
	LCD9488_Transport_WR_REG(LCD9488_DEV.WramCmd);
 8003698:	4b03      	ldr	r3, [pc, #12]	; (80036a8 <LCD9488_WriteRAM_Prepare+0x14>)
 800369a:	891b      	ldrh	r3, [r3, #8]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff ff9e 	bl	80035e0 <LCD9488_Transport_WR_REG>
}
 80036a4:	bf00      	nop
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20003f80 	.word	0x20003f80

080036ac <LCD9488_WriteData_16Bit>:
//=======================================================================================
void LCD9488_WriteData_16Bit(uint16_t Data)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	80fb      	strh	r3, [r7, #6]
	uint8_t r = (Data>>8)&0xF8; 	// RED Color
 80036b6:	88fb      	ldrh	r3, [r7, #6]
 80036b8:	0a1b      	lsrs	r3, r3, #8
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f023 0307 	bic.w	r3, r3, #7
 80036c2:	73fb      	strb	r3, [r7, #15]
	uint8_t g = (Data>>3)&0xFC; 	// Green Color
 80036c4:	88fb      	ldrh	r3, [r7, #6]
 80036c6:	08db      	lsrs	r3, r3, #3
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	f023 0303 	bic.w	r3, r3, #3
 80036d0:	73bb      	strb	r3, [r7, #14]
	uint8_t b = Data<<3; 			// Blue Color
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	737b      	strb	r3, [r7, #13]

	LCD9488_CS_CLR;
 80036da:	2200      	movs	r2, #0
 80036dc:	2104      	movs	r1, #4
 80036de:	481e      	ldr	r0, [pc, #120]	; (8003758 <LCD9488_WriteData_16Bit+0xac>)
 80036e0:	f001 fecd 	bl	800547e <HAL_GPIO_WritePin>
	LCD9488_RS_SET;
 80036e4:	2201      	movs	r2, #1
 80036e6:	2101      	movs	r1, #1
 80036e8:	481b      	ldr	r0, [pc, #108]	; (8003758 <LCD9488_WriteData_16Bit+0xac>)
 80036ea:	f001 fec8 	bl	800547e <HAL_GPIO_WritePin>
	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 80036ee:	bf00      	nop
 80036f0:	4b1a      	ldr	r3, [pc, #104]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f8      	beq.n	80036f0 <LCD9488_WriteData_16Bit+0x44>
		LCD_SPI.Instance->DR = r;
 80036fe:	4b17      	ldr	r3, [pc, #92]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	7bfa      	ldrb	r2, [r7, #15]
 8003704:	60da      	str	r2, [r3, #12]

	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003706:	bf00      	nop
 8003708:	4b14      	ldr	r3, [pc, #80]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f8      	beq.n	8003708 <LCD9488_WriteData_16Bit+0x5c>
		LCD_SPI.Instance->DR = g;
 8003716:	4b11      	ldr	r3, [pc, #68]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	7bba      	ldrb	r2, [r7, #14]
 800371c:	60da      	str	r2, [r3, #12]

	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 800371e:	bf00      	nop
 8003720:	4b0e      	ldr	r3, [pc, #56]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f8      	beq.n	8003720 <LCD9488_WriteData_16Bit+0x74>
		LCD_SPI.Instance->DR = b;
 800372e:	4b0b      	ldr	r3, [pc, #44]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	7b7a      	ldrb	r2, [r7, #13]
 8003734:	60da      	str	r2, [r3, #12]

	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003736:	bf00      	nop
 8003738:	4b08      	ldr	r3, [pc, #32]	; (800375c <LCD9488_WriteData_16Bit+0xb0>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d0f8      	beq.n	8003738 <LCD9488_WriteData_16Bit+0x8c>

	LCD9488_CS_SET;
 8003746:	2201      	movs	r2, #1
 8003748:	2104      	movs	r1, #4
 800374a:	4803      	ldr	r0, [pc, #12]	; (8003758 <LCD9488_WriteData_16Bit+0xac>)
 800374c:	f001 fe97 	bl	800547e <HAL_GPIO_WritePin>
}
 8003750:	bf00      	nop
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40020800 	.word	0x40020800
 800375c:	20003bc8 	.word	0x20003bc8

08003760 <LCD9488_GUI_Draw_Point>:
//=======================================================================================
void LCD9488_GUI_Draw_Point(uint16_t x,uint16_t y)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	460a      	mov	r2, r1
 800376a:	80fb      	strh	r3, [r7, #6]
 800376c:	4613      	mov	r3, r2
 800376e:	80bb      	strh	r3, [r7, #4]
	LCD9488_GUI_SetCursor(x,y);
 8003770:	88ba      	ldrh	r2, [r7, #4]
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	4611      	mov	r1, r2
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f93e 	bl	80039f8 <LCD9488_GUI_SetCursor>
	LCD9488_WriteData_16Bit(LCD9488_Point_Color);
 800377c:	4b04      	ldr	r3, [pc, #16]	; (8003790 <LCD9488_GUI_Draw_Point+0x30>)
 800377e:	881b      	ldrh	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff ff93 	bl	80036ac <LCD9488_WriteData_16Bit>
}
 8003786:	bf00      	nop
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	20000330 	.word	0x20000330

08003794 <LCD9488_GUI_Clear>:
//=======================================================================================
void LCD9488_GUI_Clear(uint16_t Color)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	80fb      	strh	r3, [r7, #6]
	LCD9488_GUI_SetWindows(0,0,LCD9488_DEV.Width-1,LCD9488_DEV.Height-1);
 800379e:	4b32      	ldr	r3, [pc, #200]	; (8003868 <LCD9488_GUI_Clear+0xd4>)
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	4b30      	ldr	r3, [pc, #192]	; (8003868 <LCD9488_GUI_Clear+0xd4>)
 80037a8:	885b      	ldrh	r3, [r3, #2]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	2100      	movs	r1, #0
 80037b0:	2000      	movs	r0, #0
 80037b2:	f000 f875 	bl	80038a0 <LCD9488_GUI_SetWindows>
	LCD9488_CS_CLR;
 80037b6:	2200      	movs	r2, #0
 80037b8:	2104      	movs	r1, #4
 80037ba:	482c      	ldr	r0, [pc, #176]	; (800386c <LCD9488_GUI_Clear+0xd8>)
 80037bc:	f001 fe5f 	bl	800547e <HAL_GPIO_WritePin>
	LCD9488_RS_SET;
 80037c0:	2201      	movs	r2, #1
 80037c2:	2101      	movs	r1, #1
 80037c4:	4829      	ldr	r0, [pc, #164]	; (800386c <LCD9488_GUI_Clear+0xd8>)
 80037c6:	f001 fe5a 	bl	800547e <HAL_GPIO_WritePin>
	uint32_t cnt = LCD9488_DEV.Height * LCD9488_DEV.Width;
 80037ca:	4b27      	ldr	r3, [pc, #156]	; (8003868 <LCD9488_GUI_Clear+0xd4>)
 80037cc:	885b      	ldrh	r3, [r3, #2]
 80037ce:	461a      	mov	r2, r3
 80037d0:	4b25      	ldr	r3, [pc, #148]	; (8003868 <LCD9488_GUI_Clear+0xd4>)
 80037d2:	881b      	ldrh	r3, [r3, #0]
 80037d4:	fb03 f302 	mul.w	r3, r3, r2
 80037d8:	60fb      	str	r3, [r7, #12]
	uint8_t r = (Color>>8)&0xF8; 	// RED Color
 80037da:	88fb      	ldrh	r3, [r7, #6]
 80037dc:	0a1b      	lsrs	r3, r3, #8
 80037de:	b29b      	uxth	r3, r3
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	f023 0307 	bic.w	r3, r3, #7
 80037e6:	72fb      	strb	r3, [r7, #11]
	uint8_t g = (Color>>3)&0xFC; 	// Green Color
 80037e8:	88fb      	ldrh	r3, [r7, #6]
 80037ea:	08db      	lsrs	r3, r3, #3
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	f023 0303 	bic.w	r3, r3, #3
 80037f4:	72bb      	strb	r3, [r7, #10]
	uint8_t b = Color<<3; 			// Blue Color
 80037f6:	88fb      	ldrh	r3, [r7, #6]
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	727b      	strb	r3, [r7, #9]

	while (cnt)
 80037fe:	e026      	b.n	800384e <LCD9488_GUI_Clear+0xba>
	{
		while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003800:	bf00      	nop
 8003802:	4b1b      	ldr	r3, [pc, #108]	; (8003870 <LCD9488_GUI_Clear+0xdc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 0302 	and.w	r3, r3, #2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0f8      	beq.n	8003802 <LCD9488_GUI_Clear+0x6e>
			LCD_SPI.Instance->DR = r;//RED
 8003810:	4b17      	ldr	r3, [pc, #92]	; (8003870 <LCD9488_GUI_Clear+0xdc>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	7afa      	ldrb	r2, [r7, #11]
 8003816:	60da      	str	r2, [r3, #12]

		while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003818:	bf00      	nop
 800381a:	4b15      	ldr	r3, [pc, #84]	; (8003870 <LCD9488_GUI_Clear+0xdc>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0f8      	beq.n	800381a <LCD9488_GUI_Clear+0x86>
			LCD_SPI.Instance->DR = g;//GREEN
 8003828:	4b11      	ldr	r3, [pc, #68]	; (8003870 <LCD9488_GUI_Clear+0xdc>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	7aba      	ldrb	r2, [r7, #10]
 800382e:	60da      	str	r2, [r3, #12]

		while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003830:	bf00      	nop
 8003832:	4b0f      	ldr	r3, [pc, #60]	; (8003870 <LCD9488_GUI_Clear+0xdc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0f8      	beq.n	8003832 <LCD9488_GUI_Clear+0x9e>
			LCD_SPI.Instance->DR = b;//BLUE
 8003840:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <LCD9488_GUI_Clear+0xdc>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	7a7a      	ldrb	r2, [r7, #9]
 8003846:	60da      	str	r2, [r3, #12]

		cnt--;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	3b01      	subs	r3, #1
 800384c:	60fb      	str	r3, [r7, #12]
	while (cnt)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1d5      	bne.n	8003800 <LCD9488_GUI_Clear+0x6c>
	}
	LCD9488_CS_SET;
 8003854:	2201      	movs	r2, #1
 8003856:	2104      	movs	r1, #4
 8003858:	4804      	ldr	r0, [pc, #16]	; (800386c <LCD9488_GUI_Clear+0xd8>)
 800385a:	f001 fe10 	bl	800547e <HAL_GPIO_WritePin>
}
 800385e:	bf00      	nop
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	20003f80 	.word	0x20003f80
 800386c:	40020800 	.word	0x40020800
 8003870:	20003bc8 	.word	0x20003bc8

08003874 <LCD9488_RESET>:

//=======================================================================================
void LCD9488_RESET(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
	LCD9488_RST_CLR;
 8003878:	2200      	movs	r2, #0
 800387a:	2102      	movs	r1, #2
 800387c:	4807      	ldr	r0, [pc, #28]	; (800389c <LCD9488_RESET+0x28>)
 800387e:	f001 fdfe 	bl	800547e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003882:	2064      	movs	r0, #100	; 0x64
 8003884:	f000 fb7e 	bl	8003f84 <HAL_Delay>
	LCD9488_RST_SET;
 8003888:	2201      	movs	r2, #1
 800388a:	2102      	movs	r1, #2
 800388c:	4803      	ldr	r0, [pc, #12]	; (800389c <LCD9488_RESET+0x28>)
 800388e:	f001 fdf6 	bl	800547e <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8003892:	2032      	movs	r0, #50	; 0x32
 8003894:	f000 fb76 	bl	8003f84 <HAL_Delay>
}
 8003898:	bf00      	nop
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40020800 	.word	0x40020800

080038a0 <LCD9488_GUI_SetWindows>:
//=======================================================================================
void LCD9488_GUI_SetWindows(uint16_t xStar, uint16_t yStar,uint16_t xEnd,uint16_t yEnd)
{
 80038a0:	b590      	push	{r4, r7, lr}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4604      	mov	r4, r0
 80038a8:	4608      	mov	r0, r1
 80038aa:	4611      	mov	r1, r2
 80038ac:	461a      	mov	r2, r3
 80038ae:	4623      	mov	r3, r4
 80038b0:	80fb      	strh	r3, [r7, #6]
 80038b2:	4603      	mov	r3, r0
 80038b4:	80bb      	strh	r3, [r7, #4]
 80038b6:	460b      	mov	r3, r1
 80038b8:	807b      	strh	r3, [r7, #2]
 80038ba:	4613      	mov	r3, r2
 80038bc:	803b      	strh	r3, [r7, #0]
	LCD9488_Transport_WR_REG(LCD9488_DEV.SetXcmd);
 80038be:	4b21      	ldr	r3, [pc, #132]	; (8003944 <LCD9488_GUI_SetWindows+0xa4>)
 80038c0:	895b      	ldrh	r3, [r3, #10]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff fe8b 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(xStar>>8);
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	0a1b      	lsrs	r3, r3, #8
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff feaa 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&xStar);
 80038d8:	88fb      	ldrh	r3, [r7, #6]
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff fea5 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(xEnd>>8);
 80038e2:	887b      	ldrh	r3, [r7, #2]
 80038e4:	0a1b      	lsrs	r3, r3, #8
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff fe9e 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&xEnd);
 80038f0:	887b      	ldrh	r3, [r7, #2]
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff fe99 	bl	800362c <LCD9488_Transport_WR_DATA>

	LCD9488_Transport_WR_REG(LCD9488_DEV.SetYcmd);
 80038fa:	4b12      	ldr	r3, [pc, #72]	; (8003944 <LCD9488_GUI_SetWindows+0xa4>)
 80038fc:	899b      	ldrh	r3, [r3, #12]
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fe6d 	bl	80035e0 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(yStar>>8);
 8003906:	88bb      	ldrh	r3, [r7, #4]
 8003908:	0a1b      	lsrs	r3, r3, #8
 800390a:	b29b      	uxth	r3, r3
 800390c:	b2db      	uxtb	r3, r3
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff fe8c 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&yStar);
 8003914:	88bb      	ldrh	r3, [r7, #4]
 8003916:	b2db      	uxtb	r3, r3
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff fe87 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(yEnd>>8);
 800391e:	883b      	ldrh	r3, [r7, #0]
 8003920:	0a1b      	lsrs	r3, r3, #8
 8003922:	b29b      	uxth	r3, r3
 8003924:	b2db      	uxtb	r3, r3
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff fe80 	bl	800362c <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&yEnd);
 800392c:	883b      	ldrh	r3, [r7, #0]
 800392e:	b2db      	uxtb	r3, r3
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff fe7b 	bl	800362c <LCD9488_Transport_WR_DATA>

	LCD9488_WriteRAM_Prepare();
 8003936:	f7ff fead 	bl	8003694 <LCD9488_WriteRAM_Prepare>
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	bd90      	pop	{r4, r7, pc}
 8003942:	bf00      	nop
 8003944:	20003f80 	.word	0x20003f80

08003948 <LCD9488_GUI_SetOrientation>:
//=======================================================================================
void LCD9488_GUI_SetOrientation(uint8_t direction)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	71fb      	strb	r3, [r7, #7]
			LCD9488_DEV.SetXcmd=0x2A;
 8003952:	4b28      	ldr	r3, [pc, #160]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 8003954:	222a      	movs	r2, #42	; 0x2a
 8003956:	815a      	strh	r2, [r3, #10]
			LCD9488_DEV.SetYcmd=0x2B;
 8003958:	4b26      	ldr	r3, [pc, #152]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 800395a:	222b      	movs	r2, #43	; 0x2b
 800395c:	819a      	strh	r2, [r3, #12]
			LCD9488_DEV.WramCmd=0x2C;
 800395e:	4b25      	ldr	r3, [pc, #148]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 8003960:	222c      	movs	r2, #44	; 0x2c
 8003962:	811a      	strh	r2, [r3, #8]
	switch(direction){
 8003964:	79fb      	ldrb	r3, [r7, #7]
 8003966:	2b03      	cmp	r3, #3
 8003968:	d83e      	bhi.n	80039e8 <LCD9488_GUI_SetOrientation+0xa0>
 800396a:	a201      	add	r2, pc, #4	; (adr r2, 8003970 <LCD9488_GUI_SetOrientation+0x28>)
 800396c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003970:	08003981 	.word	0x08003981
 8003974:	0800399b 	.word	0x0800399b
 8003978:	080039b5 	.word	0x080039b5
 800397c:	080039cf 	.word	0x080039cf
		case 0:										// 0 degree
			LCD9488_DEV.Width=LCD_W;
 8003980:	4b1c      	ldr	r3, [pc, #112]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 8003982:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003986:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_H;
 8003988:	4b1a      	ldr	r3, [pc, #104]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 800398a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800398e:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 8003990:	2108      	movs	r1, #8
 8003992:	2036      	movs	r0, #54	; 0x36
 8003994:	f7ff fe68 	bl	8003668 <LCD9488_WriteReg>
		break;
 8003998:	e027      	b.n	80039ea <LCD9488_GUI_SetOrientation+0xa2>
		case 1:										// 90 degree
			LCD9488_DEV.Width=LCD_H;
 800399a:	4b16      	ldr	r3, [pc, #88]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 800399c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80039a0:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_W;
 80039a2:	4b14      	ldr	r3, [pc, #80]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 80039a4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80039a8:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 80039aa:	2168      	movs	r1, #104	; 0x68
 80039ac:	2036      	movs	r0, #54	; 0x36
 80039ae:	f7ff fe5b 	bl	8003668 <LCD9488_WriteReg>
		break;
 80039b2:	e01a      	b.n	80039ea <LCD9488_GUI_SetOrientation+0xa2>
		case 2:										// 180 degree
			LCD9488_DEV.Width=LCD_W;
 80039b4:	4b0f      	ldr	r3, [pc, #60]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 80039b6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80039ba:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_H;
 80039bc:	4b0d      	ldr	r3, [pc, #52]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 80039be:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80039c2:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 80039c4:	21c8      	movs	r1, #200	; 0xc8
 80039c6:	2036      	movs	r0, #54	; 0x36
 80039c8:	f7ff fe4e 	bl	8003668 <LCD9488_WriteReg>
		break;
 80039cc:	e00d      	b.n	80039ea <LCD9488_GUI_SetOrientation+0xa2>
		case 3:										// 270 degree
			LCD9488_DEV.Width=LCD_H;
 80039ce:	4b09      	ldr	r3, [pc, #36]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 80039d0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80039d4:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_W;
 80039d6:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <LCD9488_GUI_SetOrientation+0xac>)
 80039d8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80039dc:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 80039de:	21a8      	movs	r1, #168	; 0xa8
 80039e0:	2036      	movs	r0, #54	; 0x36
 80039e2:	f7ff fe41 	bl	8003668 <LCD9488_WriteReg>
		break;
 80039e6:	e000      	b.n	80039ea <LCD9488_GUI_SetOrientation+0xa2>
		default:break;
 80039e8:	bf00      	nop
	}
}
 80039ea:	bf00      	nop
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20003f80 	.word	0x20003f80

080039f8 <LCD9488_GUI_SetCursor>:
//=======================================================================================
void LCD9488_GUI_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	460a      	mov	r2, r1
 8003a02:	80fb      	strh	r3, [r7, #6]
 8003a04:	4613      	mov	r3, r2
 8003a06:	80bb      	strh	r3, [r7, #4]
	LCD9488_GUI_SetWindows(Xpos,Ypos,Xpos,Ypos);										//    1 
 8003a08:	88bb      	ldrh	r3, [r7, #4]
 8003a0a:	88fa      	ldrh	r2, [r7, #6]
 8003a0c:	88b9      	ldrh	r1, [r7, #4]
 8003a0e:	88f8      	ldrh	r0, [r7, #6]
 8003a10:	f7ff ff46 	bl	80038a0 <LCD9488_GUI_SetWindows>
}
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <LCD9488_GUI_SetFont>:
		LCD9488_GUI_Fill(a,y,b,y,LCD9488_Point_Color);
	}
}
//=======================================================================================
void LCD9488_GUI_SetFont(unsigned char* AFont, uint16_t AFontColor, uint16_t ABackgroundColor) //     
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	460b      	mov	r3, r1
 8003a26:	807b      	strh	r3, [r7, #2]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	803b      	strh	r3, [r7, #0]
	LCD9488_CurrentFont = AFont;														//      
 8003a2c:	4a15      	ldr	r2, [pc, #84]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6013      	str	r3, [r2, #0]
	LCD9488_Point_Color = AFontColor;													//   
 8003a32:	4a15      	ldr	r2, [pc, #84]	; (8003a88 <LCD9488_GUI_SetFont+0x6c>)
 8003a34:	887b      	ldrh	r3, [r7, #2]
 8003a36:	8013      	strh	r3, [r2, #0]
	LCD9488_Back_Color  = ABackgroundColor;												//  
 8003a38:	4a14      	ldr	r2, [pc, #80]	; (8003a8c <LCD9488_GUI_SetFont+0x70>)
 8003a3a:	883b      	ldrh	r3, [r7, #0]
 8003a3c:	8013      	strh	r3, [r2, #0]

	//   
	LCD9488_CurrentFont_FirstChar		= LCD9488_CurrentFont[0];          				//    
 8003a3e:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	781a      	ldrb	r2, [r3, #0]
 8003a44:	4b12      	ldr	r3, [pc, #72]	; (8003a90 <LCD9488_GUI_SetFont+0x74>)
 8003a46:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_LastChar		= LCD9488_CurrentFont[1];          				//    
 8003a48:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	785a      	ldrb	r2, [r3, #1]
 8003a4e:	4b11      	ldr	r3, [pc, #68]	; (8003a94 <LCD9488_GUI_SetFont+0x78>)
 8003a50:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_Offset			= LCD9488_CurrentFont[2];          				//    1    
 8003a52:	4b0c      	ldr	r3, [pc, #48]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	789a      	ldrb	r2, [r3, #2]
 8003a58:	4b0f      	ldr	r3, [pc, #60]	; (8003a98 <LCD9488_GUI_SetFont+0x7c>)
 8003a5a:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_PixHoriz 		= LCD9488_CurrentFont[3];           			//    
 8003a5c:	4b09      	ldr	r3, [pc, #36]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	78da      	ldrb	r2, [r3, #3]
 8003a62:	4b0e      	ldr	r3, [pc, #56]	; (8003a9c <LCD9488_GUI_SetFont+0x80>)
 8003a64:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_PixVert 		= LCD9488_CurrentFont[4];                   	//    
 8003a66:	4b07      	ldr	r3, [pc, #28]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	791a      	ldrb	r2, [r3, #4]
 8003a6c:	4b0c      	ldr	r3, [pc, #48]	; (8003aa0 <LCD9488_GUI_SetFont+0x84>)
 8003a6e:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_BytesPerLine	= LCD9488_CurrentFont[5];                   	//    1    
 8003a70:	4b04      	ldr	r3, [pc, #16]	; (8003a84 <LCD9488_GUI_SetFont+0x68>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	795a      	ldrb	r2, [r3, #5]
 8003a76:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <LCD9488_GUI_SetFont+0x88>)
 8003a78:	701a      	strb	r2, [r3, #0]
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr
 8003a84:	200039f4 	.word	0x200039f4
 8003a88:	20000330 	.word	0x20000330
 8003a8c:	20000004 	.word	0x20000004
 8003a90:	20003a06 	.word	0x20003a06
 8003a94:	200039f8 	.word	0x200039f8
 8003a98:	20003a02 	.word	0x20003a02
 8003a9c:	20003a01 	.word	0x20003a01
 8003aa0:	20003a00 	.word	0x20003a00
 8003aa4:	20003a07 	.word	0x20003a07

08003aa8 <LCD9488_GUI_GotoXY>:
//=======================================================================================
void LCD9488_GUI_GotoXY(uint16_t x1, uint16_t y1)										//        
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	4603      	mov	r3, r0
 8003ab0:	460a      	mov	r2, r1
 8003ab2:	80fb      	strh	r3, [r7, #6]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	80bb      	strh	r3, [r7, #4]
	char_x = x1;
 8003ab8:	88fb      	ldrh	r3, [r7, #6]
 8003aba:	4a05      	ldr	r2, [pc, #20]	; (8003ad0 <LCD9488_GUI_GotoXY+0x28>)
 8003abc:	6013      	str	r3, [r2, #0]
	char_y = y1;
 8003abe:	88bb      	ldrh	r3, [r7, #4]
 8003ac0:	4a04      	ldr	r2, [pc, #16]	; (8003ad4 <LCD9488_GUI_GotoXY+0x2c>)
 8003ac2:	6013      	str	r3, [r2, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	200039fc 	.word	0x200039fc
 8003ad4:	20003a08 	.word	0x20003a08

08003ad8 <LCD9488_GUI_Draw_Char>:
//=======================================================================================
void LCD9488_GUI_Draw_Char(uint16_t fc, uint16_t bc, uint8_t c, ADrawType Overlying)
{
 8003ad8:	b590      	push	{r4, r7, lr}
 8003ada:	b089      	sub	sp, #36	; 0x24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4604      	mov	r4, r0
 8003ae0:	4608      	mov	r0, r1
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4623      	mov	r3, r4
 8003ae8:	80fb      	strh	r3, [r7, #6]
 8003aea:	4603      	mov	r3, r0
 8003aec:	80bb      	strh	r3, [r7, #4]
 8003aee:	460b      	mov	r3, r1
 8003af0:	70fb      	strb	r3, [r7, #3]
 8003af2:	4613      	mov	r3, r2
 8003af4:	70bb      	strb	r3, [r7, #2]
    unsigned int b;
    unsigned char* CurCharBitmap;														//        
    unsigned char z, cur_width;

    if ((c < LCD9488_CurrentFont_FirstChar) || (c > LCD9488_CurrentFont_LastChar))
 8003af6:	4b74      	ldr	r3, [pc, #464]	; (8003cc8 <LCD9488_GUI_Draw_Char+0x1f0>)
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	78fa      	ldrb	r2, [r7, #3]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	f0c0 817b 	bcc.w	8003df8 <LCD9488_GUI_Draw_Char+0x320>
 8003b02:	4b72      	ldr	r3, [pc, #456]	; (8003ccc <LCD9488_GUI_Draw_Char+0x1f4>)
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	78fa      	ldrb	r2, [r7, #3]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	f200 8175 	bhi.w	8003df8 <LCD9488_GUI_Draw_Char+0x320>
    {
    	return;  																		//    ,    
    }

	c = c - LCD9488_CurrentFont_FirstChar; 												//   1    ( ASCII )
 8003b0e:	4b6e      	ldr	r3, [pc, #440]	; (8003cc8 <LCD9488_GUI_Draw_Char+0x1f0>)
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	70fb      	strb	r3, [r7, #3]

    if (char_x + LCD9488_CurrentFont_PixHoriz > LCD9488_DEV.Width)
 8003b18:	4b6d      	ldr	r3, [pc, #436]	; (8003cd0 <LCD9488_GUI_Draw_Char+0x1f8>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4b6d      	ldr	r3, [pc, #436]	; (8003cd4 <LCD9488_GUI_Draw_Char+0x1fc>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4413      	add	r3, r2
 8003b24:	4a6c      	ldr	r2, [pc, #432]	; (8003cd8 <LCD9488_GUI_Draw_Char+0x200>)
 8003b26:	8812      	ldrh	r2, [r2, #0]
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d918      	bls.n	8003b5e <LCD9488_GUI_Draw_Char+0x86>
     {
         char_x = 0;
 8003b2c:	4b69      	ldr	r3, [pc, #420]	; (8003cd4 <LCD9488_GUI_Draw_Char+0x1fc>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	601a      	str	r2, [r3, #0]
         char_y = char_y + LCD9488_CurrentFont_PixVert;
 8003b32:	4b6a      	ldr	r3, [pc, #424]	; (8003cdc <LCD9488_GUI_Draw_Char+0x204>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	4b69      	ldr	r3, [pc, #420]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	4a68      	ldr	r2, [pc, #416]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003b40:	6013      	str	r3, [r2, #0]
         if (char_y >= (LCD9488_DEV.Height - LCD9488_CurrentFont_PixVert) )
 8003b42:	4b65      	ldr	r3, [pc, #404]	; (8003cd8 <LCD9488_GUI_Draw_Char+0x200>)
 8003b44:	885b      	ldrh	r3, [r3, #2]
 8003b46:	461a      	mov	r2, r3
 8003b48:	4b64      	ldr	r3, [pc, #400]	; (8003cdc <LCD9488_GUI_Draw_Char+0x204>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	4b63      	ldr	r3, [pc, #396]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d802      	bhi.n	8003b5e <LCD9488_GUI_Draw_Char+0x86>
         {
             char_y = 0;
 8003b58:	4b61      	ldr	r3, [pc, #388]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	601a      	str	r2, [r3, #0]
         }
     }

    CurCharBitmap = &LCD9488_CurrentFont[((c) * LCD9488_CurrentFont_Offset) + 6]; 		//     ( =  ; offset =      ; 6 =  6     -    )
 8003b5e:	4b61      	ldr	r3, [pc, #388]	; (8003ce4 <LCD9488_GUI_Draw_Char+0x20c>)
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	78fb      	ldrb	r3, [r7, #3]
 8003b64:	4960      	ldr	r1, [pc, #384]	; (8003ce8 <LCD9488_GUI_Draw_Char+0x210>)
 8003b66:	7809      	ldrb	r1, [r1, #0]
 8003b68:	fb01 f303 	mul.w	r3, r1, r3
 8003b6c:	3306      	adds	r3, #6
 8003b6e:	4413      	add	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]

    cur_width = CurCharBitmap[0];                          								//    -       -  
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	74fb      	strb	r3, [r7, #19]

    if (Overlying == DRAW_OVERLYING)													//    -           ()
 8003b78:	78bb      	ldrb	r3, [r7, #2]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d150      	bne.n	8003c20 <LCD9488_GUI_Draw_Char+0x148>
    {
        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8003b7e:	2300      	movs	r3, #0
 8003b80:	77fb      	strb	r3, [r7, #31]
 8003b82:	e03c      	b.n	8003bfe <LCD9488_GUI_Draw_Char+0x126>
        {
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 8003b84:	2300      	movs	r3, #0
 8003b86:	77bb      	strb	r3, [r7, #30]
 8003b88:	e031      	b.n	8003bee <LCD9488_GUI_Draw_Char+0x116>
           {
               z =  CurCharBitmap[LCD9488_CurrentFont_BytesPerLine * cur_x + ((cur_y & 0xF8) >> 3) + 1];
 8003b8a:	4b58      	ldr	r3, [pc, #352]	; (8003cec <LCD9488_GUI_Draw_Char+0x214>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	7fbb      	ldrb	r3, [r7, #30]
 8003b92:	fb03 f302 	mul.w	r3, r3, r2
 8003b96:	7ffa      	ldrb	r2, [r7, #31]
 8003b98:	08d2      	lsrs	r2, r2, #3
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	74bb      	strb	r3, [r7, #18]

               b = 1 << (cur_y & 0x07);
 8003ba8:	7ffb      	ldrb	r3, [r7, #31]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	2201      	movs	r2, #1
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	60fb      	str	r3, [r7, #12]

               if (( z & b ) == 0x00) 													// ,      
 8003bb6:	7cba      	ldrb	r2, [r7, #18]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d013      	beq.n	8003be8 <LCD9488_GUI_Draw_Char+0x110>
               {

               }
               else																		//   
               {
            	   LCD9488_Point_Color = fc;											//   
 8003bc0:	4a4b      	ldr	r2, [pc, #300]	; (8003cf0 <LCD9488_GUI_Draw_Char+0x218>)
 8003bc2:	88fb      	ldrh	r3, [r7, #6]
 8003bc4:	8013      	strh	r3, [r2, #0]
            	   LCD9488_GUI_Draw_Point(char_x + cur_x, char_y + cur_y);				//    
 8003bc6:	7fbb      	ldrb	r3, [r7, #30]
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	4b42      	ldr	r3, [pc, #264]	; (8003cd4 <LCD9488_GUI_Draw_Char+0x1fc>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	4413      	add	r3, r2
 8003bd2:	b298      	uxth	r0, r3
 8003bd4:	7ffb      	ldrb	r3, [r7, #31]
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	4b41      	ldr	r3, [pc, #260]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	4413      	add	r3, r2
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	4619      	mov	r1, r3
 8003be4:	f7ff fdbc 	bl	8003760 <LCD9488_GUI_Draw_Point>
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 8003be8:	7fbb      	ldrb	r3, [r7, #30]
 8003bea:	3301      	adds	r3, #1
 8003bec:	77bb      	strb	r3, [r7, #30]
 8003bee:	4b38      	ldr	r3, [pc, #224]	; (8003cd0 <LCD9488_GUI_Draw_Char+0x1f8>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	7fba      	ldrb	r2, [r7, #30]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d3c8      	bcc.n	8003b8a <LCD9488_GUI_Draw_Char+0xb2>
        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8003bf8:	7ffb      	ldrb	r3, [r7, #31]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	77fb      	strb	r3, [r7, #31]
 8003bfe:	4b37      	ldr	r3, [pc, #220]	; (8003cdc <LCD9488_GUI_Draw_Char+0x204>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	7ffa      	ldrb	r2, [r7, #31]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d3bd      	bcc.n	8003b84 <LCD9488_GUI_Draw_Char+0xac>
               }


           }
       }
       LCD9488_GUI_SetWindows(0,0,LCD9488_DEV.Width-1,LCD9488_DEV.Height-1);
 8003c08:	4b33      	ldr	r3, [pc, #204]	; (8003cd8 <LCD9488_GUI_Draw_Char+0x200>)
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	4b31      	ldr	r3, [pc, #196]	; (8003cd8 <LCD9488_GUI_Draw_Char+0x200>)
 8003c12:	885b      	ldrh	r3, [r3, #2]
 8003c14:	3b01      	subs	r3, #1
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2100      	movs	r1, #0
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	f7ff fe40 	bl	80038a0 <LCD9488_GUI_SetWindows>

    }
    if (Overlying == DRAW_NO_OVERLYING)													//     -    fc   bc
 8003c20:	78bb      	ldrb	r3, [r7, #2]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f040 80d1 	bne.w	8003dca <LCD9488_GUI_Draw_Char+0x2f2>
    {
    	uint8_t red, green, blue;														//   

        LCD9488_GUI_SetWindows(char_x, char_y, char_x + LCD9488_CurrentFont_PixHoriz - 1, char_y + LCD9488_CurrentFont_PixVert);
 8003c28:	4b2a      	ldr	r3, [pc, #168]	; (8003cd4 <LCD9488_GUI_Draw_Char+0x1fc>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	b298      	uxth	r0, r3
 8003c2e:	4b2c      	ldr	r3, [pc, #176]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	b299      	uxth	r1, r3
 8003c34:	4b26      	ldr	r3, [pc, #152]	; (8003cd0 <LCD9488_GUI_Draw_Char+0x1f8>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	4b26      	ldr	r3, [pc, #152]	; (8003cd4 <LCD9488_GUI_Draw_Char+0x1fc>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	4413      	add	r3, r2
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29c      	uxth	r4, r3
 8003c48:	4b24      	ldr	r3, [pc, #144]	; (8003cdc <LCD9488_GUI_Draw_Char+0x204>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	4b24      	ldr	r3, [pc, #144]	; (8003ce0 <LCD9488_GUI_Draw_Char+0x208>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	4413      	add	r3, r2
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	4622      	mov	r2, r4
 8003c5a:	f7ff fe21 	bl	80038a0 <LCD9488_GUI_SetWindows>

        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8003c5e:	2300      	movs	r3, #0
 8003c60:	76bb      	strb	r3, [r7, #26]
 8003c62:	e0a0      	b.n	8003da6 <LCD9488_GUI_Draw_Char+0x2ce>
        {
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 8003c64:	2300      	movs	r3, #0
 8003c66:	767b      	strb	r3, [r7, #25]
 8003c68:	e094      	b.n	8003d94 <LCD9488_GUI_Draw_Char+0x2bc>
           {
               z =  CurCharBitmap[LCD9488_CurrentFont_BytesPerLine * cur_x + ((cur_y & 0xF8) >> 3)+1];
 8003c6a:	4b20      	ldr	r3, [pc, #128]	; (8003cec <LCD9488_GUI_Draw_Char+0x214>)
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	461a      	mov	r2, r3
 8003c70:	7e7b      	ldrb	r3, [r7, #25]
 8003c72:	fb03 f302 	mul.w	r3, r3, r2
 8003c76:	7eba      	ldrb	r2, [r7, #26]
 8003c78:	08d2      	lsrs	r2, r2, #3
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	4413      	add	r3, r2
 8003c7e:	3301      	adds	r3, #1
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	4413      	add	r3, r2
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	74bb      	strb	r3, [r7, #18]
               b = 1 << (cur_y & 0x07);
 8003c88:	7ebb      	ldrb	r3, [r7, #26]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	2201      	movs	r2, #1
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	60fb      	str	r3, [r7, #12]

               if (( z & b ) == 0x00) 													// ,      
 8003c96:	7cba      	ldrb	r2, [r7, #18]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d129      	bne.n	8003cf4 <LCD9488_GUI_Draw_Char+0x21c>
               {
            	   red		= (bc>>8)&0xF8;
 8003ca0:	88bb      	ldrh	r3, [r7, #4]
 8003ca2:	0a1b      	lsrs	r3, r3, #8
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	f023 0307 	bic.w	r3, r3, #7
 8003cac:	777b      	strb	r3, [r7, #29]
            	   green 	= (bc>>3)&0xFC;
 8003cae:	88bb      	ldrh	r3, [r7, #4]
 8003cb0:	08db      	lsrs	r3, r3, #3
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	f023 0303 	bic.w	r3, r3, #3
 8003cba:	773b      	strb	r3, [r7, #28]
            	   blue	= bc<<3;
 8003cbc:	88bb      	ldrh	r3, [r7, #4]
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	76fb      	strb	r3, [r7, #27]
 8003cc4:	e028      	b.n	8003d18 <LCD9488_GUI_Draw_Char+0x240>
 8003cc6:	bf00      	nop
 8003cc8:	20003a06 	.word	0x20003a06
 8003ccc:	200039f8 	.word	0x200039f8
 8003cd0:	20003a01 	.word	0x20003a01
 8003cd4:	200039fc 	.word	0x200039fc
 8003cd8:	20003f80 	.word	0x20003f80
 8003cdc:	20003a00 	.word	0x20003a00
 8003ce0:	20003a08 	.word	0x20003a08
 8003ce4:	200039f4 	.word	0x200039f4
 8003ce8:	20003a02 	.word	0x20003a02
 8003cec:	20003a07 	.word	0x20003a07
 8003cf0:	20000330 	.word	0x20000330
               }
               else																		//   
               {
                  	red		= (fc>>8)&0xF8;
 8003cf4:	88fb      	ldrh	r3, [r7, #6]
 8003cf6:	0a1b      	lsrs	r3, r3, #8
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	f023 0307 	bic.w	r3, r3, #7
 8003d00:	777b      	strb	r3, [r7, #29]
                  	green 	= (fc>>3)&0xFC;
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	08db      	lsrs	r3, r3, #3
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	f023 0303 	bic.w	r3, r3, #3
 8003d0e:	773b      	strb	r3, [r7, #28]
                  	blue	= fc<<3;
 8003d10:	88fb      	ldrh	r3, [r7, #6]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	76fb      	strb	r3, [r7, #27]
               }
               //        
               LCD9488_CS_CLR;
 8003d18:	2200      	movs	r2, #0
 8003d1a:	2104      	movs	r1, #4
 8003d1c:	4838      	ldr	r0, [pc, #224]	; (8003e00 <LCD9488_GUI_Draw_Char+0x328>)
 8003d1e:	f001 fbae 	bl	800547e <HAL_GPIO_WritePin>
               LCD9488_RS_SET;
 8003d22:	2201      	movs	r2, #1
 8003d24:	2101      	movs	r1, #1
 8003d26:	4836      	ldr	r0, [pc, #216]	; (8003e00 <LCD9488_GUI_Draw_Char+0x328>)
 8003d28:	f001 fba9 	bl	800547e <HAL_GPIO_WritePin>
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003d2c:	bf00      	nop
 8003d2e:	4b35      	ldr	r3, [pc, #212]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0f8      	beq.n	8003d2e <LCD9488_GUI_Draw_Char+0x256>
               	   LCD_SPI.Instance->DR = red;
 8003d3c:	4b31      	ldr	r3, [pc, #196]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	7f7a      	ldrb	r2, [r7, #29]
 8003d42:	60da      	str	r2, [r3, #12]
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003d44:	bf00      	nop
 8003d46:	4b2f      	ldr	r3, [pc, #188]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d0f8      	beq.n	8003d46 <LCD9488_GUI_Draw_Char+0x26e>
               	   LCD_SPI.Instance->DR = green;
 8003d54:	4b2b      	ldr	r3, [pc, #172]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	7f3a      	ldrb	r2, [r7, #28]
 8003d5a:	60da      	str	r2, [r3, #12]
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003d5c:	bf00      	nop
 8003d5e:	4b29      	ldr	r3, [pc, #164]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0f8      	beq.n	8003d5e <LCD9488_GUI_Draw_Char+0x286>
               	   LCD_SPI.Instance->DR = blue;
 8003d6c:	4b25      	ldr	r3, [pc, #148]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	7efa      	ldrb	r2, [r7, #27]
 8003d72:	60da      	str	r2, [r3, #12]
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003d74:	bf00      	nop
 8003d76:	4b23      	ldr	r3, [pc, #140]	; (8003e04 <LCD9488_GUI_Draw_Char+0x32c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0f8      	beq.n	8003d76 <LCD9488_GUI_Draw_Char+0x29e>

               LCD9488_CS_SET;
 8003d84:	2201      	movs	r2, #1
 8003d86:	2104      	movs	r1, #4
 8003d88:	481d      	ldr	r0, [pc, #116]	; (8003e00 <LCD9488_GUI_Draw_Char+0x328>)
 8003d8a:	f001 fb78 	bl	800547e <HAL_GPIO_WritePin>
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 8003d8e:	7e7b      	ldrb	r3, [r7, #25]
 8003d90:	3301      	adds	r3, #1
 8003d92:	767b      	strb	r3, [r7, #25]
 8003d94:	4b1c      	ldr	r3, [pc, #112]	; (8003e08 <LCD9488_GUI_Draw_Char+0x330>)
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	7e7a      	ldrb	r2, [r7, #25]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	f4ff af65 	bcc.w	8003c6a <LCD9488_GUI_Draw_Char+0x192>
        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8003da0:	7ebb      	ldrb	r3, [r7, #26]
 8003da2:	3301      	adds	r3, #1
 8003da4:	76bb      	strb	r3, [r7, #26]
 8003da6:	4b19      	ldr	r3, [pc, #100]	; (8003e0c <LCD9488_GUI_Draw_Char+0x334>)
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	7eba      	ldrb	r2, [r7, #26]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	f4ff af59 	bcc.w	8003c64 <LCD9488_GUI_Draw_Char+0x18c>
           }
       }
       LCD9488_GUI_SetWindows(0,0,LCD9488_DEV.Width-1,LCD9488_DEV.Height-1);
 8003db2:	4b17      	ldr	r3, [pc, #92]	; (8003e10 <LCD9488_GUI_Draw_Char+0x338>)
 8003db4:	881b      	ldrh	r3, [r3, #0]
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	4b15      	ldr	r3, [pc, #84]	; (8003e10 <LCD9488_GUI_Draw_Char+0x338>)
 8003dbc:	885b      	ldrh	r3, [r3, #2]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	f7ff fd6b 	bl	80038a0 <LCD9488_GUI_SetWindows>
    }

    //   (char_x, char_y)    
    if ((cur_width + 2) < LCD9488_CurrentFont_PixHoriz)
 8003dca:	7cfb      	ldrb	r3, [r7, #19]
 8003dcc:	3302      	adds	r3, #2
 8003dce:	4a0e      	ldr	r2, [pc, #56]	; (8003e08 <LCD9488_GUI_Draw_Char+0x330>)
 8003dd0:	7812      	ldrb	r2, [r2, #0]
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	da07      	bge.n	8003de6 <LCD9488_GUI_Draw_Char+0x30e>
    {
        char_x = char_x + cur_width + 2;
 8003dd6:	7cfa      	ldrb	r2, [r7, #19]
 8003dd8:	4b0e      	ldr	r3, [pc, #56]	; (8003e14 <LCD9488_GUI_Draw_Char+0x33c>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4413      	add	r3, r2
 8003dde:	3302      	adds	r3, #2
 8003de0:	4a0c      	ldr	r2, [pc, #48]	; (8003e14 <LCD9488_GUI_Draw_Char+0x33c>)
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	e009      	b.n	8003dfa <LCD9488_GUI_Draw_Char+0x322>
    }
    else
    {
    	char_x = char_x + LCD9488_CurrentFont_PixHoriz;
 8003de6:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <LCD9488_GUI_Draw_Char+0x330>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b09      	ldr	r3, [pc, #36]	; (8003e14 <LCD9488_GUI_Draw_Char+0x33c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4413      	add	r3, r2
 8003df2:	4a08      	ldr	r2, [pc, #32]	; (8003e14 <LCD9488_GUI_Draw_Char+0x33c>)
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	e000      	b.n	8003dfa <LCD9488_GUI_Draw_Char+0x322>
    	return;  																		//    ,    
 8003df8:	bf00      	nop
    }
}
 8003dfa:	3724      	adds	r7, #36	; 0x24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd90      	pop	{r4, r7, pc}
 8003e00:	40020800 	.word	0x40020800
 8003e04:	20003bc8 	.word	0x20003bc8
 8003e08:	20003a01 	.word	0x20003a01
 8003e0c:	20003a00 	.word	0x20003a00
 8003e10:	20003f80 	.word	0x20003f80
 8003e14:	200039fc 	.word	0x200039fc

08003e18 <LCD9488_GUI_Draw_StringColor>:
        p++;
    }
}
//=======================================================================================
void LCD9488_GUI_Draw_StringColor(uint16_t x, uint16_t y, char* str, unsigned char* font, uint16_t fontcolor, uint16_t bgcolor, ADrawType Overlying)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60ba      	str	r2, [r7, #8]
 8003e20:	607b      	str	r3, [r7, #4]
 8003e22:	4603      	mov	r3, r0
 8003e24:	81fb      	strh	r3, [r7, #14]
 8003e26:	460b      	mov	r3, r1
 8003e28:	81bb      	strh	r3, [r7, #12]
	uint16_t x0 = x;
 8003e2a:	89fb      	ldrh	r3, [r7, #14]
 8003e2c:	82fb      	strh	r3, [r7, #22]

  	LCD9488_GUI_SetFont(font, fontcolor, bgcolor);
 8003e2e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e30:	8c3b      	ldrh	r3, [r7, #32]
 8003e32:	4619      	mov	r1, r3
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff fdf1 	bl	8003a1c <LCD9488_GUI_SetFont>
  	LCD9488_GUI_GotoXY(x, y);
 8003e3a:	89ba      	ldrh	r2, [r7, #12]
 8003e3c:	89fb      	ldrh	r3, [r7, #14]
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fe31 	bl	8003aa8 <LCD9488_GUI_GotoXY>
    while(*str != 0)
 8003e46:	e030      	b.n	8003eaa <LCD9488_GUI_Draw_StringColor+0x92>
    {
		if( x > (LCD9488_DEV.Width - LCD9488_CurrentFont_PixHoriz/2) || y > (LCD9488_DEV.Height - LCD9488_CurrentFont_PixVert) )
 8003e48:	89fa      	ldrh	r2, [r7, #14]
 8003e4a:	4b1c      	ldr	r3, [pc, #112]	; (8003ebc <LCD9488_GUI_Draw_StringColor+0xa4>)
 8003e4c:	881b      	ldrh	r3, [r3, #0]
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4b1b      	ldr	r3, [pc, #108]	; (8003ec0 <LCD9488_GUI_Draw_StringColor+0xa8>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	085b      	lsrs	r3, r3, #1
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	1acb      	subs	r3, r1, r3
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	dc2a      	bgt.n	8003eb4 <LCD9488_GUI_Draw_StringColor+0x9c>
 8003e5e:	89ba      	ldrh	r2, [r7, #12]
 8003e60:	4b16      	ldr	r3, [pc, #88]	; (8003ebc <LCD9488_GUI_Draw_StringColor+0xa4>)
 8003e62:	885b      	ldrh	r3, [r3, #2]
 8003e64:	4619      	mov	r1, r3
 8003e66:	4b17      	ldr	r3, [pc, #92]	; (8003ec4 <LCD9488_GUI_Draw_StringColor+0xac>)
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	1acb      	subs	r3, r1, r3
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	dc21      	bgt.n	8003eb4 <LCD9488_GUI_Draw_StringColor+0x9c>
			return;

		if(*str == 0x0D)															//  ,    
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	2b0d      	cmp	r3, #13
 8003e76:	d10b      	bne.n	8003e90 <LCD9488_GUI_Draw_StringColor+0x78>
        {
            y = y + LCD9488_CurrentFont_PixVert;
 8003e78:	4b12      	ldr	r3, [pc, #72]	; (8003ec4 <LCD9488_GUI_Draw_StringColor+0xac>)
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	89bb      	ldrh	r3, [r7, #12]
 8003e80:	4413      	add	r3, r2
 8003e82:	81bb      	strh	r3, [r7, #12]
			x = x0;
 8003e84:	8afb      	ldrh	r3, [r7, #22]
 8003e86:	81fb      	strh	r3, [r7, #14]
            str++;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	e009      	b.n	8003ea4 <LCD9488_GUI_Draw_StringColor+0x8c>
        }
        else
		{
        	LCD9488_GUI_Draw_Char(LCD9488_Point_Color,LCD9488_Back_Color,*str, Overlying);
 8003e90:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <LCD9488_GUI_Draw_StringColor+0xb0>)
 8003e92:	8818      	ldrh	r0, [r3, #0]
 8003e94:	4b0d      	ldr	r3, [pc, #52]	; (8003ecc <LCD9488_GUI_Draw_StringColor+0xb4>)
 8003e96:	8819      	ldrh	r1, [r3, #0]
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	781a      	ldrb	r2, [r3, #0]
 8003e9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003ea0:	f7ff fe1a 	bl	8003ad8 <LCD9488_GUI_Draw_Char>
		}
		str++;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	60bb      	str	r3, [r7, #8]
    while(*str != 0)
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1ca      	bne.n	8003e48 <LCD9488_GUI_Draw_StringColor+0x30>
 8003eb2:	e000      	b.n	8003eb6 <LCD9488_GUI_Draw_StringColor+0x9e>
			return;
 8003eb4:	bf00      	nop
    }
}
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	20003f80 	.word	0x20003f80
 8003ec0:	20003a01 	.word	0x20003a01
 8003ec4:	20003a00 	.word	0x20003a00
 8003ec8:	20000330 	.word	0x20000330
 8003ecc:	20000004 	.word	0x20000004

08003ed0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003ed0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003ed2:	e003      	b.n	8003edc <LoopCopyDataInit>

08003ed4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003ed4:	4b0b      	ldr	r3, [pc, #44]	; (8003f04 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003ed6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003ed8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003eda:	3104      	adds	r1, #4

08003edc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003edc:	480a      	ldr	r0, [pc, #40]	; (8003f08 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003ede:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003ee0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003ee2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003ee4:	d3f6      	bcc.n	8003ed4 <CopyDataInit>
  ldr r2, =_sbss
 8003ee6:	4a0a      	ldr	r2, [pc, #40]	; (8003f10 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003ee8:	e002      	b.n	8003ef0 <LoopFillZerobss>

08003eea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003eea:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003eec:	f842 3b04 	str.w	r3, [r2], #4

08003ef0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003ef0:	4b08      	ldr	r3, [pc, #32]	; (8003f14 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003ef2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003ef4:	d3f9      	bcc.n	8003eea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003ef6:	f7ff f9d1 	bl	800329c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003efa:	f00d fc93 	bl	8011824 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003efe:	f7fe fe2f 	bl	8002b60 <main>
  bx lr
 8003f02:	4770      	bx	lr
  ldr r3, =_sidata
 8003f04:	08019e20 	.word	0x08019e20
  ldr r0, =_sdata
 8003f08:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003f0c:	20000310 	.word	0x20000310
  ldr r2, =_sbss
 8003f10:	20000310 	.word	0x20000310
  ldr r3, = _ebss
 8003f14:	20004bcc 	.word	0x20004bcc

08003f18 <COMP_ACQ_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f18:	e7fe      	b.n	8003f18 <COMP_ACQ_IRQHandler>

08003f1a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b082      	sub	sp, #8
 8003f1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f24:	2003      	movs	r0, #3
 8003f26:	f000 fe81 	bl	8004c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	f7ff f866 	bl	8002ffc <HAL_InitTick>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d002      	beq.n	8003f3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	71fb      	strb	r3, [r7, #7]
 8003f3a:	e001      	b.n	8003f40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f3c:	f7ff f830 	bl	8002fa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f40:	79fb      	ldrb	r3, [r7, #7]
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
	...

08003f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f50:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <HAL_IncTick+0x1c>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <HAL_IncTick+0x20>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4413      	add	r3, r2
 8003f5a:	4a03      	ldr	r2, [pc, #12]	; (8003f68 <HAL_IncTick+0x1c>)
 8003f5c:	6013      	str	r3, [r2, #0]
}
 8003f5e:	bf00      	nop
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bc80      	pop	{r7}
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	20003f90 	.word	0x20003f90
 8003f6c:	2000000c 	.word	0x2000000c

08003f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f70:	b480      	push	{r7}
 8003f72:	af00      	add	r7, sp, #0
  return uwTick;
 8003f74:	4b02      	ldr	r3, [pc, #8]	; (8003f80 <HAL_GetTick+0x10>)
 8003f76:	681b      	ldr	r3, [r3, #0]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr
 8003f80:	20003f90 	.word	0x20003f90

08003f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f8c:	f7ff fff0 	bl	8003f70 <HAL_GetTick>
 8003f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9c:	d004      	beq.n	8003fa8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f9e:	4b09      	ldr	r3, [pc, #36]	; (8003fc4 <HAL_Delay+0x40>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fa8:	bf00      	nop
 8003faa:	f7ff ffe1 	bl	8003f70 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d8f7      	bhi.n	8003faa <HAL_Delay+0x26>
  {
  }
}
 8003fba:	bf00      	nop
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	2000000c 	.word	0x2000000c

08003fc8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08e      	sub	sp, #56	; 0x38
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e127      	b.n	8004238 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d115      	bne.n	8004022 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004004:	4b8e      	ldr	r3, [pc, #568]	; (8004240 <HAL_ADC_Init+0x278>)
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	4a8d      	ldr	r2, [pc, #564]	; (8004240 <HAL_ADC_Init+0x278>)
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	6213      	str	r3, [r2, #32]
 8004010:	4b8b      	ldr	r3, [pc, #556]	; (8004240 <HAL_ADC_Init+0x278>)
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f7fc ff97 	bl	8000f50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b00      	cmp	r3, #0
 800402c:	f040 80ff 	bne.w	800422e <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004034:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004038:	f023 0302 	bic.w	r3, r3, #2
 800403c:	f043 0202 	orr.w	r2, r3, #2
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8004044:	4b7f      	ldr	r3, [pc, #508]	; (8004244 <HAL_ADC_Init+0x27c>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	497c      	ldr	r1, [pc, #496]	; (8004244 <HAL_ADC_Init+0x27c>)
 8004052:	4313      	orrs	r3, r2
 8004054:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800405e:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004066:	4619      	mov	r1, r3
 8004068:	f44f 7300 	mov.w	r3, #512	; 0x200
 800406c:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	fa93 f3a3 	rbit	r3, r3
 8004074:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	fab3 f383 	clz	r3, r3
 800407c:	b2db      	uxtb	r3, r3
 800407e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8004082:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004088:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004090:	4619      	mov	r1, r3
 8004092:	2302      	movs	r3, #2
 8004094:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004098:	fa93 f3a3 	rbit	r3, r3
 800409c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	fab3 f383 	clz	r3, r3
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80040aa:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80040ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040ae:	4313      	orrs	r3, r2
 80040b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b6:	2b10      	cmp	r3, #16
 80040b8:	d007      	beq.n	80040ca <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80040c2:	4313      	orrs	r3, r2
 80040c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040c6:	4313      	orrs	r3, r2
 80040c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d4:	2b40      	cmp	r3, #64	; 0x40
 80040d6:	d04f      	beq.n	8004178 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040de:	4313      	orrs	r3, r2
 80040e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80040ea:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6912      	ldr	r2, [r2, #16]
 80040f0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80040f4:	d003      	beq.n	80040fe <HAL_ADC_Init+0x136>
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6912      	ldr	r2, [r2, #16]
 80040fa:	2a01      	cmp	r2, #1
 80040fc:	d102      	bne.n	8004104 <HAL_ADC_Init+0x13c>
 80040fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004102:	e000      	b.n	8004106 <HAL_ADC_Init+0x13e>
 8004104:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8004106:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8004108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800410a:	4313      	orrs	r3, r2
 800410c:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004114:	2b01      	cmp	r3, #1
 8004116:	d125      	bne.n	8004164 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800411e:	2b00      	cmp	r3, #0
 8004120:	d114      	bne.n	800414c <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	3b01      	subs	r3, #1
 8004128:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800412c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	fa92 f2a2 	rbit	r2, r2
 8004134:	617a      	str	r2, [r7, #20]
  return result;
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	fab2 f282 	clz	r2, r2
 800413c:	b2d2      	uxtb	r2, r2
 800413e:	4093      	lsls	r3, r2
 8004140:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004146:	4313      	orrs	r3, r2
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
 800414a:	e00b      	b.n	8004164 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004150:	f043 0220 	orr.w	r2, r3, #32
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800415c:	f043 0201 	orr.w	r2, r3, #1
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	4b37      	ldr	r3, [pc, #220]	; (8004248 <HAL_ADC_Init+0x280>)
 800416c:	4013      	ands	r3, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6812      	ldr	r2, [r2, #0]
 8004172:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004174:	430b      	orrs	r3, r1
 8004176:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	4b33      	ldr	r3, [pc, #204]	; (800424c <HAL_ADC_Init+0x284>)
 8004180:	4013      	ands	r3, r2
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6812      	ldr	r2, [r2, #0]
 8004186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004188:	430b      	orrs	r3, r1
 800418a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004194:	d003      	beq.n	800419e <HAL_ADC_Init+0x1d6>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d119      	bne.n	80041d2 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a4:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ac:	3b01      	subs	r3, #1
 80041ae:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80041b2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	fa92 f2a2 	rbit	r2, r2
 80041ba:	60fa      	str	r2, [r7, #12]
  return result;
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	fab2 f282 	clz	r2, r2
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	fa03 f202 	lsl.w	r2, r3, r2
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	631a      	str	r2, [r3, #48]	; 0x30
 80041d0:	e007      	b.n	80041e2 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 80041e0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	4b19      	ldr	r3, [pc, #100]	; (8004250 <HAL_ADC_Init+0x288>)
 80041ea:	4013      	ands	r3, r2
 80041ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d10b      	bne.n	800420a <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041fc:	f023 0303 	bic.w	r3, r3, #3
 8004200:	f043 0201 	orr.w	r2, r3, #1
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	64da      	str	r2, [r3, #76]	; 0x4c
 8004208:	e014      	b.n	8004234 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800420e:	f023 0312 	bic.w	r3, r3, #18
 8004212:	f043 0210 	orr.w	r2, r3, #16
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421e:	f043 0201 	orr.w	r2, r3, #1
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800422c:	e002      	b.n	8004234 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004234:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8004238:	4618      	mov	r0, r3
 800423a:	3738      	adds	r7, #56	; 0x38
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40023800 	.word	0x40023800
 8004244:	40012700 	.word	0x40012700
 8004248:	fcfc16ff 	.word	0xfcfc16ff
 800424c:	c0fff189 	.word	0xc0fff189
 8004250:	bf80fffe 	.word	0xbf80fffe

08004254 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8004266:	2b01      	cmp	r3, #1
 8004268:	d101      	bne.n	800426e <HAL_ADC_Start+0x1a>
 800426a:	2302      	movs	r3, #2
 800426c:	e04e      	b.n	800430c <HAL_ADC_Start+0xb8>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 fb94 	bl	80049a4 <ADC_Enable>
 800427c:	4603      	mov	r3, r0
 800427e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004280:	7bfb      	ldrb	r3, [r7, #15]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d141      	bne.n	800430a <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800428a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800428e:	f023 0301 	bic.w	r3, r3, #1
 8004292:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042c4:	d106      	bne.n	80042d4 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ca:	f023 0206 	bic.w	r2, r3, #6
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	651a      	str	r2, [r3, #80]	; 0x50
 80042d2:	e002      	b.n	80042da <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80042ea:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d107      	bne.n	800430a <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004308:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 800430a:	7bfb      	ldrb	r3, [r7, #15]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800431c:	2300      	movs	r3, #0
 800431e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8004326:	2b01      	cmp	r3, #1
 8004328:	d101      	bne.n	800432e <HAL_ADC_Stop+0x1a>
 800432a:	2302      	movs	r3, #2
 800432c:	e01a      	b.n	8004364 <HAL_ADC_Stop+0x50>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fb8a 	bl	8004a50 <ADC_ConversionStop_Disable>
 800433c:	4603      	mov	r3, r0
 800433e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004340:	7bfb      	ldrb	r3, [r7, #15]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d109      	bne.n	800435a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800434a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800434e:	f023 0301 	bic.w	r3, r3, #1
 8004352:	f043 0201 	orr.w	r2, r3, #1
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8004362:	7bfb      	ldrb	r3, [r7, #15]
}
 8004364:	4618      	mov	r0, r3
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004384:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004388:	d113      	bne.n	80043b2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004398:	d10b      	bne.n	80043b2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800439e:	f043 0220 	orr.w	r2, r3, #32
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e061      	b.n	8004476 <HAL_ADC_PollForConversion+0x10a>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80043b2:	f7ff fddd 	bl	8003f70 <HAL_GetTick>
 80043b6:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80043b8:	e01a      	b.n	80043f0 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c0:	d016      	beq.n	80043f0 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d007      	beq.n	80043d8 <HAL_ADC_PollForConversion+0x6c>
 80043c8:	f7ff fdd2 	bl	8003f70 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d20b      	bcs.n	80043f0 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043dc:	f043 0204 	orr.w	r2, r3, #4
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	64da      	str	r2, [r3, #76]	; 0x4c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
        
        return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e042      	b.n	8004476 <HAL_ADC_PollForConversion+0x10a>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0dd      	beq.n	80043ba <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d104      	bne.n	8004410 <HAL_ADC_PollForConversion+0xa4>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f06f 0212 	mvn.w	r2, #18
 800440e:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004414:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d124      	bne.n	8004474 <HAL_ADC_PollForConversion+0x108>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004430:	2b00      	cmp	r3, #0
 8004432:	d11f      	bne.n	8004474 <HAL_ADC_PollForConversion+0x108>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443a:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800443e:	2b00      	cmp	r3, #0
 8004440:	d006      	beq.n	8004450 <HAL_ADC_PollForConversion+0xe4>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800444c:	2b00      	cmp	r3, #0
 800444e:	d111      	bne.n	8004474 <HAL_ADC_PollForConversion+0x108>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004454:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004460:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d105      	bne.n	8004474 <HAL_ADC_PollForConversion+0x108>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800446c:	f043 0201 	orr.w	r2, r3, #1
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800447e:	b480      	push	{r7}
 8004480:	b083      	sub	sp, #12
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800448c:	4618      	mov	r0, r3
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	bc80      	pop	{r7}
 8004494:	4770      	bx	lr

08004496 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b082      	sub	sp, #8
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f003 0320 	and.w	r3, r3, #32
 80044a8:	2b20      	cmp	r3, #32
 80044aa:	d14e      	bne.n	800454a <HAL_ADC_IRQHandler+0xb4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d147      	bne.n	800454a <HAL_ADC_IRQHandler+0xb4>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d105      	bne.n	80044d2 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	64da      	str	r2, [r3, #76]	; 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d12c      	bne.n	800453a <HAL_ADC_IRQHandler+0xa4>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d127      	bne.n	800453a <HAL_ADC_IRQHandler+0xa4>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f0:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d006      	beq.n	8004506 <HAL_ADC_IRQHandler+0x70>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004502:	2b00      	cmp	r3, #0
 8004504:	d119      	bne.n	800453a <HAL_ADC_IRQHandler+0xa4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0220 	bic.w	r2, r2, #32
 8004514:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800451a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	64da      	str	r2, [r3, #76]	; 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d105      	bne.n	800453a <HAL_ADC_IRQHandler+0xa4>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004532:	f043 0201 	orr.w	r2, r3, #1
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f8ab 	bl	8004696 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0212 	mvn.w	r2, #18
 8004548:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004554:	2b80      	cmp	r3, #128	; 0x80
 8004556:	d15c      	bne.n	8004612 <HAL_ADC_IRQHandler+0x17c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b04      	cmp	r3, #4
 8004564:	d155      	bne.n	8004612 <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	2b00      	cmp	r3, #0
 8004570:	d105      	bne.n	800457e <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004576:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d13a      	bne.n	8004602 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004596:	2b00      	cmp	r3, #0
 8004598:	d006      	beq.n	80045a8 <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d12c      	bne.n	8004602 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d125      	bne.n	8004602 <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d11e      	bne.n	8004602 <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d119      	bne.n	8004602 <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045dc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	64da      	str	r2, [r3, #76]	; 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d105      	bne.n	8004602 <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fa:	f043 0201 	orr.w	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fa5e 	bl	8004ac4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 020c 	mvn.w	r2, #12
 8004610:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461c:	2b40      	cmp	r3, #64	; 0x40
 800461e:	d114      	bne.n	800464a <HAL_ADC_IRQHandler+0x1b4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b01      	cmp	r3, #1
 800462c:	d10d      	bne.n	800464a <HAL_ADC_IRQHandler+0x1b4>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004632:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	64da      	str	r2, [r3, #76]	; 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f834 	bl	80046a8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f06f 0201 	mvn.w	r2, #1
 8004648:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004654:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004658:	d119      	bne.n	800468e <HAL_ADC_IRQHandler+0x1f8>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0320 	and.w	r3, r3, #32
 8004664:	2b20      	cmp	r3, #32
 8004666:	d112      	bne.n	800468e <HAL_ADC_IRQHandler+0x1f8>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800466c:	f043 0202 	orr.w	r2, r3, #2
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0220 	mvn.w	r2, #32
 800467c:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f81b 	bl	80046ba <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f06f 0220 	mvn.w	r2, #32
 800468c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800468e:	bf00      	nop
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr

080046a8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bc80      	pop	{r7}
 80046b8:	4770      	bx	lr

080046ba <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bc80      	pop	{r7}
 80046ca:	4770      	bx	lr

080046cc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80046da:	2300      	movs	r3, #0
 80046dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_ADC_ConfigChannel+0x20>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e14f      	b.n	800498c <HAL_ADC_ConfigChannel+0x2c0>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b06      	cmp	r3, #6
 80046fa:	d81c      	bhi.n	8004736 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	4613      	mov	r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	4413      	add	r3, r2
 800470c:	3b05      	subs	r3, #5
 800470e:	221f      	movs	r2, #31
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	43db      	mvns	r3, r3
 8004716:	4019      	ands	r1, r3
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	6818      	ldr	r0, [r3, #0]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4413      	add	r3, r2
 8004726:	3b05      	subs	r3, #5
 8004728:	fa00 f203 	lsl.w	r2, r0, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	641a      	str	r2, [r3, #64]	; 0x40
 8004734:	e07e      	b.n	8004834 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b0c      	cmp	r3, #12
 800473c:	d81c      	bhi.n	8004778 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
 8004748:	4613      	mov	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	4413      	add	r3, r2
 800474e:	3b23      	subs	r3, #35	; 0x23
 8004750:	221f      	movs	r2, #31
 8004752:	fa02 f303 	lsl.w	r3, r2, r3
 8004756:	43db      	mvns	r3, r3
 8004758:	4019      	ands	r1, r3
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6818      	ldr	r0, [r3, #0]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	3b23      	subs	r3, #35	; 0x23
 800476a:	fa00 f203 	lsl.w	r2, r0, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	63da      	str	r2, [r3, #60]	; 0x3c
 8004776:	e05d      	b.n	8004834 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b12      	cmp	r3, #18
 800477e:	d81c      	bhi.n	80047ba <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	4613      	mov	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	3b41      	subs	r3, #65	; 0x41
 8004792:	221f      	movs	r2, #31
 8004794:	fa02 f303 	lsl.w	r3, r2, r3
 8004798:	43db      	mvns	r3, r3
 800479a:	4019      	ands	r1, r3
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	3b41      	subs	r3, #65	; 0x41
 80047ac:	fa00 f203 	lsl.w	r2, r0, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	639a      	str	r2, [r3, #56]	; 0x38
 80047b8:	e03c      	b.n	8004834 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b18      	cmp	r3, #24
 80047c0:	d81c      	bhi.n	80047fc <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	3b5f      	subs	r3, #95	; 0x5f
 80047d4:	221f      	movs	r2, #31
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	43db      	mvns	r3, r3
 80047dc:	4019      	ands	r1, r3
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	6818      	ldr	r0, [r3, #0]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	3b5f      	subs	r3, #95	; 0x5f
 80047ee:	fa00 f203 	lsl.w	r2, r0, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	635a      	str	r2, [r3, #52]	; 0x34
 80047fa:	e01b      	b.n	8004834 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	4613      	mov	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4413      	add	r3, r2
 800480c:	3b7d      	subs	r3, #125	; 0x7d
 800480e:	221f      	movs	r2, #31
 8004810:	fa02 f303 	lsl.w	r3, r2, r3
 8004814:	43db      	mvns	r3, r3
 8004816:	4019      	ands	r1, r3
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	6818      	ldr	r0, [r3, #0]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	4613      	mov	r3, r2
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	4413      	add	r3, r2
 8004826:	3b7d      	subs	r3, #125	; 0x7d
 8004828:	fa00 f203 	lsl.w	r2, r0, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	430a      	orrs	r2, r1
 8004832:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2b09      	cmp	r3, #9
 800483a:	d81a      	bhi.n	8004872 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6959      	ldr	r1, [r3, #20]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	4613      	mov	r3, r2
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	4413      	add	r3, r2
 800484c:	2207      	movs	r2, #7
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43db      	mvns	r3, r3
 8004854:	4019      	ands	r1, r3
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	6898      	ldr	r0, [r3, #8]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4613      	mov	r3, r2
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	4413      	add	r3, r2
 8004864:	fa00 f203 	lsl.w	r2, r0, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	615a      	str	r2, [r3, #20]
 8004870:	e05d      	b.n	800492e <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b13      	cmp	r3, #19
 8004878:	d81c      	bhi.n	80048b4 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6919      	ldr	r1, [r3, #16]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	4613      	mov	r3, r2
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	4413      	add	r3, r2
 800488a:	3b1e      	subs	r3, #30
 800488c:	2207      	movs	r2, #7
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	43db      	mvns	r3, r3
 8004894:	4019      	ands	r1, r3
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6898      	ldr	r0, [r3, #8]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	4613      	mov	r3, r2
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	4413      	add	r3, r2
 80048a4:	3b1e      	subs	r3, #30
 80048a6:	fa00 f203 	lsl.w	r2, r0, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	611a      	str	r2, [r3, #16]
 80048b2:	e03c      	b.n	800492e <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b1d      	cmp	r3, #29
 80048ba:	d81c      	bhi.n	80048f6 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68d9      	ldr	r1, [r3, #12]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4613      	mov	r3, r2
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	4413      	add	r3, r2
 80048cc:	3b3c      	subs	r3, #60	; 0x3c
 80048ce:	2207      	movs	r2, #7
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	4019      	ands	r1, r3
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	6898      	ldr	r0, [r3, #8]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	4613      	mov	r3, r2
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	4413      	add	r3, r2
 80048e6:	3b3c      	subs	r3, #60	; 0x3c
 80048e8:	fa00 f203 	lsl.w	r2, r0, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	60da      	str	r2, [r3, #12]
 80048f4:	e01b      	b.n	800492e <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	4613      	mov	r3, r2
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	4413      	add	r3, r2
 8004906:	3b5a      	subs	r3, #90	; 0x5a
 8004908:	2207      	movs	r2, #7
 800490a:	fa02 f303 	lsl.w	r3, r2, r3
 800490e:	43db      	mvns	r3, r3
 8004910:	4019      	ands	r1, r3
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6898      	ldr	r0, [r3, #8]
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4613      	mov	r3, r2
 800491c:	005b      	lsls	r3, r3, #1
 800491e:	4413      	add	r3, r2
 8004920:	3b5a      	subs	r3, #90	; 0x5a
 8004922:	fa00 f203 	lsl.w	r2, r0, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b10      	cmp	r3, #16
 8004934:	d003      	beq.n	800493e <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800493a:	2b11      	cmp	r3, #17
 800493c:	d121      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 800493e:	4b16      	ldr	r3, [pc, #88]	; (8004998 <HAL_ADC_ConfigChannel+0x2cc>)
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d11b      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 800494a:	4b13      	ldr	r3, [pc, #76]	; (8004998 <HAL_ADC_ConfigChannel+0x2cc>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	4a12      	ldr	r2, [pc, #72]	; (8004998 <HAL_ADC_ConfigChannel+0x2cc>)
 8004950:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004954:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b10      	cmp	r3, #16
 800495c:	d111      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800495e:	4b0f      	ldr	r3, [pc, #60]	; (800499c <HAL_ADC_ConfigChannel+0x2d0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a0f      	ldr	r2, [pc, #60]	; (80049a0 <HAL_ADC_ConfigChannel+0x2d4>)
 8004964:	fba2 2303 	umull	r2, r3, r2, r3
 8004968:	0c9a      	lsrs	r2, r3, #18
 800496a:	4613      	mov	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	4413      	add	r3, r2
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8004974:	e002      	b.n	800497c <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	3b01      	subs	r3, #1
 800497a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1f9      	bne.n	8004976 <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800498a:	7bfb      	ldrb	r3, [r7, #15]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40012700 	.word	0x40012700
 800499c:	20000000 	.word	0x20000000
 80049a0:	431bde83 	.word	0x431bde83

080049a4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049be:	2b40      	cmp	r3, #64	; 0x40
 80049c0:	d03c      	beq.n	8004a3c <ADC_Enable+0x98>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0201 	orr.w	r2, r2, #1
 80049d0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80049d2:	4b1d      	ldr	r3, [pc, #116]	; (8004a48 <ADC_Enable+0xa4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1d      	ldr	r2, [pc, #116]	; (8004a4c <ADC_Enable+0xa8>)
 80049d8:	fba2 2303 	umull	r2, r3, r2, r3
 80049dc:	0c9a      	lsrs	r2, r3, #18
 80049de:	4613      	mov	r3, r2
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	4413      	add	r3, r2
 80049e4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80049e6:	e002      	b.n	80049ee <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1f9      	bne.n	80049e8 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 80049f4:	f7ff fabc 	bl	8003f70 <HAL_GetTick>
 80049f8:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80049fa:	e018      	b.n	8004a2e <ADC_Enable+0x8a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80049fc:	f7ff fab8 	bl	8003f70 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d911      	bls.n	8004a2e <ADC_Enable+0x8a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a0e:	f043 0210 	orr.w	r2, r3, #16
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	64da      	str	r2, [r3, #76]	; 0x4c
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a1a:	f043 0201 	orr.w	r2, r3, #1
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e007      	b.n	8004a3e <ADC_Enable+0x9a>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a38:	2b40      	cmp	r3, #64	; 0x40
 8004a3a:	d1df      	bne.n	80049fc <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	20000000 	.word	0x20000000
 8004a4c:	431bde83 	.word	0x431bde83

08004a50 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a66:	2b40      	cmp	r3, #64	; 0x40
 8004a68:	d127      	bne.n	8004aba <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0201 	bic.w	r2, r2, #1
 8004a78:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a7a:	f7ff fa79 	bl	8003f70 <HAL_GetTick>
 8004a7e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004a80:	e014      	b.n	8004aac <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8004a82:	f7ff fa75 	bl	8003f70 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d90d      	bls.n	8004aac <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a94:	f043 0210 	orr.w	r2, r3, #16
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	64da      	str	r2, [r3, #76]	; 0x4c
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa0:	f043 0201 	orr.w	r2, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	651a      	str	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e007      	b.n	8004abc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab6:	2b40      	cmp	r3, #64	; 0x40
 8004ab8:	d0e3      	beq.n	8004a82 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bc80      	pop	{r7}
 8004ad4:	4770      	bx	lr
	...

08004ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <__NVIC_SetPriorityGrouping+0x44>)
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004af4:	4013      	ands	r3, r2
 8004af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b0a:	4a04      	ldr	r2, [pc, #16]	; (8004b1c <__NVIC_SetPriorityGrouping+0x44>)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	60d3      	str	r3, [r2, #12]
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	e000ed00 	.word	0xe000ed00

08004b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b24:	4b04      	ldr	r3, [pc, #16]	; (8004b38 <__NVIC_GetPriorityGrouping+0x18>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	0a1b      	lsrs	r3, r3, #8
 8004b2a:	f003 0307 	and.w	r3, r3, #7
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bc80      	pop	{r7}
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	e000ed00 	.word	0xe000ed00

08004b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	db0b      	blt.n	8004b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b4e:	79fb      	ldrb	r3, [r7, #7]
 8004b50:	f003 021f 	and.w	r2, r3, #31
 8004b54:	4906      	ldr	r1, [pc, #24]	; (8004b70 <__NVIC_EnableIRQ+0x34>)
 8004b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b5a:	095b      	lsrs	r3, r3, #5
 8004b5c:	2001      	movs	r0, #1
 8004b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	e000e100 	.word	0xe000e100

08004b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	6039      	str	r1, [r7, #0]
 8004b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	db0a      	blt.n	8004b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	b2da      	uxtb	r2, r3
 8004b8c:	490c      	ldr	r1, [pc, #48]	; (8004bc0 <__NVIC_SetPriority+0x4c>)
 8004b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b92:	0112      	lsls	r2, r2, #4
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	440b      	add	r3, r1
 8004b98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b9c:	e00a      	b.n	8004bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	4908      	ldr	r1, [pc, #32]	; (8004bc4 <__NVIC_SetPriority+0x50>)
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	3b04      	subs	r3, #4
 8004bac:	0112      	lsls	r2, r2, #4
 8004bae:	b2d2      	uxtb	r2, r2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	761a      	strb	r2, [r3, #24]
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bc80      	pop	{r7}
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	e000e100 	.word	0xe000e100
 8004bc4:	e000ed00 	.word	0xe000ed00

08004bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b089      	sub	sp, #36	; 0x24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	f1c3 0307 	rsb	r3, r3, #7
 8004be2:	2b04      	cmp	r3, #4
 8004be4:	bf28      	it	cs
 8004be6:	2304      	movcs	r3, #4
 8004be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	3304      	adds	r3, #4
 8004bee:	2b06      	cmp	r3, #6
 8004bf0:	d902      	bls.n	8004bf8 <NVIC_EncodePriority+0x30>
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	3b03      	subs	r3, #3
 8004bf6:	e000      	b.n	8004bfa <NVIC_EncodePriority+0x32>
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43da      	mvns	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	401a      	ands	r2, r3
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c10:	f04f 31ff 	mov.w	r1, #4294967295
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1a:	43d9      	mvns	r1, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c20:	4313      	orrs	r3, r2
         );
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3724      	adds	r7, #36	; 0x24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bc80      	pop	{r7}
 8004c2a:	4770      	bx	lr

08004c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7ff ff4f 	bl	8004ad8 <__NVIC_SetPriorityGrouping>
}
 8004c3a:	bf00      	nop
 8004c3c:	3708      	adds	r7, #8
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b086      	sub	sp, #24
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	4603      	mov	r3, r0
 8004c4a:	60b9      	str	r1, [r7, #8]
 8004c4c:	607a      	str	r2, [r7, #4]
 8004c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004c50:	2300      	movs	r3, #0
 8004c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c54:	f7ff ff64 	bl	8004b20 <__NVIC_GetPriorityGrouping>
 8004c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	68b9      	ldr	r1, [r7, #8]
 8004c5e:	6978      	ldr	r0, [r7, #20]
 8004c60:	f7ff ffb2 	bl	8004bc8 <NVIC_EncodePriority>
 8004c64:	4602      	mov	r2, r0
 8004c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7ff ff81 	bl	8004b74 <__NVIC_SetPriority>
}
 8004c72:	bf00      	nop
 8004c74:	3718      	adds	r7, #24
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b082      	sub	sp, #8
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	4603      	mov	r3, r0
 8004c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7ff ff57 	bl	8004b3c <__NVIC_EnableIRQ>
}
 8004c8e:	bf00      	nop
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b082      	sub	sp, #8
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e014      	b.n	8004cd2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	791b      	ldrb	r3, [r3, #4]
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d105      	bne.n	8004cbe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7fc fc7b 	bl	80015b4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004cda:	b480      	push	{r7}
 8004cdc:	b083      	sub	sp, #12
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	795b      	ldrb	r3, [r3, #5]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_DAC_Start+0x16>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e03e      	b.n	8004d6e <HAL_DAC_Start+0x94>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2202      	movs	r2, #2
 8004cfa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	6819      	ldr	r1, [r3, #0]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	f003 0310 	and.w	r3, r3, #16
 8004d08:	2201      	movs	r2, #1
 8004d0a:	409a      	lsls	r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10f      	bne.n	8004d3a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004d24:	2b3c      	cmp	r3, #60	; 0x3c
 8004d26:	d11b      	bne.n	8004d60 <HAL_DAC_Start+0x86>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	605a      	str	r2, [r3, #4]
 8004d38:	e012      	b.n	8004d60 <HAL_DAC_Start+0x86>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << Channel))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004d44:	213c      	movs	r1, #60	; 0x3c
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d107      	bne.n	8004d60 <HAL_DAC_Start+0x86>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f042 0202 	orr.w	r2, r2, #2
 8004d5e:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bc80      	pop	{r7}
 8004d76:	4770      	bx	lr

08004d78 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b087      	sub	sp, #28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8004d86:	2300      	movs	r3, #0
 8004d88:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d105      	bne.n	8004da2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	3308      	adds	r3, #8
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	e004      	b.n	8004dac <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4413      	add	r3, r2
 8004da8:	3314      	adds	r3, #20
 8004daa:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	461a      	mov	r2, r3
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bc80      	pop	{r7}
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b087      	sub	sp, #28
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	795b      	ldrb	r3, [r3, #5]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d101      	bne.n	8004dd8 <HAL_DAC_ConfigChannel+0x18>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	e044      	b.n	8004e62 <HAL_DAC_ConfigChannel+0xa2>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2202      	movs	r2, #2
 8004de2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004dec:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	43db      	mvns	r3, r3
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6819      	ldr	r1, [r3, #0]
 8004e26:	22c0      	movs	r2, #192	; 0xc0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	43da      	mvns	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	400a      	ands	r2, r1
 8004e36:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6819      	ldr	r1, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f003 0310 	and.w	r3, r3, #16
 8004e44:	22c0      	movs	r2, #192	; 0xc0
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	43da      	mvns	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	400a      	ands	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2201      	movs	r2, #1
 8004e58:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	371c      	adds	r7, #28
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bc80      	pop	{r7}
 8004e6a:	4770      	bx	lr

08004e6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e059      	b.n	8004f32 <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	461a      	mov	r2, r3
 8004e84:	4b2d      	ldr	r3, [pc, #180]	; (8004f3c <HAL_DMA_Init+0xd0>)
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d80f      	bhi.n	8004eaa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4b2b      	ldr	r3, [pc, #172]	; (8004f40 <HAL_DMA_Init+0xd4>)
 8004e92:	4413      	add	r3, r2
 8004e94:	4a2b      	ldr	r2, [pc, #172]	; (8004f44 <HAL_DMA_Init+0xd8>)
 8004e96:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9a:	091b      	lsrs	r3, r3, #4
 8004e9c:	009a      	lsls	r2, r3, #2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a28      	ldr	r2, [pc, #160]	; (8004f48 <HAL_DMA_Init+0xdc>)
 8004ea6:	63da      	str	r2, [r3, #60]	; 0x3c
 8004ea8:	e00e      	b.n	8004ec8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	4b26      	ldr	r3, [pc, #152]	; (8004f4c <HAL_DMA_Init+0xe0>)
 8004eb2:	4413      	add	r3, r2
 8004eb4:	4a23      	ldr	r2, [pc, #140]	; (8004f44 <HAL_DMA_Init+0xd8>)
 8004eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eba:	091b      	lsrs	r3, r3, #4
 8004ebc:	009a      	lsls	r2, r3, #2
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a22      	ldr	r2, [pc, #136]	; (8004f50 <HAL_DMA_Init+0xe4>)
 8004ec6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3714      	adds	r7, #20
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr
 8004f3c:	40026407 	.word	0x40026407
 8004f40:	bffd9ff8 	.word	0xbffd9ff8
 8004f44:	cccccccd 	.word	0xcccccccd
 8004f48:	40026000 	.word	0x40026000
 8004f4c:	bffd9bf8 	.word	0xbffd9bf8
 8004f50:	40026400 	.word	0x40026400

08004f54 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d005      	beq.n	8004f78 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2204      	movs	r2, #4
 8004f70:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	73fb      	strb	r3, [r7, #15]
 8004f76:	e029      	b.n	8004fcc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 020e 	bic.w	r2, r2, #14
 8004f86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0201 	bic.w	r2, r2, #1
 8004f96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	f003 021c 	and.w	r2, r3, #28
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8004faa:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	4798      	blx	r3
    }
  }
  return status;
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b084      	sub	sp, #16
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	f003 031c 	and.w	r3, r3, #28
 8004ff6:	2204      	movs	r2, #4
 8004ff8:	409a      	lsls	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d026      	beq.n	8005050 <HAL_DMA_IRQHandler+0x7a>
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d021      	beq.n	8005050 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0320 	and.w	r3, r3, #32
 8005016:	2b00      	cmp	r3, #0
 8005018:	d107      	bne.n	800502a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 0204 	bic.w	r2, r2, #4
 8005028:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	f003 021c 	and.w	r2, r3, #28
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005036:	2104      	movs	r1, #4
 8005038:	fa01 f202 	lsl.w	r2, r1, r2
 800503c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005042:	2b00      	cmp	r3, #0
 8005044:	d071      	beq.n	800512a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800504e:	e06c      	b.n	800512a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005054:	f003 031c 	and.w	r3, r3, #28
 8005058:	2202      	movs	r2, #2
 800505a:	409a      	lsls	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4013      	ands	r3, r2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d02e      	beq.n	80050c2 <HAL_DMA_IRQHandler+0xec>
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d029      	beq.n	80050c2 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0320 	and.w	r3, r3, #32
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10b      	bne.n	8005094 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f022 020a 	bic.w	r2, r2, #10
 800508a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005098:	f003 021c 	and.w	r2, r3, #28
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a0:	2102      	movs	r1, #2
 80050a2:	fa01 f202 	lsl.w	r2, r1, r2
 80050a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d038      	beq.n	800512a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80050c0:	e033      	b.n	800512a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	f003 031c 	and.w	r3, r3, #28
 80050ca:	2208      	movs	r2, #8
 80050cc:	409a      	lsls	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	4013      	ands	r3, r2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d02a      	beq.n	800512c <HAL_DMA_IRQHandler+0x156>
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	f003 0308 	and.w	r3, r3, #8
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d025      	beq.n	800512c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 020e 	bic.w	r2, r2, #14
 80050ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f4:	f003 021c 	and.w	r2, r3, #28
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fc:	2101      	movs	r1, #1
 80050fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005102:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511e:	2b00      	cmp	r3, #0
 8005120:	d004      	beq.n	800512c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800512a:	bf00      	nop
 800512c:	bf00      	nop
}
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800513e:	2300      	movs	r3, #0
 8005140:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005142:	2300      	movs	r3, #0
 8005144:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8005146:	2300      	movs	r3, #0
 8005148:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800514a:	e160      	b.n	800540e <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	2101      	movs	r1, #1
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	fa01 f303 	lsl.w	r3, r1, r3
 8005158:	4013      	ands	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2b00      	cmp	r3, #0
 8005160:	f000 8152 	beq.w	8005408 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d00b      	beq.n	8005184 <HAL_GPIO_Init+0x50>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	2b02      	cmp	r3, #2
 8005172:	d007      	beq.n	8005184 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005178:	2b11      	cmp	r3, #17
 800517a:	d003      	beq.n	8005184 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2b12      	cmp	r3, #18
 8005182:	d130      	bne.n	80051e6 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	2203      	movs	r2, #3
 8005190:	fa02 f303 	lsl.w	r3, r2, r3
 8005194:	43db      	mvns	r3, r3
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	4013      	ands	r3, r2
 800519a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	68da      	ldr	r2, [r3, #12]
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80051ba:	2201      	movs	r2, #1
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	fa02 f303 	lsl.w	r3, r2, r3
 80051c2:	43db      	mvns	r3, r3
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4013      	ands	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	091b      	lsrs	r3, r3, #4
 80051d0:	f003 0201 	and.w	r2, r3, #1
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	fa02 f303 	lsl.w	r3, r2, r3
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	4313      	orrs	r3, r2
 80051de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	005b      	lsls	r3, r3, #1
 80051f0:	2203      	movs	r2, #3
 80051f2:	fa02 f303 	lsl.w	r3, r2, r3
 80051f6:	43db      	mvns	r3, r3
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	4013      	ands	r3, r2
 80051fc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	689a      	ldr	r2, [r3, #8]
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	fa02 f303 	lsl.w	r3, r2, r3
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	4313      	orrs	r3, r2
 800520e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d003      	beq.n	8005226 <HAL_GPIO_Init+0xf2>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2b12      	cmp	r3, #18
 8005224:	d123      	bne.n	800526e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	08da      	lsrs	r2, r3, #3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	3208      	adds	r2, #8
 800522e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005232:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	220f      	movs	r2, #15
 800523e:	fa02 f303 	lsl.w	r3, r2, r3
 8005242:	43db      	mvns	r3, r3
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	4013      	ands	r3, r2
 8005248:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	691a      	ldr	r2, [r3, #16]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f003 0307 	and.w	r3, r3, #7
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	fa02 f303 	lsl.w	r3, r2, r3
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	08da      	lsrs	r2, r3, #3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3208      	adds	r2, #8
 8005268:	6939      	ldr	r1, [r7, #16]
 800526a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	005b      	lsls	r3, r3, #1
 8005278:	2203      	movs	r2, #3
 800527a:	fa02 f303 	lsl.w	r3, r2, r3
 800527e:	43db      	mvns	r3, r3
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	4013      	ands	r3, r2
 8005284:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f003 0203 	and.w	r2, r3, #3
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	fa02 f303 	lsl.w	r3, r2, r3
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 80ac 	beq.w	8005408 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052b0:	4b5d      	ldr	r3, [pc, #372]	; (8005428 <HAL_GPIO_Init+0x2f4>)
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	4a5c      	ldr	r2, [pc, #368]	; (8005428 <HAL_GPIO_Init+0x2f4>)
 80052b6:	f043 0301 	orr.w	r3, r3, #1
 80052ba:	6213      	str	r3, [r2, #32]
 80052bc:	4b5a      	ldr	r3, [pc, #360]	; (8005428 <HAL_GPIO_Init+0x2f4>)
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80052c8:	4a58      	ldr	r2, [pc, #352]	; (800542c <HAL_GPIO_Init+0x2f8>)
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	089b      	lsrs	r3, r3, #2
 80052ce:	3302      	adds	r3, #2
 80052d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	220f      	movs	r2, #15
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	43db      	mvns	r3, r3
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4013      	ands	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a50      	ldr	r2, [pc, #320]	; (8005430 <HAL_GPIO_Init+0x2fc>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d025      	beq.n	8005340 <HAL_GPIO_Init+0x20c>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a4f      	ldr	r2, [pc, #316]	; (8005434 <HAL_GPIO_Init+0x300>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d01f      	beq.n	800533c <HAL_GPIO_Init+0x208>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a4e      	ldr	r2, [pc, #312]	; (8005438 <HAL_GPIO_Init+0x304>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d019      	beq.n	8005338 <HAL_GPIO_Init+0x204>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a4d      	ldr	r2, [pc, #308]	; (800543c <HAL_GPIO_Init+0x308>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d013      	beq.n	8005334 <HAL_GPIO_Init+0x200>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a4c      	ldr	r2, [pc, #304]	; (8005440 <HAL_GPIO_Init+0x30c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d00d      	beq.n	8005330 <HAL_GPIO_Init+0x1fc>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a4b      	ldr	r2, [pc, #300]	; (8005444 <HAL_GPIO_Init+0x310>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d007      	beq.n	800532c <HAL_GPIO_Init+0x1f8>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a4a      	ldr	r2, [pc, #296]	; (8005448 <HAL_GPIO_Init+0x314>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d101      	bne.n	8005328 <HAL_GPIO_Init+0x1f4>
 8005324:	2306      	movs	r3, #6
 8005326:	e00c      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 8005328:	2307      	movs	r3, #7
 800532a:	e00a      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 800532c:	2305      	movs	r3, #5
 800532e:	e008      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 8005330:	2304      	movs	r3, #4
 8005332:	e006      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 8005334:	2303      	movs	r3, #3
 8005336:	e004      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 8005338:	2302      	movs	r3, #2
 800533a:	e002      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 800533c:	2301      	movs	r3, #1
 800533e:	e000      	b.n	8005342 <HAL_GPIO_Init+0x20e>
 8005340:	2300      	movs	r3, #0
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	f002 0203 	and.w	r2, r2, #3
 8005348:	0092      	lsls	r2, r2, #2
 800534a:	4093      	lsls	r3, r2
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	4313      	orrs	r3, r2
 8005350:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005352:	4936      	ldr	r1, [pc, #216]	; (800542c <HAL_GPIO_Init+0x2f8>)
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	089b      	lsrs	r3, r3, #2
 8005358:	3302      	adds	r3, #2
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005360:	4b3a      	ldr	r3, [pc, #232]	; (800544c <HAL_GPIO_Init+0x318>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	43db      	mvns	r3, r3
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	4013      	ands	r3, r2
 800536e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	4313      	orrs	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005384:	4a31      	ldr	r2, [pc, #196]	; (800544c <HAL_GPIO_Init+0x318>)
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800538a:	4b30      	ldr	r3, [pc, #192]	; (800544c <HAL_GPIO_Init+0x318>)
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	43db      	mvns	r3, r3
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4013      	ands	r3, r2
 8005398:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80053ae:	4a27      	ldr	r2, [pc, #156]	; (800544c <HAL_GPIO_Init+0x318>)
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80053b4:	4b25      	ldr	r3, [pc, #148]	; (800544c <HAL_GPIO_Init+0x318>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	43db      	mvns	r3, r3
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4013      	ands	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d003      	beq.n	80053d8 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80053d8:	4a1c      	ldr	r2, [pc, #112]	; (800544c <HAL_GPIO_Init+0x318>)
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80053de:	4b1b      	ldr	r3, [pc, #108]	; (800544c <HAL_GPIO_Init+0x318>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	43db      	mvns	r3, r3
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	4013      	ands	r3, r2
 80053ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4313      	orrs	r3, r2
 8005400:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005402:	4a12      	ldr	r2, [pc, #72]	; (800544c <HAL_GPIO_Init+0x318>)
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	3301      	adds	r3, #1
 800540c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	fa22 f303 	lsr.w	r3, r2, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	f47f ae97 	bne.w	800514c <HAL_GPIO_Init+0x18>
  }
}
 800541e:	bf00      	nop
 8005420:	371c      	adds	r7, #28
 8005422:	46bd      	mov	sp, r7
 8005424:	bc80      	pop	{r7}
 8005426:	4770      	bx	lr
 8005428:	40023800 	.word	0x40023800
 800542c:	40010000 	.word	0x40010000
 8005430:	40020000 	.word	0x40020000
 8005434:	40020400 	.word	0x40020400
 8005438:	40020800 	.word	0x40020800
 800543c:	40020c00 	.word	0x40020c00
 8005440:	40021000 	.word	0x40021000
 8005444:	40021400 	.word	0x40021400
 8005448:	40021800 	.word	0x40021800
 800544c:	40010400 	.word	0x40010400

08005450 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	460b      	mov	r3, r1
 800545a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	887b      	ldrh	r3, [r7, #2]
 8005462:	4013      	ands	r3, r2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d002      	beq.n	800546e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005468:	2301      	movs	r3, #1
 800546a:	73fb      	strb	r3, [r7, #15]
 800546c:	e001      	b.n	8005472 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800546e:	2300      	movs	r3, #0
 8005470:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005472:	7bfb      	ldrb	r3, [r7, #15]
}
 8005474:	4618      	mov	r0, r3
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	bc80      	pop	{r7}
 800547c:	4770      	bx	lr

0800547e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
 8005486:	460b      	mov	r3, r1
 8005488:	807b      	strh	r3, [r7, #2]
 800548a:	4613      	mov	r3, r2
 800548c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800548e:	787b      	ldrb	r3, [r7, #1]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005494:	887a      	ldrh	r2, [r7, #2]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800549a:	e003      	b.n	80054a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800549c:	887b      	ldrh	r3, [r7, #2]
 800549e:	041a      	lsls	r2, r3, #16
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	619a      	str	r2, [r3, #24]
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr

080054ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b085      	sub	sp, #20
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
 80054b6:	460b      	mov	r3, r1
 80054b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80054c0:	887a      	ldrh	r2, [r7, #2]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4013      	ands	r3, r2
 80054c6:	041a      	lsls	r2, r3, #16
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	43d9      	mvns	r1, r3
 80054cc:	887b      	ldrh	r3, [r7, #2]
 80054ce:	400b      	ands	r3, r1
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	619a      	str	r2, [r3, #24]
}
 80054d6:	bf00      	nop
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	bc80      	pop	{r7}
 80054de:	4770      	bx	lr

080054e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e11f      	b.n	8005732 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d106      	bne.n	800550c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7fc fc64 	bl	8001dd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2224      	movs	r2, #36	; 0x24
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0201 	bic.w	r2, r2, #1
 8005522:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005532:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005542:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005544:	f002 f982 	bl	800784c <HAL_RCC_GetPCLK1Freq>
 8005548:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4a7b      	ldr	r2, [pc, #492]	; (800573c <HAL_I2C_Init+0x25c>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d807      	bhi.n	8005564 <HAL_I2C_Init+0x84>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	4a7a      	ldr	r2, [pc, #488]	; (8005740 <HAL_I2C_Init+0x260>)
 8005558:	4293      	cmp	r3, r2
 800555a:	bf94      	ite	ls
 800555c:	2301      	movls	r3, #1
 800555e:	2300      	movhi	r3, #0
 8005560:	b2db      	uxtb	r3, r3
 8005562:	e006      	b.n	8005572 <HAL_I2C_Init+0x92>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	4a77      	ldr	r2, [pc, #476]	; (8005744 <HAL_I2C_Init+0x264>)
 8005568:	4293      	cmp	r3, r2
 800556a:	bf94      	ite	ls
 800556c:	2301      	movls	r3, #1
 800556e:	2300      	movhi	r3, #0
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e0db      	b.n	8005732 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4a72      	ldr	r2, [pc, #456]	; (8005748 <HAL_I2C_Init+0x268>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	0c9b      	lsrs	r3, r3, #18
 8005584:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68ba      	ldr	r2, [r7, #8]
 8005596:	430a      	orrs	r2, r1
 8005598:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	4a64      	ldr	r2, [pc, #400]	; (800573c <HAL_I2C_Init+0x25c>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d802      	bhi.n	80055b4 <HAL_I2C_Init+0xd4>
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	3301      	adds	r3, #1
 80055b2:	e009      	b.n	80055c8 <HAL_I2C_Init+0xe8>
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80055ba:	fb02 f303 	mul.w	r3, r2, r3
 80055be:	4a63      	ldr	r2, [pc, #396]	; (800574c <HAL_I2C_Init+0x26c>)
 80055c0:	fba2 2303 	umull	r2, r3, r2, r3
 80055c4:	099b      	lsrs	r3, r3, #6
 80055c6:	3301      	adds	r3, #1
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	6812      	ldr	r2, [r2, #0]
 80055cc:	430b      	orrs	r3, r1
 80055ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80055da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	4956      	ldr	r1, [pc, #344]	; (800573c <HAL_I2C_Init+0x25c>)
 80055e4:	428b      	cmp	r3, r1
 80055e6:	d80d      	bhi.n	8005604 <HAL_I2C_Init+0x124>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	1e59      	subs	r1, r3, #1
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80055f6:	3301      	adds	r3, #1
 80055f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	bf38      	it	cc
 8005600:	2304      	movcc	r3, #4
 8005602:	e04f      	b.n	80056a4 <HAL_I2C_Init+0x1c4>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d111      	bne.n	8005630 <HAL_I2C_Init+0x150>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	1e58      	subs	r0, r3, #1
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6859      	ldr	r1, [r3, #4]
 8005614:	460b      	mov	r3, r1
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	440b      	add	r3, r1
 800561a:	fbb0 f3f3 	udiv	r3, r0, r3
 800561e:	3301      	adds	r3, #1
 8005620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005624:	2b00      	cmp	r3, #0
 8005626:	bf0c      	ite	eq
 8005628:	2301      	moveq	r3, #1
 800562a:	2300      	movne	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	e012      	b.n	8005656 <HAL_I2C_Init+0x176>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	1e58      	subs	r0, r3, #1
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6859      	ldr	r1, [r3, #4]
 8005638:	460b      	mov	r3, r1
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	440b      	add	r3, r1
 800563e:	0099      	lsls	r1, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	fbb0 f3f3 	udiv	r3, r0, r3
 8005646:	3301      	adds	r3, #1
 8005648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800564c:	2b00      	cmp	r3, #0
 800564e:	bf0c      	ite	eq
 8005650:	2301      	moveq	r3, #1
 8005652:	2300      	movne	r3, #0
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <HAL_I2C_Init+0x17e>
 800565a:	2301      	movs	r3, #1
 800565c:	e022      	b.n	80056a4 <HAL_I2C_Init+0x1c4>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10e      	bne.n	8005684 <HAL_I2C_Init+0x1a4>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	1e58      	subs	r0, r3, #1
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6859      	ldr	r1, [r3, #4]
 800566e:	460b      	mov	r3, r1
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	440b      	add	r3, r1
 8005674:	fbb0 f3f3 	udiv	r3, r0, r3
 8005678:	3301      	adds	r3, #1
 800567a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800567e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005682:	e00f      	b.n	80056a4 <HAL_I2C_Init+0x1c4>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	1e58      	subs	r0, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6859      	ldr	r1, [r3, #4]
 800568c:	460b      	mov	r3, r1
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	440b      	add	r3, r1
 8005692:	0099      	lsls	r1, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	fbb0 f3f3 	udiv	r3, r0, r3
 800569a:	3301      	adds	r3, #1
 800569c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056a4:	6879      	ldr	r1, [r7, #4]
 80056a6:	6809      	ldr	r1, [r1, #0]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	69da      	ldr	r2, [r3, #28]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	431a      	orrs	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80056d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6911      	ldr	r1, [r2, #16]
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	68d2      	ldr	r2, [r2, #12]
 80056de:	4311      	orrs	r1, r2
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	6812      	ldr	r2, [r2, #0]
 80056e4:	430b      	orrs	r3, r1
 80056e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	695a      	ldr	r2, [r3, #20]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	430a      	orrs	r2, r1
 8005702:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2220      	movs	r2, #32
 800571e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	000186a0 	.word	0x000186a0
 8005740:	001e847f 	.word	0x001e847f
 8005744:	003d08ff 	.word	0x003d08ff
 8005748:	431bde83 	.word	0x431bde83
 800574c:	10624dd3 	.word	0x10624dd3

08005750 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005752:	b08b      	sub	sp, #44	; 0x2c
 8005754:	af06      	add	r7, sp, #24
 8005756:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e0d0      	b.n	8005904 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d106      	bne.n	800577c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f00b fd9e 	bl	80112b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2203      	movs	r2, #3
 8005780:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4618      	mov	r0, r3
 800578a:	f004 fa2d 	bl	8009be8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800578e:	2300      	movs	r3, #0
 8005790:	73fb      	strb	r3, [r7, #15]
 8005792:	e04c      	b.n	800582e <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	1c5a      	adds	r2, r3, #1
 800579a:	4613      	mov	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	4413      	add	r3, r2
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	440b      	add	r3, r1
 80057a4:	3301      	adds	r3, #1
 80057a6:	2201      	movs	r2, #1
 80057a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	6879      	ldr	r1, [r7, #4]
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	4613      	mov	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	440b      	add	r3, r1
 80057ba:	7bfa      	ldrb	r2, [r7, #15]
 80057bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80057be:	7bfa      	ldrb	r2, [r7, #15]
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	b298      	uxth	r0, r3
 80057c4:	6879      	ldr	r1, [r7, #4]
 80057c6:	4613      	mov	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	440b      	add	r3, r1
 80057d0:	3336      	adds	r3, #54	; 0x36
 80057d2:	4602      	mov	r2, r0
 80057d4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
 80057d8:	6879      	ldr	r1, [r7, #4]
 80057da:	1c5a      	adds	r2, r3, #1
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	440b      	add	r3, r1
 80057e6:	3303      	adds	r3, #3
 80057e8:	2200      	movs	r2, #0
 80057ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80057ec:	7bfa      	ldrb	r2, [r7, #15]
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	4613      	mov	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	4413      	add	r3, r2
 80057f6:	00db      	lsls	r3, r3, #3
 80057f8:	440b      	add	r3, r1
 80057fa:	3338      	adds	r3, #56	; 0x38
 80057fc:	2200      	movs	r2, #0
 80057fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005800:	7bfa      	ldrb	r2, [r7, #15]
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	4613      	mov	r3, r2
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	4413      	add	r3, r2
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	440b      	add	r3, r1
 800580e:	333c      	adds	r3, #60	; 0x3c
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005814:	7bfa      	ldrb	r2, [r7, #15]
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	440b      	add	r3, r1
 8005822:	3340      	adds	r3, #64	; 0x40
 8005824:	2200      	movs	r2, #0
 8005826:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005828:	7bfb      	ldrb	r3, [r7, #15]
 800582a:	3301      	adds	r3, #1
 800582c:	73fb      	strb	r3, [r7, #15]
 800582e:	7bfa      	ldrb	r2, [r7, #15]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	429a      	cmp	r2, r3
 8005836:	d3ad      	bcc.n	8005794 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005838:	2300      	movs	r3, #0
 800583a:	73fb      	strb	r3, [r7, #15]
 800583c:	e044      	b.n	80058c8 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800583e:	7bfa      	ldrb	r2, [r7, #15]
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	4613      	mov	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4413      	add	r3, r2
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	440b      	add	r3, r1
 800584c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005850:	2200      	movs	r2, #0
 8005852:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005854:	7bfa      	ldrb	r2, [r7, #15]
 8005856:	6879      	ldr	r1, [r7, #4]
 8005858:	4613      	mov	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4413      	add	r3, r2
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	440b      	add	r3, r1
 8005862:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005866:	7bfa      	ldrb	r2, [r7, #15]
 8005868:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800586a:	7bfa      	ldrb	r2, [r7, #15]
 800586c:	6879      	ldr	r1, [r7, #4]
 800586e:	4613      	mov	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	4413      	add	r3, r2
 8005874:	00db      	lsls	r3, r3, #3
 8005876:	440b      	add	r3, r1
 8005878:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800587c:	2200      	movs	r2, #0
 800587e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005880:	7bfa      	ldrb	r2, [r7, #15]
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	440b      	add	r3, r1
 800588e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005892:	2200      	movs	r2, #0
 8005894:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005896:	7bfa      	ldrb	r2, [r7, #15]
 8005898:	6879      	ldr	r1, [r7, #4]
 800589a:	4613      	mov	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4413      	add	r3, r2
 80058a0:	00db      	lsls	r3, r3, #3
 80058a2:	440b      	add	r3, r1
 80058a4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80058ac:	7bfa      	ldrb	r2, [r7, #15]
 80058ae:	6879      	ldr	r1, [r7, #4]
 80058b0:	4613      	mov	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	4413      	add	r3, r2
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	440b      	add	r3, r1
 80058ba:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80058be:	2200      	movs	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058c2:	7bfb      	ldrb	r3, [r7, #15]
 80058c4:	3301      	adds	r3, #1
 80058c6:	73fb      	strb	r3, [r7, #15]
 80058c8:	7bfa      	ldrb	r2, [r7, #15]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d3b5      	bcc.n	800583e <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	603b      	str	r3, [r7, #0]
 80058d8:	687e      	ldr	r6, [r7, #4]
 80058da:	466d      	mov	r5, sp
 80058dc:	f106 0410 	add.w	r4, r6, #16
 80058e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	602b      	str	r3, [r5, #0]
 80058e8:	1d33      	adds	r3, r6, #4
 80058ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058ec:	6838      	ldr	r0, [r7, #0]
 80058ee:	f004 f995 	bl	8009c1c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800590c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_PCD_Start+0x16>
 800591e:	2302      	movs	r3, #2
 8005920:	e016      	b.n	8005950 <HAL_PCD_Start+0x44>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f004 f944 	bl	8009bbc <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005934:	2101      	movs	r1, #1
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f001 fa0e 	bl	8006d58 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4618      	mov	r0, r3
 8005942:	f006 f920 	bl	800bb86 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4618      	mov	r0, r3
 8005966:	f006 f918 	bl	800bb9a <USB_ReadInterrupts>
 800596a:	4603      	mov	r3, r0
 800596c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005974:	d102      	bne.n	800597c <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 fb0f 	bl	8005f9a <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f006 f90a 	bl	800bb9a <USB_ReadInterrupts>
 8005986:	4603      	mov	r3, r0
 8005988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800598c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005990:	d112      	bne.n	80059b8 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800599a:	b29a      	uxth	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059a4:	b292      	uxth	r2, r2
 80059a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f00b fcff 	bl	80113ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80059b0:	2100      	movs	r1, #0
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 f8c7 	bl	8005b46 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4618      	mov	r0, r3
 80059be:	f006 f8ec 	bl	800bb9a <USB_ReadInterrupts>
 80059c2:	4603      	mov	r3, r0
 80059c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059cc:	d10b      	bne.n	80059e6 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80059e0:	b292      	uxth	r2, r2
 80059e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4618      	mov	r0, r3
 80059ec:	f006 f8d5 	bl	800bb9a <USB_ReadInterrupts>
 80059f0:	4603      	mov	r3, r0
 80059f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059fa:	d10b      	bne.n	8005a14 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a0e:	b292      	uxth	r2, r2
 8005a10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f006 f8be 	bl	800bb9a <USB_ReadInterrupts>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a28:	d126      	bne.n	8005a78 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0204 	bic.w	r2, r2, #4
 8005a3c:	b292      	uxth	r2, r2
 8005a3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0208 	bic.w	r2, r2, #8
 8005a54:	b292      	uxth	r2, r2
 8005a56:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f00b fce0 	bl	8011420 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a72:	b292      	uxth	r2, r2
 8005a74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f006 f88c 	bl	800bb9a <USB_ReadInterrupts>
 8005a82:	4603      	mov	r3, r0
 8005a84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a8c:	d126      	bne.n	8005adc <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f042 0208 	orr.w	r2, r2, #8
 8005aa0:	b292      	uxth	r2, r2
 8005aa2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ab8:	b292      	uxth	r2, r2
 8005aba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f042 0204 	orr.w	r2, r2, #4
 8005ad0:	b292      	uxth	r2, r2
 8005ad2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f00b fc88 	bl	80113ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f006 f85a 	bl	800bb9a <USB_ReadInterrupts>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af0:	d10e      	bne.n	8005b10 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b04:	b292      	uxth	r2, r2
 8005b06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f00b fc41 	bl	8011392 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f006 f840 	bl	800bb9a <USB_ReadInterrupts>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b24:	d10b      	bne.n	8005b3e <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b38:	b292      	uxth	r2, r2
 8005b3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8005b3e:	bf00      	nop
 8005b40:	3708      	adds	r7, #8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b082      	sub	sp, #8
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
 8005b4e:	460b      	mov	r3, r1
 8005b50:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <HAL_PCD_SetAddress+0x1a>
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	e013      	b.n	8005b88 <HAL_PCD_SetAddress+0x42>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	78fa      	ldrb	r2, [r7, #3]
 8005b6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	78fa      	ldrb	r2, [r7, #3]
 8005b76:	4611      	mov	r1, r2
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f005 fff1 	bl	800bb60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3708      	adds	r7, #8
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	4608      	mov	r0, r1
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	70fb      	strb	r3, [r7, #3]
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	803b      	strh	r3, [r7, #0]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005baa:	2300      	movs	r3, #0
 8005bac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005bae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	da0e      	bge.n	8005bd4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bb6:	78fb      	ldrb	r3, [r7, #3]
 8005bb8:	f003 0307 	and.w	r3, r3, #7
 8005bbc:	1c5a      	adds	r2, r3, #1
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	4413      	add	r3, r2
 8005bca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	705a      	strb	r2, [r3, #1]
 8005bd2:	e00e      	b.n	8005bf2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bd4:	78fb      	ldrb	r3, [r7, #3]
 8005bd6:	f003 0207 	and.w	r2, r3, #7
 8005bda:	4613      	mov	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4413      	add	r3, r2
 8005be0:	00db      	lsls	r3, r3, #3
 8005be2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	4413      	add	r3, r2
 8005bea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005bf2:	78fb      	ldrb	r3, [r7, #3]
 8005bf4:	f003 0307 	and.w	r3, r3, #7
 8005bf8:	b2da      	uxtb	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005bfe:	883a      	ldrh	r2, [r7, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	78ba      	ldrb	r2, [r7, #2]
 8005c08:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	785b      	ldrb	r3, [r3, #1]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d004      	beq.n	8005c1c <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005c1c:	78bb      	ldrb	r3, [r7, #2]
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d102      	bne.n	8005c28 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d101      	bne.n	8005c36 <HAL_PCD_EP_Open+0xa6>
 8005c32:	2302      	movs	r3, #2
 8005c34:	e00e      	b.n	8005c54 <HAL_PCD_EP_Open+0xc4>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68f9      	ldr	r1, [r7, #12]
 8005c44:	4618      	mov	r0, r3
 8005c46:	f004 f809 	bl	8009c5c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8005c52:	7afb      	ldrb	r3, [r7, #11]
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3710      	adds	r7, #16
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	460b      	mov	r3, r1
 8005c66:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	da0e      	bge.n	8005c8e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c70:	78fb      	ldrb	r3, [r7, #3]
 8005c72:	f003 0307 	and.w	r3, r3, #7
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	4613      	mov	r3, r2
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	4413      	add	r3, r2
 8005c7e:	00db      	lsls	r3, r3, #3
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	4413      	add	r3, r2
 8005c84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	705a      	strb	r2, [r3, #1]
 8005c8c:	e00e      	b.n	8005cac <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c8e:	78fb      	ldrb	r3, [r7, #3]
 8005c90:	f003 0207 	and.w	r2, r3, #7
 8005c94:	4613      	mov	r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4413      	add	r3, r2
 8005c9a:	00db      	lsls	r3, r3, #3
 8005c9c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005cac:	78fb      	ldrb	r3, [r7, #3]
 8005cae:	f003 0307 	and.w	r3, r3, #7
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d101      	bne.n	8005cc6 <HAL_PCD_EP_Close+0x6a>
 8005cc2:	2302      	movs	r3, #2
 8005cc4:	e00e      	b.n	8005ce4 <HAL_PCD_EP_Close+0x88>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68f9      	ldr	r1, [r7, #12]
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f004 fb2b 	bl	800a330 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	607a      	str	r2, [r7, #4]
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cfc:	7afb      	ldrb	r3, [r7, #11]
 8005cfe:	f003 0207 	and.w	r2, r3, #7
 8005d02:	4613      	mov	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	00db      	lsls	r3, r3, #3
 8005d0a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4413      	add	r3, r2
 8005d12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2200      	movs	r2, #0
 8005d24:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d2c:	7afb      	ldrb	r3, [r7, #11]
 8005d2e:	f003 0307 	and.w	r3, r3, #7
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005d38:	7afb      	ldrb	r3, [r7, #11]
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d106      	bne.n	8005d50 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	6979      	ldr	r1, [r7, #20]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f004 fcdd 	bl	800a708 <USB_EPStartXfer>
 8005d4e:	e005      	b.n	8005d5c <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6979      	ldr	r1, [r7, #20]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f004 fcd6 	bl	800a708 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b083      	sub	sp, #12
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
 8005d6e:	460b      	mov	r3, r1
 8005d70:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005d72:	78fb      	ldrb	r3, [r7, #3]
 8005d74:	f003 0207 	and.w	r2, r3, #7
 8005d78:	6879      	ldr	r1, [r7, #4]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	00db      	lsls	r3, r3, #3
 8005d82:	440b      	add	r3, r1
 8005d84:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8005d88:	681b      	ldr	r3, [r3, #0]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bc80      	pop	{r7}
 8005d92:	4770      	bx	lr

08005d94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	607a      	str	r2, [r7, #4]
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	460b      	mov	r3, r1
 8005da2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005da4:	7afb      	ldrb	r3, [r7, #11]
 8005da6:	f003 0307 	and.w	r3, r3, #7
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	4613      	mov	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4413      	add	r3, r2
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	4413      	add	r3, r2
 8005db8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005de0:	7afb      	ldrb	r3, [r7, #11]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	b2da      	uxtb	r2, r3
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005dec:	7afb      	ldrb	r3, [r7, #11]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d106      	bne.n	8005e04 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6979      	ldr	r1, [r7, #20]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f004 fc83 	bl	800a708 <USB_EPStartXfer>
 8005e02:	e005      	b.n	8005e10 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6979      	ldr	r1, [r7, #20]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f004 fc7c 	bl	800a708 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b084      	sub	sp, #16
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	460b      	mov	r3, r1
 8005e24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005e26:	78fb      	ldrb	r3, [r7, #3]
 8005e28:	f003 0207 	and.w	r2, r3, #7
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d901      	bls.n	8005e38 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e04c      	b.n	8005ed2 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	da0e      	bge.n	8005e5e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e40:	78fb      	ldrb	r3, [r7, #3]
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	1c5a      	adds	r2, r3, #1
 8005e48:	4613      	mov	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	00db      	lsls	r3, r3, #3
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	4413      	add	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	705a      	strb	r2, [r3, #1]
 8005e5c:	e00c      	b.n	8005e78 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005e5e:	78fa      	ldrb	r2, [r7, #3]
 8005e60:	4613      	mov	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4413      	add	r3, r2
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	4413      	add	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e7e:	78fb      	ldrb	r3, [r7, #3]
 8005e80:	f003 0307 	and.w	r3, r3, #7
 8005e84:	b2da      	uxtb	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d101      	bne.n	8005e98 <HAL_PCD_EP_SetStall+0x7e>
 8005e94:	2302      	movs	r3, #2
 8005e96:	e01c      	b.n	8005ed2 <HAL_PCD_EP_SetStall+0xb8>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68f9      	ldr	r1, [r7, #12]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f005 fd5d 	bl	800b966 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005eac:	78fb      	ldrb	r3, [r7, #3]
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d108      	bne.n	8005ec8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	4610      	mov	r0, r2
 8005ec4:	f005 fe78 	bl	800bbb8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b084      	sub	sp, #16
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005ee6:	78fb      	ldrb	r3, [r7, #3]
 8005ee8:	f003 020f 	and.w	r2, r3, #15
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d901      	bls.n	8005ef8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e040      	b.n	8005f7a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005ef8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	da0e      	bge.n	8005f1e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f00:	78fb      	ldrb	r3, [r7, #3]
 8005f02:	f003 0307 	and.w	r3, r3, #7
 8005f06:	1c5a      	adds	r2, r3, #1
 8005f08:	4613      	mov	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	00db      	lsls	r3, r3, #3
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	4413      	add	r3, r2
 8005f14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	705a      	strb	r2, [r3, #1]
 8005f1c:	e00e      	b.n	8005f3c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f1e:	78fb      	ldrb	r3, [r7, #3]
 8005f20:	f003 0207 	and.w	r2, r3, #7
 8005f24:	4613      	mov	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	4413      	add	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f42:	78fb      	ldrb	r3, [r7, #3]
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	b2da      	uxtb	r2, r3
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_PCD_EP_ClrStall+0x82>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e00e      	b.n	8005f7a <HAL_PCD_EP_ClrStall+0xa0>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68f9      	ldr	r1, [r7, #12]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f005 fd4b 	bl	800ba06 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hpcd);
  UNUSED(ep_addr);

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bc80      	pop	{r7}
 8005f98:	4770      	bx	lr

08005f9a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b08e      	sub	sp, #56	; 0x38
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005fa2:	e2df      	b.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005fac:	85fb      	strh	r3, [r7, #46]	; 0x2e
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005fae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	f003 030f 	and.w	r3, r3, #15
 8005fb6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8005fba:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f040 8158 	bne.w	8006274 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005fc4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005fc6:	f003 0310 	and.w	r3, r3, #16
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d152      	bne.n	8006074 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	881b      	ldrh	r3, [r3, #0]
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fde:	81fb      	strh	r3, [r7, #14]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	89fb      	ldrh	r3, [r7, #14]
 8005fe6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	3328      	adds	r3, #40	; 0x28
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006000:	b29b      	uxth	r3, r3
 8006002:	461a      	mov	r2, r3
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	00db      	lsls	r3, r3, #3
 800600a:	4413      	add	r3, r2
 800600c:	3302      	adds	r3, #2
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	6812      	ldr	r2, [r2, #0]
 8006014:	4413      	add	r3, r2
 8006016:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006022:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006026:	695a      	ldr	r2, [r3, #20]
 8006028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	441a      	add	r2, r3
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006032:	2100      	movs	r1, #0
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f00b f992 	bl	801135e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 828e 	beq.w	8006564 <PCD_EP_ISR_Handler+0x5ca>
 8006048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	2b00      	cmp	r3, #0
 800604e:	f040 8289 	bne.w	8006564 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006058:	b2db      	uxtb	r3, r3
 800605a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800605e:	b2da      	uxtb	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	b292      	uxth	r2, r2
 8006066:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006072:	e277      	b.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	881b      	ldrh	r3, [r3, #0]
 8006082:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006084:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006086:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800608a:	2b00      	cmp	r3, #0
 800608c:	d034      	beq.n	80060f8 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006096:	b29b      	uxth	r3, r3
 8006098:	461a      	mov	r2, r3
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	00db      	lsls	r3, r3, #3
 80060a0:	4413      	add	r3, r2
 80060a2:	3306      	adds	r3, #6
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	6812      	ldr	r2, [r2, #0]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80060b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6818      	ldr	r0, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80060c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ca:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	f005 fdc2 	bl	800bc56 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	881b      	ldrh	r3, [r3, #0]
 80060d8:	b29a      	uxth	r2, r3
 80060da:	f640 738f 	movw	r3, #3983	; 0xf8f
 80060de:	4013      	ands	r3, r2
 80060e0:	823b      	strh	r3, [r7, #16]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	8a3a      	ldrh	r2, [r7, #16]
 80060e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80060ec:	b292      	uxth	r2, r2
 80060ee:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f00b f907 	bl	8011304 <HAL_PCD_SetupStageCallback>
 80060f6:	e235      	b.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80060f8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f280 8231 	bge.w	8006564 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	881b      	ldrh	r3, [r3, #0]
 8006108:	b29a      	uxth	r2, r3
 800610a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800610e:	4013      	ands	r3, r2
 8006110:	83bb      	strh	r3, [r7, #28]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	8bba      	ldrh	r2, [r7, #28]
 8006118:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800611c:	b292      	uxth	r2, r2
 800611e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006128:	b29b      	uxth	r3, r3
 800612a:	461a      	mov	r2, r3
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	00db      	lsls	r3, r3, #3
 8006132:	4413      	add	r3, r2
 8006134:	3306      	adds	r3, #6
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	6812      	ldr	r2, [r2, #0]
 800613c:	4413      	add	r3, r2
 800613e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006142:	881b      	ldrh	r3, [r3, #0]
 8006144:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d019      	beq.n	8006188 <PCD_EP_ISR_Handler+0x1ee>
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d015      	beq.n	8006188 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6818      	ldr	r0, [r3, #0]
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	6959      	ldr	r1, [r3, #20]
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800616c:	b29b      	uxth	r3, r3
 800616e:	f005 fd72 	bl	800bc56 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	695a      	ldr	r2, [r3, #20]
 8006176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006178:	69db      	ldr	r3, [r3, #28]
 800617a:	441a      	add	r2, r3
 800617c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006180:	2100      	movs	r1, #0
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f00b f8d0 	bl	8011328 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	61bb      	str	r3, [r7, #24]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006196:	b29b      	uxth	r3, r3
 8006198:	461a      	mov	r2, r3
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	4413      	add	r3, r2
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d112      	bne.n	80061d6 <PCD_EP_ISR_Handler+0x23c>
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	881b      	ldrh	r3, [r3, #0]
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	801a      	strh	r2, [r3, #0]
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	881b      	ldrh	r3, [r3, #0]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	801a      	strh	r2, [r3, #0]
 80061d4:	e02f      	b.n	8006236 <PCD_EP_ISR_Handler+0x29c>
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	2b3e      	cmp	r3, #62	; 0x3e
 80061dc:	d813      	bhi.n	8006206 <PCD_EP_ISR_Handler+0x26c>
 80061de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	085b      	lsrs	r3, r3, #1
 80061e4:	633b      	str	r3, [r7, #48]	; 0x30
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <PCD_EP_ISR_Handler+0x25e>
 80061f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f4:	3301      	adds	r3, #1
 80061f6:	633b      	str	r3, [r7, #48]	; 0x30
 80061f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	029b      	lsls	r3, r3, #10
 80061fe:	b29a      	uxth	r2, r3
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	801a      	strh	r2, [r3, #0]
 8006204:	e017      	b.n	8006236 <PCD_EP_ISR_Handler+0x29c>
 8006206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	095b      	lsrs	r3, r3, #5
 800620c:	633b      	str	r3, [r7, #48]	; 0x30
 800620e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	f003 031f 	and.w	r3, r3, #31
 8006216:	2b00      	cmp	r3, #0
 8006218:	d102      	bne.n	8006220 <PCD_EP_ISR_Handler+0x286>
 800621a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621c:	3b01      	subs	r3, #1
 800621e:	633b      	str	r3, [r7, #48]	; 0x30
 8006220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006222:	b29b      	uxth	r3, r3
 8006224:	029b      	lsls	r3, r3, #10
 8006226:	b29b      	uxth	r3, r3
 8006228:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800622c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006230:	b29a      	uxth	r2, r3
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	881b      	ldrh	r3, [r3, #0]
 800623c:	b29b      	uxth	r3, r3
 800623e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006246:	827b      	strh	r3, [r7, #18]
 8006248:	8a7b      	ldrh	r3, [r7, #18]
 800624a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800624e:	827b      	strh	r3, [r7, #18]
 8006250:	8a7b      	ldrh	r3, [r7, #18]
 8006252:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006256:	827b      	strh	r3, [r7, #18]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	8a7b      	ldrh	r3, [r7, #18]
 800625e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006262:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006266:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800626a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800626e:	b29b      	uxth	r3, r3
 8006270:	8013      	strh	r3, [r2, #0]
 8006272:	e177      	b.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	461a      	mov	r2, r3
 800627a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	4413      	add	r3, r2
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006286:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800628a:	2b00      	cmp	r3, #0
 800628c:	f280 80ea 	bge.w	8006464 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	4413      	add	r3, r2
 800629e:	881b      	ldrh	r3, [r3, #0]
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80062a6:	4013      	ands	r3, r2
 80062a8:	853b      	strh	r3, [r7, #40]	; 0x28
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	4413      	add	r3, r2
 80062b8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80062ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80062be:	b292      	uxth	r2, r2
 80062c0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80062c2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80062c6:	4613      	mov	r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	4413      	add	r3, r2
 80062cc:	00db      	lsls	r3, r3, #3
 80062ce:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	4413      	add	r3, r2
 80062d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80062d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062da:	7b1b      	ldrb	r3, [r3, #12]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d122      	bne.n	8006326 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	461a      	mov	r2, r3
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	4413      	add	r3, r2
 80062f4:	3306      	adds	r3, #6
 80062f6:	005b      	lsls	r3, r3, #1
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6812      	ldr	r2, [r2, #0]
 80062fc:	4413      	add	r3, r2
 80062fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006302:	881b      	ldrh	r3, [r3, #0]
 8006304:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006308:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 800630a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8087 	beq.w	8006420 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6818      	ldr	r0, [r3, #0]
 8006316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006318:	6959      	ldr	r1, [r3, #20]
 800631a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631c:	88da      	ldrh	r2, [r3, #6]
 800631e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006320:	f005 fc99 	bl	800bc56 <USB_ReadPMA>
 8006324:	e07c      	b.n	8006420 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006328:	78db      	ldrb	r3, [r3, #3]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d108      	bne.n	8006340 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800632e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006330:	461a      	mov	r2, r3
 8006332:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f923 	bl	8006580 <HAL_PCD_EP_DB_Receive>
 800633a:	4603      	mov	r3, r0
 800633c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800633e:	e06f      	b.n	8006420 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800635a:	847b      	strh	r3, [r7, #34]	; 0x22
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	461a      	mov	r2, r3
 8006362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	441a      	add	r2, r3
 800636a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800636c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006370:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006374:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006378:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800637c:	b29b      	uxth	r3, r3
 800637e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	461a      	mov	r2, r3
 8006386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	4413      	add	r3, r2
 800638e:	881b      	ldrh	r3, [r3, #0]
 8006390:	b29b      	uxth	r3, r3
 8006392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d021      	beq.n	80063de <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	461a      	mov	r2, r3
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	4413      	add	r3, r2
 80063ae:	3302      	adds	r3, #2
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	4413      	add	r3, r2
 80063b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063bc:	881b      	ldrh	r3, [r3, #0]
 80063be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063c2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80063c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d02a      	beq.n	8006420 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6818      	ldr	r0, [r3, #0]
 80063ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d0:	6959      	ldr	r1, [r3, #20]
 80063d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d4:	891a      	ldrh	r2, [r3, #8]
 80063d6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80063d8:	f005 fc3d 	bl	800bc56 <USB_ReadPMA>
 80063dc:	e020      	b.n	8006420 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	461a      	mov	r2, r3
 80063ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	00db      	lsls	r3, r3, #3
 80063f0:	4413      	add	r3, r2
 80063f2:	3306      	adds	r3, #6
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	6812      	ldr	r2, [r2, #0]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006400:	881b      	ldrh	r3, [r3, #0]
 8006402:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006406:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8006408:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800640a:	2b00      	cmp	r3, #0
 800640c:	d008      	beq.n	8006420 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6818      	ldr	r0, [r3, #0]
 8006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006414:	6959      	ldr	r1, [r3, #20]
 8006416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006418:	895a      	ldrh	r2, [r3, #10]
 800641a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800641c:	f005 fc1b 	bl	800bc56 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006422:	69da      	ldr	r2, [r3, #28]
 8006424:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006426:	441a      	add	r2, r3
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800642c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642e:	695a      	ldr	r2, [r3, #20]
 8006430:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006432:	441a      	add	r2, r3
 8006434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006436:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d004      	beq.n	800644a <PCD_EP_ISR_Handler+0x4b0>
 8006440:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	429a      	cmp	r2, r3
 8006448:	d206      	bcs.n	8006458 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	4619      	mov	r1, r3
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f00a ff69 	bl	8011328 <HAL_PCD_DataOutStageCallback>
 8006456:	e005      	b.n	8006464 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800645e:	4618      	mov	r0, r3
 8006460:	f004 f952 	bl	800a708 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006464:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800646a:	2b00      	cmp	r3, #0
 800646c:	d07a      	beq.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 800646e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006472:	1c5a      	adds	r2, r3, #1
 8006474:	4613      	mov	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4413      	add	r3, r2
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	4413      	add	r3, r2
 8006480:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	461a      	mov	r2, r3
 8006488:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	b29b      	uxth	r3, r3
 8006494:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800649c:	843b      	strh	r3, [r7, #32]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	461a      	mov	r2, r3
 80064a4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	441a      	add	r2, r3
 80064ac:	8c3b      	ldrh	r3, [r7, #32]
 80064ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80064ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064bc:	78db      	ldrb	r3, [r3, #3]
 80064be:	2b02      	cmp	r3, #2
 80064c0:	d108      	bne.n	80064d4 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d146      	bne.n	8006558 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80064ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80064cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d141      	bne.n	8006558 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064dc:	b29b      	uxth	r3, r3
 80064de:	461a      	mov	r2, r3
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	00db      	lsls	r3, r3, #3
 80064e6:	4413      	add	r3, r2
 80064e8:	3302      	adds	r3, #2
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6812      	ldr	r2, [r2, #0]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064fc:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	8bfb      	ldrh	r3, [r7, #30]
 8006504:	429a      	cmp	r2, r3
 8006506:	d906      	bls.n	8006516 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8006508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650a:	699a      	ldr	r2, [r3, #24]
 800650c:	8bfb      	ldrh	r3, [r7, #30]
 800650e:	1ad2      	subs	r2, r2, r3
 8006510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006512:	619a      	str	r2, [r3, #24]
 8006514:	e002      	b.n	800651c <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	2200      	movs	r2, #0
 800651a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800651c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d106      	bne.n	8006532 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	4619      	mov	r1, r3
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f00a ff17 	bl	801135e <HAL_PCD_DataInStageCallback>
 8006530:	e018      	b.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8006532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006534:	695a      	ldr	r2, [r3, #20]
 8006536:	8bfb      	ldrh	r3, [r7, #30]
 8006538:	441a      	add	r2, r3
 800653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653c:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800653e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006540:	69da      	ldr	r2, [r3, #28]
 8006542:	8bfb      	ldrh	r3, [r7, #30]
 8006544:	441a      	add	r2, r3
 8006546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006548:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006550:	4618      	mov	r0, r3
 8006552:	f004 f8d9 	bl	800a708 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8006556:	e005      	b.n	8006564 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006558:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800655a:	461a      	mov	r2, r3
 800655c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f91b 	bl	800679a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800656c:	b29b      	uxth	r3, r3
 800656e:	b21b      	sxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	f6ff ad17 	blt.w	8005fa4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	3738      	adds	r7, #56	; 0x38
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	4613      	mov	r3, r2
 800658c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800658e:	88fb      	ldrh	r3, [r7, #6]
 8006590:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d07e      	beq.n	8006696 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	461a      	mov	r2, r3
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	00db      	lsls	r3, r3, #3
 80065aa:	4413      	add	r3, r2
 80065ac:	3302      	adds	r3, #2
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	6812      	ldr	r2, [r2, #0]
 80065b4:	4413      	add	r3, r2
 80065b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065ba:	881b      	ldrh	r3, [r3, #0]
 80065bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065c0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	699a      	ldr	r2, [r3, #24]
 80065c6:	8b7b      	ldrh	r3, [r7, #26]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d306      	bcc.n	80065da <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	699a      	ldr	r2, [r3, #24]
 80065d0:	8b7b      	ldrh	r3, [r7, #26]
 80065d2:	1ad2      	subs	r2, r2, r3
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	619a      	str	r2, [r3, #24]
 80065d8:	e002      	b.n	80065e0 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2200      	movs	r2, #0
 80065de:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d123      	bne.n	8006630 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	881b      	ldrh	r3, [r3, #0]
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006602:	833b      	strh	r3, [r7, #24]
 8006604:	8b3b      	ldrh	r3, [r7, #24]
 8006606:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800660a:	833b      	strh	r3, [r7, #24]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	461a      	mov	r2, r3
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	441a      	add	r2, r3
 800661a:	8b3b      	ldrh	r3, [r7, #24]
 800661c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006620:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800662c:	b29b      	uxth	r3, r3
 800662e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006630:	88fb      	ldrh	r3, [r7, #6]
 8006632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	d01f      	beq.n	800667a <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	461a      	mov	r2, r3
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4413      	add	r3, r2
 8006648:	881b      	ldrh	r3, [r3, #0]
 800664a:	b29b      	uxth	r3, r3
 800664c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006650:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006654:	82fb      	strh	r3, [r7, #22]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	441a      	add	r2, r3
 8006664:	8afb      	ldrh	r3, [r7, #22]
 8006666:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800666a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800666e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006672:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006676:	b29b      	uxth	r3, r3
 8006678:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800667a:	8b7b      	ldrh	r3, [r7, #26]
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 8087 	beq.w	8006790 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6818      	ldr	r0, [r3, #0]
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	6959      	ldr	r1, [r3, #20]
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	891a      	ldrh	r2, [r3, #8]
 800668e:	8b7b      	ldrh	r3, [r7, #26]
 8006690:	f005 fae1 	bl	800bc56 <USB_ReadPMA>
 8006694:	e07c      	b.n	8006790 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800669e:	b29b      	uxth	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	781b      	ldrb	r3, [r3, #0]
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	4413      	add	r3, r2
 80066aa:	3306      	adds	r3, #6
 80066ac:	005b      	lsls	r3, r3, #1
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	4413      	add	r3, r2
 80066b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066be:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	699a      	ldr	r2, [r3, #24]
 80066c4:	8b7b      	ldrh	r3, [r7, #26]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d306      	bcc.n	80066d8 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	699a      	ldr	r2, [r3, #24]
 80066ce:	8b7b      	ldrh	r3, [r7, #26]
 80066d0:	1ad2      	subs	r2, r2, r3
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	619a      	str	r2, [r3, #24]
 80066d6:	e002      	b.n	80066de <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2200      	movs	r2, #0
 80066dc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d123      	bne.n	800672e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	461a      	mov	r2, r3
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	4413      	add	r3, r2
 80066f4:	881b      	ldrh	r3, [r3, #0]
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80066fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006700:	83fb      	strh	r3, [r7, #30]
 8006702:	8bfb      	ldrh	r3, [r7, #30]
 8006704:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006708:	83fb      	strh	r3, [r7, #30]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	461a      	mov	r2, r3
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	441a      	add	r2, r3
 8006718:	8bfb      	ldrh	r3, [r7, #30]
 800671a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800671e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800672a:	b29b      	uxth	r3, r3
 800672c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800672e:	88fb      	ldrh	r3, [r7, #6]
 8006730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006734:	2b00      	cmp	r3, #0
 8006736:	d11f      	bne.n	8006778 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	461a      	mov	r2, r3
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	b29b      	uxth	r3, r3
 800674a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800674e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006752:	83bb      	strh	r3, [r7, #28]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	461a      	mov	r2, r3
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	441a      	add	r2, r3
 8006762:	8bbb      	ldrh	r3, [r7, #28]
 8006764:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006768:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800676c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006770:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006774:	b29b      	uxth	r3, r3
 8006776:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006778:	8b7b      	ldrh	r3, [r7, #26]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d008      	beq.n	8006790 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6818      	ldr	r0, [r3, #0]
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	6959      	ldr	r1, [r3, #20]
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	895a      	ldrh	r2, [r3, #10]
 800678a:	8b7b      	ldrh	r3, [r7, #26]
 800678c:	f005 fa63 	bl	800bc56 <USB_ReadPMA>
    }
  }

  return count;
 8006790:	8b7b      	ldrh	r3, [r7, #26]
}
 8006792:	4618      	mov	r0, r3
 8006794:	3720      	adds	r7, #32
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}

0800679a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800679a:	b580      	push	{r7, lr}
 800679c:	b092      	sub	sp, #72	; 0x48
 800679e:	af00      	add	r7, sp, #0
 80067a0:	60f8      	str	r0, [r7, #12]
 80067a2:	60b9      	str	r1, [r7, #8]
 80067a4:	4613      	mov	r3, r2
 80067a6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80067a8:	88fb      	ldrh	r3, [r7, #6]
 80067aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f000 8132 	beq.w	8006a18 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067bc:	b29b      	uxth	r3, r3
 80067be:	461a      	mov	r2, r3
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	00db      	lsls	r3, r3, #3
 80067c6:	4413      	add	r3, r2
 80067c8:	3302      	adds	r3, #2
 80067ca:	005b      	lsls	r3, r3, #1
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	6812      	ldr	r2, [r2, #0]
 80067d0:	4413      	add	r3, r2
 80067d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067dc:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	699a      	ldr	r2, [r3, #24]
 80067e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d906      	bls.n	80067f6 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	699a      	ldr	r2, [r3, #24]
 80067ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80067ee:	1ad2      	subs	r2, r2, r3
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	619a      	str	r2, [r3, #24]
 80067f4:	e002      	b.n	80067fc <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	2200      	movs	r2, #0
 80067fa:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d12c      	bne.n	800685e <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	4619      	mov	r1, r3
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f00a fda7 	bl	801135e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006810:	88fb      	ldrh	r3, [r7, #6]
 8006812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 822f 	beq.w	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	461a      	mov	r2, r3
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	881b      	ldrh	r3, [r3, #0]
 800682c:	b29b      	uxth	r3, r3
 800682e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006836:	827b      	strh	r3, [r7, #18]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	461a      	mov	r2, r3
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	441a      	add	r2, r3
 8006846:	8a7b      	ldrh	r3, [r7, #18]
 8006848:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800684c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006850:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006858:	b29b      	uxth	r3, r3
 800685a:	8013      	strh	r3, [r2, #0]
 800685c:	e20d      	b.n	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800685e:	88fb      	ldrh	r3, [r7, #6]
 8006860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d01f      	beq.n	80068a8 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	461a      	mov	r2, r3
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4413      	add	r3, r2
 8006876:	881b      	ldrh	r3, [r3, #0]
 8006878:	b29b      	uxth	r3, r3
 800687a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800687e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006882:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	461a      	mov	r2, r3
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	441a      	add	r2, r3
 8006892:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006894:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006898:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800689c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	f040 81e3 	bne.w	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	695a      	ldr	r2, [r3, #20]
 80068b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80068ba:	441a      	add	r2, r3
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	69da      	ldr	r2, [r3, #28]
 80068c4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80068c6:	441a      	add	r2, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	6a1a      	ldr	r2, [r3, #32]
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d309      	bcc.n	80068ec <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	691b      	ldr	r3, [r3, #16]
 80068dc:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	6a1a      	ldr	r2, [r3, #32]
 80068e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e4:	1ad2      	subs	r2, r2, r3
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	621a      	str	r2, [r3, #32]
 80068ea:	e014      	b.n	8006916 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	6a1b      	ldr	r3, [r3, #32]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d106      	bne.n	8006902 <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 80068f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80068f6:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006900:	e009      	b.n	8006916 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	2200      	movs	r2, #0
 8006914:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	785b      	ldrb	r3, [r3, #1]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d155      	bne.n	80069ca <HAL_PCD_EP_DB_Transmit+0x230>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	61bb      	str	r3, [r7, #24]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800692c:	b29b      	uxth	r3, r3
 800692e:	461a      	mov	r2, r3
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	4413      	add	r3, r2
 8006934:	61bb      	str	r3, [r7, #24]
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	011a      	lsls	r2, r3, #4
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	4413      	add	r3, r2
 8006940:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006944:	617b      	str	r3, [r7, #20]
 8006946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006948:	2b00      	cmp	r3, #0
 800694a:	d112      	bne.n	8006972 <HAL_PCD_EP_DB_Transmit+0x1d8>
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	881b      	ldrh	r3, [r3, #0]
 8006950:	b29b      	uxth	r3, r3
 8006952:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006956:	b29a      	uxth	r2, r3
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	801a      	strh	r2, [r3, #0]
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	881b      	ldrh	r3, [r3, #0]
 8006960:	b29b      	uxth	r3, r3
 8006962:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006966:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800696a:	b29a      	uxth	r2, r3
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	801a      	strh	r2, [r3, #0]
 8006970:	e047      	b.n	8006a02 <HAL_PCD_EP_DB_Transmit+0x268>
 8006972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006974:	2b3e      	cmp	r3, #62	; 0x3e
 8006976:	d811      	bhi.n	800699c <HAL_PCD_EP_DB_Transmit+0x202>
 8006978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800697a:	085b      	lsrs	r3, r3, #1
 800697c:	62bb      	str	r3, [r7, #40]	; 0x28
 800697e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006980:	f003 0301 	and.w	r3, r3, #1
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <HAL_PCD_EP_DB_Transmit+0x1f4>
 8006988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800698a:	3301      	adds	r3, #1
 800698c:	62bb      	str	r3, [r7, #40]	; 0x28
 800698e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006990:	b29b      	uxth	r3, r3
 8006992:	029b      	lsls	r3, r3, #10
 8006994:	b29a      	uxth	r2, r3
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	801a      	strh	r2, [r3, #0]
 800699a:	e032      	b.n	8006a02 <HAL_PCD_EP_DB_Transmit+0x268>
 800699c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80069a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a4:	f003 031f 	and.w	r3, r3, #31
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d102      	bne.n	80069b2 <HAL_PCD_EP_DB_Transmit+0x218>
 80069ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ae:	3b01      	subs	r3, #1
 80069b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80069b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	029b      	lsls	r3, r3, #10
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	801a      	strh	r2, [r3, #0]
 80069c8:	e01b      	b.n	8006a02 <HAL_PCD_EP_DB_Transmit+0x268>
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	785b      	ldrb	r3, [r3, #1]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d117      	bne.n	8006a02 <HAL_PCD_EP_DB_Transmit+0x268>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	623b      	str	r3, [r7, #32]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	461a      	mov	r2, r3
 80069e4:	6a3b      	ldr	r3, [r7, #32]
 80069e6:	4413      	add	r3, r2
 80069e8:	623b      	str	r3, [r7, #32]
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	011a      	lsls	r2, r3, #4
 80069f0:	6a3b      	ldr	r3, [r7, #32]
 80069f2:	4413      	add	r3, r2
 80069f4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80069f8:	61fb      	str	r3, [r7, #28]
 80069fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fc:	b29a      	uxth	r2, r3
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6818      	ldr	r0, [r3, #0]
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	6959      	ldr	r1, [r3, #20]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	891a      	ldrh	r2, [r3, #8]
 8006a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	f005 f8dc 	bl	800bbce <USB_WritePMA>
 8006a16:	e130      	b.n	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	461a      	mov	r2, r3
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	00db      	lsls	r3, r3, #3
 8006a2a:	4413      	add	r3, r2
 8006a2c:	3306      	adds	r3, #6
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	6812      	ldr	r2, [r2, #0]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a3a:	881b      	ldrh	r3, [r3, #0]
 8006a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a40:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d306      	bcc.n	8006a5a <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	699a      	ldr	r2, [r3, #24]
 8006a50:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006a52:	1ad2      	subs	r2, r2, r3
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	619a      	str	r2, [r3, #24]
 8006a58:	e002      	b.n	8006a60 <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d12c      	bne.n	8006ac2 <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	68f8      	ldr	r0, [r7, #12]
 8006a70:	f00a fc75 	bl	801135e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006a74:	88fb      	ldrh	r3, [r7, #6]
 8006a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f040 80fd 	bne.w	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	461a      	mov	r2, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	441a      	add	r2, r3
 8006aaa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006aac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ab0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ab4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	8013      	strh	r3, [r2, #0]
 8006ac0:	e0db      	b.n	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006ac2:	88fb      	ldrh	r3, [r7, #6]
 8006ac4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d11f      	bne.n	8006b0c <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4413      	add	r3, r2
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ae6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	461a      	mov	r2, r3
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	441a      	add	r2, r3
 8006af6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006af8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006afc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	f040 80b1 	bne.w	8006c7a <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	695a      	ldr	r2, [r3, #20]
 8006b1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006b1e:	441a      	add	r2, r3
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006b2a:	441a      	add	r2, r3
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	6a1a      	ldr	r2, [r3, #32]
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d309      	bcc.n	8006b50 <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	6a1a      	ldr	r2, [r3, #32]
 8006b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b48:	1ad2      	subs	r2, r2, r3
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	621a      	str	r2, [r3, #32]
 8006b4e:	e014      	b.n	8006b7a <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d106      	bne.n	8006b66 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 8006b58:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006b5a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006b64:	e009      	b.n	8006b7a <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	785b      	ldrb	r3, [r3, #1]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d155      	bne.n	8006c34 <HAL_PCD_EP_DB_Transmit+0x49a>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	647b      	str	r3, [r7, #68]	; 0x44
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	461a      	mov	r2, r3
 8006b9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b9c:	4413      	add	r3, r2
 8006b9e:	647b      	str	r3, [r7, #68]	; 0x44
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	011a      	lsls	r2, r3, #4
 8006ba6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ba8:	4413      	add	r3, r2
 8006baa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006bae:	643b      	str	r3, [r7, #64]	; 0x40
 8006bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d112      	bne.n	8006bdc <HAL_PCD_EP_DB_Transmit+0x442>
 8006bb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bb8:	881b      	ldrh	r3, [r3, #0]
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006bc0:	b29a      	uxth	r2, r3
 8006bc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bc4:	801a      	strh	r2, [r3, #0]
 8006bc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bc8:	881b      	ldrh	r3, [r3, #0]
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bd8:	801a      	strh	r2, [r3, #0]
 8006bda:	e044      	b.n	8006c66 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8006bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bde:	2b3e      	cmp	r3, #62	; 0x3e
 8006be0:	d811      	bhi.n	8006c06 <HAL_PCD_EP_DB_Transmit+0x46c>
 8006be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be4:	085b      	lsrs	r3, r3, #1
 8006be6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <HAL_PCD_EP_DB_Transmit+0x45e>
 8006bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	029b      	lsls	r3, r3, #10
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c02:	801a      	strh	r2, [r3, #0]
 8006c04:	e02f      	b.n	8006c66 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8006c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c08:	095b      	lsrs	r3, r3, #5
 8006c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0e:	f003 031f 	and.w	r3, r3, #31
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d102      	bne.n	8006c1c <HAL_PCD_EP_DB_Transmit+0x482>
 8006c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	029b      	lsls	r3, r3, #10
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c30:	801a      	strh	r2, [r3, #0]
 8006c32:	e018      	b.n	8006c66 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	785b      	ldrb	r3, [r3, #1]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d114      	bne.n	8006c66 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	461a      	mov	r2, r3
 8006c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c4a:	4413      	add	r3, r2
 8006c4c:	637b      	str	r3, [r7, #52]	; 0x34
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	011a      	lsls	r2, r3, #4
 8006c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c56:	4413      	add	r3, r2
 8006c58:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006c5c:	633b      	str	r3, [r7, #48]	; 0x30
 8006c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c64:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	6959      	ldr	r1, [r3, #20]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	895a      	ldrh	r2, [r3, #10]
 8006c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	f004 ffaa 	bl	800bbce <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	461a      	mov	r2, r3
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	4413      	add	r3, r2
 8006c88:	881b      	ldrh	r3, [r3, #0]
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c94:	823b      	strh	r3, [r7, #16]
 8006c96:	8a3b      	ldrh	r3, [r7, #16]
 8006c98:	f083 0310 	eor.w	r3, r3, #16
 8006c9c:	823b      	strh	r3, [r7, #16]
 8006c9e:	8a3b      	ldrh	r3, [r7, #16]
 8006ca0:	f083 0320 	eor.w	r3, r3, #32
 8006ca4:	823b      	strh	r3, [r7, #16]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	461a      	mov	r2, r3
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	441a      	add	r2, r3
 8006cb4:	8a3b      	ldrh	r3, [r7, #16]
 8006cb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006cca:	2300      	movs	r3, #0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3748      	adds	r7, #72	; 0x48
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b087      	sub	sp, #28
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	607b      	str	r3, [r7, #4]
 8006cde:	460b      	mov	r3, r1
 8006ce0:	817b      	strh	r3, [r7, #10]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006ce6:	897b      	ldrh	r3, [r7, #10]
 8006ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00b      	beq.n	8006d0a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006cf2:	897b      	ldrh	r3, [r7, #10]
 8006cf4:	f003 0307 	and.w	r3, r3, #7
 8006cf8:	1c5a      	adds	r2, r3, #1
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	00db      	lsls	r3, r3, #3
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	4413      	add	r3, r2
 8006d06:	617b      	str	r3, [r7, #20]
 8006d08:	e009      	b.n	8006d1e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d0a:	897a      	ldrh	r2, [r7, #10]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	00db      	lsls	r3, r3, #3
 8006d14:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006d1e:	893b      	ldrh	r3, [r7, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d107      	bne.n	8006d34 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	2200      	movs	r2, #0
 8006d28:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	80da      	strh	r2, [r3, #6]
 8006d32:	e00b      	b.n	8006d4c <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	2201      	movs	r2, #1
 8006d38:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	0c1b      	lsrs	r3, r3, #16
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr

08006d58 <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: connection state (0 : disconnected / 1: connected)
  * @retval None
  */
__weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	460b      	mov	r3, r1
 8006d62:	70fb      	strb	r3, [r7, #3]
  UNUSED(hpcd);
  UNUSED(state);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PCDEx_SetConnectionState could be implemented in the user file
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bc80      	pop	{r7}
 8006d6c:	4770      	bx	lr
	...

08006d70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b088      	sub	sp, #32
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e31d      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d82:	4b94      	ldr	r3, [pc, #592]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f003 030c 	and.w	r3, r3, #12
 8006d8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d8c:	4b91      	ldr	r3, [pc, #580]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d94:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0301 	and.w	r3, r3, #1
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d07b      	beq.n	8006e9a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2b08      	cmp	r3, #8
 8006da6:	d006      	beq.n	8006db6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	2b0c      	cmp	r3, #12
 8006dac:	d10f      	bne.n	8006dce <HAL_RCC_OscConfig+0x5e>
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006db4:	d10b      	bne.n	8006dce <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006db6:	4b87      	ldr	r3, [pc, #540]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d06a      	beq.n	8006e98 <HAL_RCC_OscConfig+0x128>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d166      	bne.n	8006e98 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e2f7      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d106      	bne.n	8006de4 <HAL_RCC_OscConfig+0x74>
 8006dd6:	4b7f      	ldr	r3, [pc, #508]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a7e      	ldr	r2, [pc, #504]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	e02d      	b.n	8006e40 <HAL_RCC_OscConfig+0xd0>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10c      	bne.n	8006e06 <HAL_RCC_OscConfig+0x96>
 8006dec:	4b79      	ldr	r3, [pc, #484]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a78      	ldr	r2, [pc, #480]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006df2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006df6:	6013      	str	r3, [r2, #0]
 8006df8:	4b76      	ldr	r3, [pc, #472]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a75      	ldr	r2, [pc, #468]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006dfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e02:	6013      	str	r3, [r2, #0]
 8006e04:	e01c      	b.n	8006e40 <HAL_RCC_OscConfig+0xd0>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	2b05      	cmp	r3, #5
 8006e0c:	d10c      	bne.n	8006e28 <HAL_RCC_OscConfig+0xb8>
 8006e0e:	4b71      	ldr	r3, [pc, #452]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a70      	ldr	r2, [pc, #448]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e18:	6013      	str	r3, [r2, #0]
 8006e1a:	4b6e      	ldr	r3, [pc, #440]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a6d      	ldr	r2, [pc, #436]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e24:	6013      	str	r3, [r2, #0]
 8006e26:	e00b      	b.n	8006e40 <HAL_RCC_OscConfig+0xd0>
 8006e28:	4b6a      	ldr	r3, [pc, #424]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a69      	ldr	r2, [pc, #420]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e32:	6013      	str	r3, [r2, #0]
 8006e34:	4b67      	ldr	r3, [pc, #412]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a66      	ldr	r2, [pc, #408]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d013      	beq.n	8006e70 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e48:	f7fd f892 	bl	8003f70 <HAL_GetTick>
 8006e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e50:	f7fd f88e 	bl	8003f70 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b64      	cmp	r3, #100	; 0x64
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e2ad      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e62:	4b5c      	ldr	r3, [pc, #368]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d0f0      	beq.n	8006e50 <HAL_RCC_OscConfig+0xe0>
 8006e6e:	e014      	b.n	8006e9a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e70:	f7fd f87e 	bl	8003f70 <HAL_GetTick>
 8006e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e76:	e008      	b.n	8006e8a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e78:	f7fd f87a 	bl	8003f70 <HAL_GetTick>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	2b64      	cmp	r3, #100	; 0x64
 8006e84:	d901      	bls.n	8006e8a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8006e86:	2303      	movs	r3, #3
 8006e88:	e299      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e8a:	4b52      	ldr	r3, [pc, #328]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1f0      	bne.n	8006e78 <HAL_RCC_OscConfig+0x108>
 8006e96:	e000      	b.n	8006e9a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d05a      	beq.n	8006f5c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d005      	beq.n	8006eb8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	2b0c      	cmp	r3, #12
 8006eb0:	d119      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x176>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d116      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006eb8:	4b46      	ldr	r3, [pc, #280]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0302 	and.w	r3, r3, #2
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d005      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x160>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d001      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e276      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ed0:	4b40      	ldr	r3, [pc, #256]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	021b      	lsls	r3, r3, #8
 8006ede:	493d      	ldr	r1, [pc, #244]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ee4:	e03a      	b.n	8006f5c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d020      	beq.n	8006f30 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eee:	4b3a      	ldr	r3, [pc, #232]	; (8006fd8 <HAL_RCC_OscConfig+0x268>)
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef4:	f7fd f83c 	bl	8003f70 <HAL_GetTick>
 8006ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006efc:	f7fd f838 	bl	8003f70 <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e257      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f0e:	4b31      	ldr	r3, [pc, #196]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0f0      	beq.n	8006efc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f1a:	4b2e      	ldr	r3, [pc, #184]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	021b      	lsls	r3, r3, #8
 8006f28:	492a      	ldr	r1, [pc, #168]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	604b      	str	r3, [r1, #4]
 8006f2e:	e015      	b.n	8006f5c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f30:	4b29      	ldr	r3, [pc, #164]	; (8006fd8 <HAL_RCC_OscConfig+0x268>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f36:	f7fd f81b 	bl	8003f70 <HAL_GetTick>
 8006f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006f3c:	e008      	b.n	8006f50 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f3e:	f7fd f817 	bl	8003f70 <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d901      	bls.n	8006f50 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e236      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006f50:	4b20      	ldr	r3, [pc, #128]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d1f0      	bne.n	8006f3e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0310 	and.w	r3, r3, #16
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 80b8 	beq.w	80070da <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d170      	bne.n	8007052 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006f70:	4b18      	ldr	r3, [pc, #96]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d005      	beq.n	8006f88 <HAL_RCC_OscConfig+0x218>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e21a      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a1a      	ldr	r2, [r3, #32]
 8006f8c:	4b11      	ldr	r3, [pc, #68]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d921      	bls.n	8006fdc <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a1b      	ldr	r3, [r3, #32]
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 fcad 	bl	80078fc <RCC_SetFlashLatencyFromMSIRange>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d001      	beq.n	8006fac <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e208      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006fac:	4b09      	ldr	r3, [pc, #36]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a1b      	ldr	r3, [r3, #32]
 8006fb8:	4906      	ldr	r1, [pc, #24]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006fbe:	4b05      	ldr	r3, [pc, #20]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	061b      	lsls	r3, r3, #24
 8006fcc:	4901      	ldr	r1, [pc, #4]	; (8006fd4 <HAL_RCC_OscConfig+0x264>)
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	604b      	str	r3, [r1, #4]
 8006fd2:	e020      	b.n	8007016 <HAL_RCC_OscConfig+0x2a6>
 8006fd4:	40023800 	.word	0x40023800
 8006fd8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006fdc:	4ba4      	ldr	r3, [pc, #656]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6a1b      	ldr	r3, [r3, #32]
 8006fe8:	49a1      	ldr	r1, [pc, #644]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8006fea:	4313      	orrs	r3, r2
 8006fec:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006fee:	4ba0      	ldr	r3, [pc, #640]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	69db      	ldr	r3, [r3, #28]
 8006ffa:	061b      	lsls	r3, r3, #24
 8006ffc:	499c      	ldr	r1, [pc, #624]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8006ffe:	4313      	orrs	r3, r2
 8007000:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	4618      	mov	r0, r3
 8007008:	f000 fc78 	bl	80078fc <RCC_SetFlashLatencyFromMSIRange>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e1d3      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	0b5b      	lsrs	r3, r3, #13
 800701c:	3301      	adds	r3, #1
 800701e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007022:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007026:	4a92      	ldr	r2, [pc, #584]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007028:	6892      	ldr	r2, [r2, #8]
 800702a:	0912      	lsrs	r2, r2, #4
 800702c:	f002 020f 	and.w	r2, r2, #15
 8007030:	4990      	ldr	r1, [pc, #576]	; (8007274 <HAL_RCC_OscConfig+0x504>)
 8007032:	5c8a      	ldrb	r2, [r1, r2]
 8007034:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007036:	4a90      	ldr	r2, [pc, #576]	; (8007278 <HAL_RCC_OscConfig+0x508>)
 8007038:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800703a:	4b90      	ldr	r3, [pc, #576]	; (800727c <HAL_RCC_OscConfig+0x50c>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4618      	mov	r0, r3
 8007040:	f7fb ffdc 	bl	8002ffc <HAL_InitTick>
 8007044:	4603      	mov	r3, r0
 8007046:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007048:	7bfb      	ldrb	r3, [r7, #15]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d045      	beq.n	80070da <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800704e:	7bfb      	ldrb	r3, [r7, #15]
 8007050:	e1b5      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d029      	beq.n	80070ae <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800705a:	4b89      	ldr	r3, [pc, #548]	; (8007280 <HAL_RCC_OscConfig+0x510>)
 800705c:	2201      	movs	r2, #1
 800705e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007060:	f7fc ff86 	bl	8003f70 <HAL_GetTick>
 8007064:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007066:	e008      	b.n	800707a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007068:	f7fc ff82 	bl	8003f70 <HAL_GetTick>
 800706c:	4602      	mov	r2, r0
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	2b02      	cmp	r3, #2
 8007074:	d901      	bls.n	800707a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e1a1      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800707a:	4b7d      	ldr	r3, [pc, #500]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007082:	2b00      	cmp	r3, #0
 8007084:	d0f0      	beq.n	8007068 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007086:	4b7a      	ldr	r3, [pc, #488]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a1b      	ldr	r3, [r3, #32]
 8007092:	4977      	ldr	r1, [pc, #476]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007094:	4313      	orrs	r3, r2
 8007096:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007098:	4b75      	ldr	r3, [pc, #468]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	69db      	ldr	r3, [r3, #28]
 80070a4:	061b      	lsls	r3, r3, #24
 80070a6:	4972      	ldr	r1, [pc, #456]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80070a8:	4313      	orrs	r3, r2
 80070aa:	604b      	str	r3, [r1, #4]
 80070ac:	e015      	b.n	80070da <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80070ae:	4b74      	ldr	r3, [pc, #464]	; (8007280 <HAL_RCC_OscConfig+0x510>)
 80070b0:	2200      	movs	r2, #0
 80070b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070b4:	f7fc ff5c 	bl	8003f70 <HAL_GetTick>
 80070b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80070ba:	e008      	b.n	80070ce <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80070bc:	f7fc ff58 	bl	8003f70 <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d901      	bls.n	80070ce <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e177      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80070ce:	4b68      	ldr	r3, [pc, #416]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1f0      	bne.n	80070bc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f003 0308 	and.w	r3, r3, #8
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d030      	beq.n	8007148 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	695b      	ldr	r3, [r3, #20]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d016      	beq.n	800711c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070ee:	4b65      	ldr	r3, [pc, #404]	; (8007284 <HAL_RCC_OscConfig+0x514>)
 80070f0:	2201      	movs	r2, #1
 80070f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070f4:	f7fc ff3c 	bl	8003f70 <HAL_GetTick>
 80070f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80070fa:	e008      	b.n	800710e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070fc:	f7fc ff38 	bl	8003f70 <HAL_GetTick>
 8007100:	4602      	mov	r2, r0
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b02      	cmp	r3, #2
 8007108:	d901      	bls.n	800710e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e157      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800710e:	4b58      	ldr	r3, [pc, #352]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007112:	f003 0302 	and.w	r3, r3, #2
 8007116:	2b00      	cmp	r3, #0
 8007118:	d0f0      	beq.n	80070fc <HAL_RCC_OscConfig+0x38c>
 800711a:	e015      	b.n	8007148 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800711c:	4b59      	ldr	r3, [pc, #356]	; (8007284 <HAL_RCC_OscConfig+0x514>)
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007122:	f7fc ff25 	bl	8003f70 <HAL_GetTick>
 8007126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007128:	e008      	b.n	800713c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800712a:	f7fc ff21 	bl	8003f70 <HAL_GetTick>
 800712e:	4602      	mov	r2, r0
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	1ad3      	subs	r3, r2, r3
 8007134:	2b02      	cmp	r3, #2
 8007136:	d901      	bls.n	800713c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007138:	2303      	movs	r3, #3
 800713a:	e140      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800713c:	4b4c      	ldr	r3, [pc, #304]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800713e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007140:	f003 0302 	and.w	r3, r3, #2
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1f0      	bne.n	800712a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0304 	and.w	r3, r3, #4
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 80b5 	beq.w	80072c0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007156:	2300      	movs	r3, #0
 8007158:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800715a:	4b45      	ldr	r3, [pc, #276]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007162:	2b00      	cmp	r3, #0
 8007164:	d10d      	bne.n	8007182 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007166:	4b42      	ldr	r3, [pc, #264]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716a:	4a41      	ldr	r2, [pc, #260]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800716c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007170:	6253      	str	r3, [r2, #36]	; 0x24
 8007172:	4b3f      	ldr	r3, [pc, #252]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800717a:	60bb      	str	r3, [r7, #8]
 800717c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800717e:	2301      	movs	r3, #1
 8007180:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007182:	4b41      	ldr	r3, [pc, #260]	; (8007288 <HAL_RCC_OscConfig+0x518>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800718a:	2b00      	cmp	r3, #0
 800718c:	d118      	bne.n	80071c0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800718e:	4b3e      	ldr	r3, [pc, #248]	; (8007288 <HAL_RCC_OscConfig+0x518>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a3d      	ldr	r2, [pc, #244]	; (8007288 <HAL_RCC_OscConfig+0x518>)
 8007194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800719a:	f7fc fee9 	bl	8003f70 <HAL_GetTick>
 800719e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071a0:	e008      	b.n	80071b4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071a2:	f7fc fee5 	bl	8003f70 <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	1ad3      	subs	r3, r2, r3
 80071ac:	2b64      	cmp	r3, #100	; 0x64
 80071ae:	d901      	bls.n	80071b4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e104      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071b4:	4b34      	ldr	r3, [pc, #208]	; (8007288 <HAL_RCC_OscConfig+0x518>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d0f0      	beq.n	80071a2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d106      	bne.n	80071d6 <HAL_RCC_OscConfig+0x466>
 80071c8:	4b29      	ldr	r3, [pc, #164]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80071ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071cc:	4a28      	ldr	r2, [pc, #160]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80071ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071d2:	6353      	str	r3, [r2, #52]	; 0x34
 80071d4:	e02d      	b.n	8007232 <HAL_RCC_OscConfig+0x4c2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10c      	bne.n	80071f8 <HAL_RCC_OscConfig+0x488>
 80071de:	4b24      	ldr	r3, [pc, #144]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80071e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071e2:	4a23      	ldr	r2, [pc, #140]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80071e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071e8:	6353      	str	r3, [r2, #52]	; 0x34
 80071ea:	4b21      	ldr	r3, [pc, #132]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80071ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071ee:	4a20      	ldr	r2, [pc, #128]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 80071f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071f4:	6353      	str	r3, [r2, #52]	; 0x34
 80071f6:	e01c      	b.n	8007232 <HAL_RCC_OscConfig+0x4c2>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	2b05      	cmp	r3, #5
 80071fe:	d10c      	bne.n	800721a <HAL_RCC_OscConfig+0x4aa>
 8007200:	4b1b      	ldr	r3, [pc, #108]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007204:	4a1a      	ldr	r2, [pc, #104]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007206:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800720a:	6353      	str	r3, [r2, #52]	; 0x34
 800720c:	4b18      	ldr	r3, [pc, #96]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800720e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007210:	4a17      	ldr	r2, [pc, #92]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007216:	6353      	str	r3, [r2, #52]	; 0x34
 8007218:	e00b      	b.n	8007232 <HAL_RCC_OscConfig+0x4c2>
 800721a:	4b15      	ldr	r3, [pc, #84]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800721c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800721e:	4a14      	ldr	r2, [pc, #80]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007220:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007224:	6353      	str	r3, [r2, #52]	; 0x34
 8007226:	4b12      	ldr	r3, [pc, #72]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 8007228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800722a:	4a11      	ldr	r2, [pc, #68]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800722c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007230:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d015      	beq.n	8007266 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800723a:	f7fc fe99 	bl	8003f70 <HAL_GetTick>
 800723e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007240:	e00a      	b.n	8007258 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007242:	f7fc fe95 	bl	8003f70 <HAL_GetTick>
 8007246:	4602      	mov	r2, r0
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007250:	4293      	cmp	r3, r2
 8007252:	d901      	bls.n	8007258 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e0b2      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007258:	4b05      	ldr	r3, [pc, #20]	; (8007270 <HAL_RCC_OscConfig+0x500>)
 800725a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800725c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007260:	2b00      	cmp	r3, #0
 8007262:	d0ee      	beq.n	8007242 <HAL_RCC_OscConfig+0x4d2>
 8007264:	e023      	b.n	80072ae <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007266:	f7fc fe83 	bl	8003f70 <HAL_GetTick>
 800726a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800726c:	e019      	b.n	80072a2 <HAL_RCC_OscConfig+0x532>
 800726e:	bf00      	nop
 8007270:	40023800 	.word	0x40023800
 8007274:	08015ffc 	.word	0x08015ffc
 8007278:	20000000 	.word	0x20000000
 800727c:	20000008 	.word	0x20000008
 8007280:	42470020 	.word	0x42470020
 8007284:	42470680 	.word	0x42470680
 8007288:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800728c:	f7fc fe70 	bl	8003f70 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	f241 3288 	movw	r2, #5000	; 0x1388
 800729a:	4293      	cmp	r3, r2
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e08d      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80072a2:	4b49      	ldr	r3, [pc, #292]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 80072a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1ee      	bne.n	800728c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80072ae:	7ffb      	ldrb	r3, [r7, #31]
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d105      	bne.n	80072c0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072b4:	4b44      	ldr	r3, [pc, #272]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 80072b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b8:	4a43      	ldr	r2, [pc, #268]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 80072ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072be:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d079      	beq.n	80073bc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	2b0c      	cmp	r3, #12
 80072cc:	d056      	beq.n	800737c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d13b      	bne.n	800734e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072d6:	4b3d      	ldr	r3, [pc, #244]	; (80073cc <HAL_RCC_OscConfig+0x65c>)
 80072d8:	2200      	movs	r2, #0
 80072da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072dc:	f7fc fe48 	bl	8003f70 <HAL_GetTick>
 80072e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072e2:	e008      	b.n	80072f6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072e4:	f7fc fe44 	bl	8003f70 <HAL_GetTick>
 80072e8:	4602      	mov	r2, r0
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d901      	bls.n	80072f6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e063      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072f6:	4b34      	ldr	r3, [pc, #208]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1f0      	bne.n	80072e4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007302:	4b31      	ldr	r3, [pc, #196]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007312:	4319      	orrs	r1, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007318:	430b      	orrs	r3, r1
 800731a:	492b      	ldr	r1, [pc, #172]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 800731c:	4313      	orrs	r3, r2
 800731e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007320:	4b2a      	ldr	r3, [pc, #168]	; (80073cc <HAL_RCC_OscConfig+0x65c>)
 8007322:	2201      	movs	r2, #1
 8007324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007326:	f7fc fe23 	bl	8003f70 <HAL_GetTick>
 800732a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800732c:	e008      	b.n	8007340 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800732e:	f7fc fe1f 	bl	8003f70 <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	2b02      	cmp	r3, #2
 800733a:	d901      	bls.n	8007340 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e03e      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007340:	4b21      	ldr	r3, [pc, #132]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0f0      	beq.n	800732e <HAL_RCC_OscConfig+0x5be>
 800734c:	e036      	b.n	80073bc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800734e:	4b1f      	ldr	r3, [pc, #124]	; (80073cc <HAL_RCC_OscConfig+0x65c>)
 8007350:	2200      	movs	r2, #0
 8007352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007354:	f7fc fe0c 	bl	8003f70 <HAL_GetTick>
 8007358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800735a:	e008      	b.n	800736e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800735c:	f7fc fe08 	bl	8003f70 <HAL_GetTick>
 8007360:	4602      	mov	r2, r0
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	2b02      	cmp	r3, #2
 8007368:	d901      	bls.n	800736e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e027      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800736e:	4b16      	ldr	r3, [pc, #88]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1f0      	bne.n	800735c <HAL_RCC_OscConfig+0x5ec>
 800737a:	e01f      	b.n	80073bc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007380:	2b01      	cmp	r3, #1
 8007382:	d101      	bne.n	8007388 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e01a      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007388:	4b0f      	ldr	r3, [pc, #60]	; (80073c8 <HAL_RCC_OscConfig+0x658>)
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007398:	429a      	cmp	r2, r3
 800739a:	d10d      	bne.n	80073b8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d106      	bne.n	80073b8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d001      	beq.n	80073bc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e000      	b.n	80073be <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3720      	adds	r7, #32
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop
 80073c8:	40023800 	.word	0x40023800
 80073cc:	42470060 	.word	0x42470060

080073d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d101      	bne.n	80073e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e11a      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80073e4:	4b8f      	ldr	r3, [pc, #572]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0301 	and.w	r3, r3, #1
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d919      	bls.n	8007426 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d105      	bne.n	8007404 <HAL_RCC_ClockConfig+0x34>
 80073f8:	4b8a      	ldr	r3, [pc, #552]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a89      	ldr	r2, [pc, #548]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 80073fe:	f043 0304 	orr.w	r3, r3, #4
 8007402:	6013      	str	r3, [r2, #0]
 8007404:	4b87      	ldr	r3, [pc, #540]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f023 0201 	bic.w	r2, r3, #1
 800740c:	4985      	ldr	r1, [pc, #532]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	4313      	orrs	r3, r2
 8007412:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007414:	4b83      	ldr	r3, [pc, #524]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	683a      	ldr	r2, [r7, #0]
 800741e:	429a      	cmp	r2, r3
 8007420:	d001      	beq.n	8007426 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e0f9      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0302 	and.w	r3, r3, #2
 800742e:	2b00      	cmp	r3, #0
 8007430:	d008      	beq.n	8007444 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007432:	4b7d      	ldr	r3, [pc, #500]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	497a      	ldr	r1, [pc, #488]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 8007440:	4313      	orrs	r3, r2
 8007442:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 808e 	beq.w	800756e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	2b02      	cmp	r3, #2
 8007458:	d107      	bne.n	800746a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800745a:	4b73      	ldr	r3, [pc, #460]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007462:	2b00      	cmp	r3, #0
 8007464:	d121      	bne.n	80074aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e0d7      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	2b03      	cmp	r3, #3
 8007470:	d107      	bne.n	8007482 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007472:	4b6d      	ldr	r3, [pc, #436]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d115      	bne.n	80074aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e0cb      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b01      	cmp	r3, #1
 8007488:	d107      	bne.n	800749a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800748a:	4b67      	ldr	r3, [pc, #412]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0302 	and.w	r3, r3, #2
 8007492:	2b00      	cmp	r3, #0
 8007494:	d109      	bne.n	80074aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	e0bf      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800749a:	4b63      	ldr	r3, [pc, #396]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e0b7      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074aa:	4b5f      	ldr	r3, [pc, #380]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f023 0203 	bic.w	r2, r3, #3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	495c      	ldr	r1, [pc, #368]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80074b8:	4313      	orrs	r3, r2
 80074ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80074bc:	f7fc fd58 	bl	8003f70 <HAL_GetTick>
 80074c0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d112      	bne.n	80074f0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80074ca:	e00a      	b.n	80074e2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074cc:	f7fc fd50 	bl	8003f70 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80074da:	4293      	cmp	r3, r2
 80074dc:	d901      	bls.n	80074e2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80074de:	2303      	movs	r3, #3
 80074e0:	e09b      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80074e2:	4b51      	ldr	r3, [pc, #324]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f003 030c 	and.w	r3, r3, #12
 80074ea:	2b08      	cmp	r3, #8
 80074ec:	d1ee      	bne.n	80074cc <HAL_RCC_ClockConfig+0xfc>
 80074ee:	e03e      	b.n	800756e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	2b03      	cmp	r3, #3
 80074f6:	d112      	bne.n	800751e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80074f8:	e00a      	b.n	8007510 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074fa:	f7fc fd39 	bl	8003f70 <HAL_GetTick>
 80074fe:	4602      	mov	r2, r0
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	f241 3288 	movw	r2, #5000	; 0x1388
 8007508:	4293      	cmp	r3, r2
 800750a:	d901      	bls.n	8007510 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800750c:	2303      	movs	r3, #3
 800750e:	e084      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007510:	4b45      	ldr	r3, [pc, #276]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f003 030c 	and.w	r3, r3, #12
 8007518:	2b0c      	cmp	r3, #12
 800751a:	d1ee      	bne.n	80074fa <HAL_RCC_ClockConfig+0x12a>
 800751c:	e027      	b.n	800756e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d11d      	bne.n	8007562 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007526:	e00a      	b.n	800753e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007528:	f7fc fd22 	bl	8003f70 <HAL_GetTick>
 800752c:	4602      	mov	r2, r0
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	f241 3288 	movw	r2, #5000	; 0x1388
 8007536:	4293      	cmp	r3, r2
 8007538:	d901      	bls.n	800753e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800753a:	2303      	movs	r3, #3
 800753c:	e06d      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800753e:	4b3a      	ldr	r3, [pc, #232]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	f003 030c 	and.w	r3, r3, #12
 8007546:	2b04      	cmp	r3, #4
 8007548:	d1ee      	bne.n	8007528 <HAL_RCC_ClockConfig+0x158>
 800754a:	e010      	b.n	800756e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800754c:	f7fc fd10 	bl	8003f70 <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	f241 3288 	movw	r2, #5000	; 0x1388
 800755a:	4293      	cmp	r3, r2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e05b      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007562:	4b31      	ldr	r3, [pc, #196]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f003 030c 	and.w	r3, r3, #12
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1ee      	bne.n	800754c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800756e:	4b2d      	ldr	r3, [pc, #180]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	429a      	cmp	r2, r3
 800757a:	d219      	bcs.n	80075b0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2b01      	cmp	r3, #1
 8007580:	d105      	bne.n	800758e <HAL_RCC_ClockConfig+0x1be>
 8007582:	4b28      	ldr	r3, [pc, #160]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a27      	ldr	r2, [pc, #156]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007588:	f043 0304 	orr.w	r3, r3, #4
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	4b25      	ldr	r3, [pc, #148]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f023 0201 	bic.w	r2, r3, #1
 8007596:	4923      	ldr	r1, [pc, #140]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	4313      	orrs	r3, r2
 800759c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800759e:	4b21      	ldr	r3, [pc, #132]	; (8007624 <HAL_RCC_ClockConfig+0x254>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0301 	and.w	r3, r3, #1
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d001      	beq.n	80075b0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e034      	b.n	800761a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d008      	beq.n	80075ce <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075bc:	4b1a      	ldr	r3, [pc, #104]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	4917      	ldr	r1, [pc, #92]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80075ca:	4313      	orrs	r3, r2
 80075cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0308 	and.w	r3, r3, #8
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d009      	beq.n	80075ee <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075da:	4b13      	ldr	r3, [pc, #76]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	00db      	lsls	r3, r3, #3
 80075e8:	490f      	ldr	r1, [pc, #60]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80075ea:	4313      	orrs	r3, r2
 80075ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075ee:	f000 f859 	bl	80076a4 <HAL_RCC_GetSysClockFreq>
 80075f2:	4601      	mov	r1, r0
 80075f4:	4b0c      	ldr	r3, [pc, #48]	; (8007628 <HAL_RCC_ClockConfig+0x258>)
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	091b      	lsrs	r3, r3, #4
 80075fa:	f003 030f 	and.w	r3, r3, #15
 80075fe:	4a0b      	ldr	r2, [pc, #44]	; (800762c <HAL_RCC_ClockConfig+0x25c>)
 8007600:	5cd3      	ldrb	r3, [r2, r3]
 8007602:	fa21 f303 	lsr.w	r3, r1, r3
 8007606:	4a0a      	ldr	r2, [pc, #40]	; (8007630 <HAL_RCC_ClockConfig+0x260>)
 8007608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800760a:	4b0a      	ldr	r3, [pc, #40]	; (8007634 <HAL_RCC_ClockConfig+0x264>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4618      	mov	r0, r3
 8007610:	f7fb fcf4 	bl	8002ffc <HAL_InitTick>
 8007614:	4603      	mov	r3, r0
 8007616:	72fb      	strb	r3, [r7, #11]

  return status;
 8007618:	7afb      	ldrb	r3, [r7, #11]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	40023c00 	.word	0x40023c00
 8007628:	40023800 	.word	0x40023800
 800762c:	08015ffc 	.word	0x08015ffc
 8007630:	20000000 	.word	0x20000000
 8007634:	20000008 	.word	0x20000008

08007638 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b08a      	sub	sp, #40	; 0x28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8007644:	2302      	movs	r3, #2
 8007646:	61bb      	str	r3, [r7, #24]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8007648:	2302      	movs	r3, #2
 800764a:	623b      	str	r3, [r7, #32]
  gpio.Pull      = GPIO_NOPULL;
 800764c:	2300      	movs	r3, #0
 800764e:	61fb      	str	r3, [r7, #28]
  gpio.Pin       = MCO1_PIN;
 8007650:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007654:	617b      	str	r3, [r7, #20]
  gpio.Alternate = GPIO_AF0_MCO;
 8007656:	2300      	movs	r3, #0
 8007658:	627b      	str	r3, [r7, #36]	; 0x24

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 800765a:	4b10      	ldr	r3, [pc, #64]	; (800769c <HAL_RCC_MCOConfig+0x64>)
 800765c:	69db      	ldr	r3, [r3, #28]
 800765e:	4a0f      	ldr	r2, [pc, #60]	; (800769c <HAL_RCC_MCOConfig+0x64>)
 8007660:	f043 0301 	orr.w	r3, r3, #1
 8007664:	61d3      	str	r3, [r2, #28]
 8007666:	4b0d      	ldr	r3, [pc, #52]	; (800769c <HAL_RCC_MCOConfig+0x64>)
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	f003 0301 	and.w	r3, r3, #1
 800766e:	613b      	str	r3, [r7, #16]
 8007670:	693b      	ldr	r3, [r7, #16]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8007672:	f107 0314 	add.w	r3, r7, #20
 8007676:	4619      	mov	r1, r3
 8007678:	4809      	ldr	r0, [pc, #36]	; (80076a0 <HAL_RCC_MCOConfig+0x68>)
 800767a:	f7fd fd5b 	bl	8005134 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 800767e:	4b07      	ldr	r3, [pc, #28]	; (800769c <HAL_RCC_MCOConfig+0x64>)
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 8007686:	68b9      	ldr	r1, [r7, #8]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	430b      	orrs	r3, r1
 800768c:	4903      	ldr	r1, [pc, #12]	; (800769c <HAL_RCC_MCOConfig+0x64>)
 800768e:	4313      	orrs	r3, r2
 8007690:	608b      	str	r3, [r1, #8]
}
 8007692:	bf00      	nop
 8007694:	3728      	adds	r7, #40	; 0x28
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	40023800 	.word	0x40023800
 80076a0:	40020000 	.word	0x40020000

080076a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80076aa:	4b5f      	ldr	r3, [pc, #380]	; (8007828 <HAL_RCC_GetSysClockFreq+0x184>)
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f003 030c 	and.w	r3, r3, #12
 80076b6:	2b08      	cmp	r3, #8
 80076b8:	d007      	beq.n	80076ca <HAL_RCC_GetSysClockFreq+0x26>
 80076ba:	2b0c      	cmp	r3, #12
 80076bc:	d008      	beq.n	80076d0 <HAL_RCC_GetSysClockFreq+0x2c>
 80076be:	2b04      	cmp	r3, #4
 80076c0:	f040 809f 	bne.w	8007802 <HAL_RCC_GetSysClockFreq+0x15e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80076c4:	4b59      	ldr	r3, [pc, #356]	; (800782c <HAL_RCC_GetSysClockFreq+0x188>)
 80076c6:	613b      	str	r3, [r7, #16]
      break;
 80076c8:	e0a9      	b.n	800781e <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80076ca:	4b59      	ldr	r3, [pc, #356]	; (8007830 <HAL_RCC_GetSysClockFreq+0x18c>)
 80076cc:	613b      	str	r3, [r7, #16]
      break;
 80076ce:	e0a6      	b.n	800781e <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	0c9b      	lsrs	r3, r3, #18
 80076d4:	f003 030f 	and.w	r3, r3, #15
 80076d8:	4a56      	ldr	r2, [pc, #344]	; (8007834 <HAL_RCC_GetSysClockFreq+0x190>)
 80076da:	5cd3      	ldrb	r3, [r2, r3]
 80076dc:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	0d9b      	lsrs	r3, r3, #22
 80076e2:	f003 0303 	and.w	r3, r3, #3
 80076e6:	3301      	adds	r3, #1
 80076e8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80076ea:	4b4f      	ldr	r3, [pc, #316]	; (8007828 <HAL_RCC_GetSysClockFreq+0x184>)
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d041      	beq.n	800777a <HAL_RCC_GetSysClockFreq+0xd6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	461d      	mov	r5, r3
 80076fa:	f04f 0600 	mov.w	r6, #0
 80076fe:	4629      	mov	r1, r5
 8007700:	4632      	mov	r2, r6
 8007702:	f04f 0300 	mov.w	r3, #0
 8007706:	f04f 0400 	mov.w	r4, #0
 800770a:	0154      	lsls	r4, r2, #5
 800770c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007710:	014b      	lsls	r3, r1, #5
 8007712:	4619      	mov	r1, r3
 8007714:	4622      	mov	r2, r4
 8007716:	1b49      	subs	r1, r1, r5
 8007718:	eb62 0206 	sbc.w	r2, r2, r6
 800771c:	f04f 0300 	mov.w	r3, #0
 8007720:	f04f 0400 	mov.w	r4, #0
 8007724:	0194      	lsls	r4, r2, #6
 8007726:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800772a:	018b      	lsls	r3, r1, #6
 800772c:	1a5b      	subs	r3, r3, r1
 800772e:	eb64 0402 	sbc.w	r4, r4, r2
 8007732:	f04f 0100 	mov.w	r1, #0
 8007736:	f04f 0200 	mov.w	r2, #0
 800773a:	00e2      	lsls	r2, r4, #3
 800773c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007740:	00d9      	lsls	r1, r3, #3
 8007742:	460b      	mov	r3, r1
 8007744:	4614      	mov	r4, r2
 8007746:	195b      	adds	r3, r3, r5
 8007748:	eb44 0406 	adc.w	r4, r4, r6
 800774c:	f04f 0100 	mov.w	r1, #0
 8007750:	f04f 0200 	mov.w	r2, #0
 8007754:	0262      	lsls	r2, r4, #9
 8007756:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800775a:	0259      	lsls	r1, r3, #9
 800775c:	460b      	mov	r3, r1
 800775e:	4614      	mov	r4, r2
 8007760:	4618      	mov	r0, r3
 8007762:	4621      	mov	r1, r4
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f04f 0400 	mov.w	r4, #0
 800776a:	461a      	mov	r2, r3
 800776c:	4623      	mov	r3, r4
 800776e:	f7f9 fa13 	bl	8000b98 <__aeabi_uldivmod>
 8007772:	4603      	mov	r3, r0
 8007774:	460c      	mov	r4, r1
 8007776:	617b      	str	r3, [r7, #20]
 8007778:	e040      	b.n	80077fc <HAL_RCC_GetSysClockFreq+0x158>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	461d      	mov	r5, r3
 800777e:	f04f 0600 	mov.w	r6, #0
 8007782:	4629      	mov	r1, r5
 8007784:	4632      	mov	r2, r6
 8007786:	f04f 0300 	mov.w	r3, #0
 800778a:	f04f 0400 	mov.w	r4, #0
 800778e:	0154      	lsls	r4, r2, #5
 8007790:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007794:	014b      	lsls	r3, r1, #5
 8007796:	4619      	mov	r1, r3
 8007798:	4622      	mov	r2, r4
 800779a:	1b49      	subs	r1, r1, r5
 800779c:	eb62 0206 	sbc.w	r2, r2, r6
 80077a0:	f04f 0300 	mov.w	r3, #0
 80077a4:	f04f 0400 	mov.w	r4, #0
 80077a8:	0194      	lsls	r4, r2, #6
 80077aa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80077ae:	018b      	lsls	r3, r1, #6
 80077b0:	1a5b      	subs	r3, r3, r1
 80077b2:	eb64 0402 	sbc.w	r4, r4, r2
 80077b6:	f04f 0100 	mov.w	r1, #0
 80077ba:	f04f 0200 	mov.w	r2, #0
 80077be:	00e2      	lsls	r2, r4, #3
 80077c0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80077c4:	00d9      	lsls	r1, r3, #3
 80077c6:	460b      	mov	r3, r1
 80077c8:	4614      	mov	r4, r2
 80077ca:	195b      	adds	r3, r3, r5
 80077cc:	eb44 0406 	adc.w	r4, r4, r6
 80077d0:	f04f 0100 	mov.w	r1, #0
 80077d4:	f04f 0200 	mov.w	r2, #0
 80077d8:	02a2      	lsls	r2, r4, #10
 80077da:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80077de:	0299      	lsls	r1, r3, #10
 80077e0:	460b      	mov	r3, r1
 80077e2:	4614      	mov	r4, r2
 80077e4:	4618      	mov	r0, r3
 80077e6:	4621      	mov	r1, r4
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f04f 0400 	mov.w	r4, #0
 80077ee:	461a      	mov	r2, r3
 80077f0:	4623      	mov	r3, r4
 80077f2:	f7f9 f9d1 	bl	8000b98 <__aeabi_uldivmod>
 80077f6:	4603      	mov	r3, r0
 80077f8:	460c      	mov	r4, r1
 80077fa:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	613b      	str	r3, [r7, #16]
      break;
 8007800:	e00d      	b.n	800781e <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8007802:	4b09      	ldr	r3, [pc, #36]	; (8007828 <HAL_RCC_GetSysClockFreq+0x184>)
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	0b5b      	lsrs	r3, r3, #13
 8007808:	f003 0307 	and.w	r3, r3, #7
 800780c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	3301      	adds	r3, #1
 8007812:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007816:	fa02 f303 	lsl.w	r3, r2, r3
 800781a:	613b      	str	r3, [r7, #16]
      break;
 800781c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800781e:	693b      	ldr	r3, [r7, #16]
}
 8007820:	4618      	mov	r0, r3
 8007822:	371c      	adds	r7, #28
 8007824:	46bd      	mov	sp, r7
 8007826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007828:	40023800 	.word	0x40023800
 800782c:	00f42400 	.word	0x00f42400
 8007830:	007a1200 	.word	0x007a1200
 8007834:	08015ff0 	.word	0x08015ff0

08007838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007838:	b480      	push	{r7}
 800783a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800783c:	4b02      	ldr	r3, [pc, #8]	; (8007848 <HAL_RCC_GetHCLKFreq+0x10>)
 800783e:	681b      	ldr	r3, [r3, #0]
}
 8007840:	4618      	mov	r0, r3
 8007842:	46bd      	mov	sp, r7
 8007844:	bc80      	pop	{r7}
 8007846:	4770      	bx	lr
 8007848:	20000000 	.word	0x20000000

0800784c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007850:	f7ff fff2 	bl	8007838 <HAL_RCC_GetHCLKFreq>
 8007854:	4601      	mov	r1, r0
 8007856:	4b05      	ldr	r3, [pc, #20]	; (800786c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	0a1b      	lsrs	r3, r3, #8
 800785c:	f003 0307 	and.w	r3, r3, #7
 8007860:	4a03      	ldr	r2, [pc, #12]	; (8007870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007862:	5cd3      	ldrb	r3, [r2, r3]
 8007864:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007868:	4618      	mov	r0, r3
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40023800 	.word	0x40023800
 8007870:	0801600c 	.word	0x0801600c

08007874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007878:	f7ff ffde 	bl	8007838 <HAL_RCC_GetHCLKFreq>
 800787c:	4601      	mov	r1, r0
 800787e:	4b05      	ldr	r3, [pc, #20]	; (8007894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	0adb      	lsrs	r3, r3, #11
 8007884:	f003 0307 	and.w	r3, r3, #7
 8007888:	4a03      	ldr	r2, [pc, #12]	; (8007898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800788a:	5cd3      	ldrb	r3, [r2, r3]
 800788c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007890:	4618      	mov	r0, r3
 8007892:	bd80      	pop	{r7, pc}
 8007894:	40023800 	.word	0x40023800
 8007898:	0801600c 	.word	0x0801600c

0800789c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	220f      	movs	r2, #15
 80078aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80078ac:	4b11      	ldr	r3, [pc, #68]	; (80078f4 <HAL_RCC_GetClockConfig+0x58>)
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	f003 0203 	and.w	r2, r3, #3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80078b8:	4b0e      	ldr	r3, [pc, #56]	; (80078f4 <HAL_RCC_GetClockConfig+0x58>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80078c4:	4b0b      	ldr	r3, [pc, #44]	; (80078f4 <HAL_RCC_GetClockConfig+0x58>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80078d0:	4b08      	ldr	r3, [pc, #32]	; (80078f4 <HAL_RCC_GetClockConfig+0x58>)
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	08db      	lsrs	r3, r3, #3
 80078d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80078de:	4b06      	ldr	r3, [pc, #24]	; (80078f8 <HAL_RCC_GetClockConfig+0x5c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0201 	and.w	r2, r3, #1
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	601a      	str	r2, [r3, #0]
}
 80078ea:	bf00      	nop
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bc80      	pop	{r7}
 80078f2:	4770      	bx	lr
 80078f4:	40023800 	.word	0x40023800
 80078f8:	40023c00 	.word	0x40023c00

080078fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007904:	2300      	movs	r3, #0
 8007906:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007908:	4b29      	ldr	r3, [pc, #164]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d12c      	bne.n	800796e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007914:	4b26      	ldr	r3, [pc, #152]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8007916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800791c:	2b00      	cmp	r3, #0
 800791e:	d005      	beq.n	800792c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8007920:	4b24      	ldr	r3, [pc, #144]	; (80079b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8007928:	617b      	str	r3, [r7, #20]
 800792a:	e016      	b.n	800795a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800792c:	4b20      	ldr	r3, [pc, #128]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800792e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007930:	4a1f      	ldr	r2, [pc, #124]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8007932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007936:	6253      	str	r3, [r2, #36]	; 0x24
 8007938:	4b1d      	ldr	r3, [pc, #116]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800793a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007940:	60fb      	str	r3, [r7, #12]
 8007942:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8007944:	4b1b      	ldr	r3, [pc, #108]	; (80079b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800794c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800794e:	4b18      	ldr	r3, [pc, #96]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8007950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007952:	4a17      	ldr	r2, [pc, #92]	; (80079b0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8007954:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007958:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007960:	d105      	bne.n	800796e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007968:	d101      	bne.n	800796e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800796a:	2301      	movs	r3, #1
 800796c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d105      	bne.n	8007980 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8007974:	4b10      	ldr	r3, [pc, #64]	; (80079b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a0f      	ldr	r2, [pc, #60]	; (80079b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800797a:	f043 0304 	orr.w	r3, r3, #4
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	4b0d      	ldr	r3, [pc, #52]	; (80079b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f023 0201 	bic.w	r2, r3, #1
 8007988:	490b      	ldr	r1, [pc, #44]	; (80079b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	4313      	orrs	r3, r2
 800798e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007990:	4b09      	ldr	r3, [pc, #36]	; (80079b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0301 	and.w	r3, r3, #1
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	429a      	cmp	r2, r3
 800799c:	d001      	beq.n	80079a2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e000      	b.n	80079a4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	371c      	adds	r7, #28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bc80      	pop	{r7}
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	40023800 	.word	0x40023800
 80079b4:	40007000 	.word	0x40007000
 80079b8:	40023c00 	.word	0x40023c00

080079bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b082      	sub	sp, #8
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d101      	bne.n	80079ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e07b      	b.n	8007ac6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d108      	bne.n	80079e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079de:	d009      	beq.n	80079f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	61da      	str	r2, [r3, #28]
 80079e6:	e005      	b.n	80079f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d106      	bne.n	8007a14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f7fa fb34 	bl	800207c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007a3c:	431a      	orrs	r2, r3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a46:	431a      	orrs	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	f003 0302 	and.w	r3, r3, #2
 8007a50:	431a      	orrs	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	f003 0301 	and.w	r3, r3, #1
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a64:	431a      	orrs	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	69db      	ldr	r3, [r3, #28]
 8007a6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6a1b      	ldr	r3, [r3, #32]
 8007a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a78:	ea42 0103 	orr.w	r1, r2, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a80:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	0c1b      	lsrs	r3, r3, #16
 8007a92:	f003 0104 	and.w	r1, r3, #4
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9a:	f003 0210 	and.w	r2, r3, #16
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	69da      	ldr	r2, [r3, #28]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ab4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b088      	sub	sp, #32
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	60f8      	str	r0, [r7, #12]
 8007ad6:	60b9      	str	r1, [r7, #8]
 8007ad8:	603b      	str	r3, [r7, #0]
 8007ada:	4613      	mov	r3, r2
 8007adc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d101      	bne.n	8007af0 <HAL_SPI_Transmit+0x22>
 8007aec:	2302      	movs	r3, #2
 8007aee:	e126      	b.n	8007d3e <HAL_SPI_Transmit+0x270>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007af8:	f7fc fa3a 	bl	8003f70 <HAL_GetTick>
 8007afc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007afe:	88fb      	ldrh	r3, [r7, #6]
 8007b00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d002      	beq.n	8007b14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007b0e:	2302      	movs	r3, #2
 8007b10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007b12:	e10b      	b.n	8007d2c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d002      	beq.n	8007b20 <HAL_SPI_Transmit+0x52>
 8007b1a:	88fb      	ldrh	r3, [r7, #6]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d102      	bne.n	8007b26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007b24:	e102      	b.n	8007d2c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2203      	movs	r2, #3
 8007b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	68ba      	ldr	r2, [r7, #8]
 8007b38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	88fa      	ldrh	r2, [r7, #6]
 8007b3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	88fa      	ldrh	r2, [r7, #6]
 8007b44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2200      	movs	r2, #0
 8007b56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b6c:	d10f      	bne.n	8007b8e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b98:	2b40      	cmp	r3, #64	; 0x40
 8007b9a:	d007      	beq.n	8007bac <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007baa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bb4:	d14b      	bne.n	8007c4e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d002      	beq.n	8007bc4 <HAL_SPI_Transmit+0xf6>
 8007bbe:	8afb      	ldrh	r3, [r7, #22]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d13e      	bne.n	8007c42 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc8:	881a      	ldrh	r2, [r3, #0]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd4:	1c9a      	adds	r2, r3, #2
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	3b01      	subs	r3, #1
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007be8:	e02b      	b.n	8007c42 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	f003 0302 	and.w	r3, r3, #2
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d112      	bne.n	8007c1e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bfc:	881a      	ldrh	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c08:	1c9a      	adds	r2, r3, #2
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	3b01      	subs	r3, #1
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	86da      	strh	r2, [r3, #54]	; 0x36
 8007c1c:	e011      	b.n	8007c42 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c1e:	f7fc f9a7 	bl	8003f70 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	683a      	ldr	r2, [r7, #0]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d803      	bhi.n	8007c36 <HAL_SPI_Transmit+0x168>
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c34:	d102      	bne.n	8007c3c <HAL_SPI_Transmit+0x16e>
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d102      	bne.n	8007c42 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c40:	e074      	b.n	8007d2c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1ce      	bne.n	8007bea <HAL_SPI_Transmit+0x11c>
 8007c4c:	e04c      	b.n	8007ce8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_SPI_Transmit+0x18e>
 8007c56:	8afb      	ldrh	r3, [r7, #22]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d140      	bne.n	8007cde <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	330c      	adds	r3, #12
 8007c66:	7812      	ldrb	r2, [r2, #0]
 8007c68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007c82:	e02c      	b.n	8007cde <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f003 0302 	and.w	r3, r3, #2
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d113      	bne.n	8007cba <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	330c      	adds	r3, #12
 8007c9c:	7812      	ldrb	r2, [r2, #0]
 8007c9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ca4:	1c5a      	adds	r2, r3, #1
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	86da      	strh	r2, [r3, #54]	; 0x36
 8007cb8:	e011      	b.n	8007cde <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cba:	f7fc f959 	bl	8003f70 <HAL_GetTick>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d803      	bhi.n	8007cd2 <HAL_SPI_Transmit+0x204>
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd0:	d102      	bne.n	8007cd8 <HAL_SPI_Transmit+0x20a>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d102      	bne.n	8007cde <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007cdc:	e026      	b.n	8007d2c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1cd      	bne.n	8007c84 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ce8:	69ba      	ldr	r2, [r7, #24]
 8007cea:	6839      	ldr	r1, [r7, #0]
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f000 f8b3 	bl	8007e58 <SPI_EndRxTxTransaction>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2220      	movs	r2, #32
 8007cfc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d10a      	bne.n	8007d1c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d06:	2300      	movs	r3, #0
 8007d08:	613b      	str	r3, [r7, #16]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	613b      	str	r3, [r7, #16]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	613b      	str	r3, [r7, #16]
 8007d1a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	77fb      	strb	r3, [r7, #31]
 8007d28:	e000      	b.n	8007d2c <HAL_SPI_Transmit+0x25e>
  }

error:
 8007d2a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007d3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3720      	adds	r7, #32
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
	...

08007d48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b088      	sub	sp, #32
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	603b      	str	r3, [r7, #0]
 8007d54:	4613      	mov	r3, r2
 8007d56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d58:	f7fc f90a 	bl	8003f70 <HAL_GetTick>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d60:	1a9b      	subs	r3, r3, r2
 8007d62:	683a      	ldr	r2, [r7, #0]
 8007d64:	4413      	add	r3, r2
 8007d66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007d68:	f7fc f902 	bl	8003f70 <HAL_GetTick>
 8007d6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007d6e:	4b39      	ldr	r3, [pc, #228]	; (8007e54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	015b      	lsls	r3, r3, #5
 8007d74:	0d1b      	lsrs	r3, r3, #20
 8007d76:	69fa      	ldr	r2, [r7, #28]
 8007d78:	fb02 f303 	mul.w	r3, r2, r3
 8007d7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d7e:	e054      	b.n	8007e2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d86:	d050      	beq.n	8007e2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d88:	f7fc f8f2 	bl	8003f70 <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	69fa      	ldr	r2, [r7, #28]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d902      	bls.n	8007d9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d13d      	bne.n	8007e1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	685a      	ldr	r2, [r3, #4]
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007dac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007db6:	d111      	bne.n	8007ddc <SPI_WaitFlagStateUntilTimeout+0x94>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dc0:	d004      	beq.n	8007dcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dca:	d107      	bne.n	8007ddc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007de4:	d10f      	bne.n	8007e06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e017      	b.n	8007e4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d101      	bne.n	8007e24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007e20:	2300      	movs	r3, #0
 8007e22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	3b01      	subs	r3, #1
 8007e28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	689a      	ldr	r2, [r3, #8]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	4013      	ands	r3, r2
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	bf0c      	ite	eq
 8007e3a:	2301      	moveq	r3, #1
 8007e3c:	2300      	movne	r3, #0
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	461a      	mov	r2, r3
 8007e42:	79fb      	ldrb	r3, [r7, #7]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d19b      	bne.n	8007d80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3720      	adds	r7, #32
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	20000000 	.word	0x20000000

08007e58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b088      	sub	sp, #32
 8007e5c:	af02      	add	r7, sp, #8
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e64:	4b1b      	ldr	r3, [pc, #108]	; (8007ed4 <SPI_EndRxTxTransaction+0x7c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a1b      	ldr	r2, [pc, #108]	; (8007ed8 <SPI_EndRxTxTransaction+0x80>)
 8007e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e6e:	0d5b      	lsrs	r3, r3, #21
 8007e70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e74:	fb02 f303 	mul.w	r3, r2, r3
 8007e78:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e82:	d112      	bne.n	8007eaa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2180      	movs	r1, #128	; 0x80
 8007e8e:	68f8      	ldr	r0, [r7, #12]
 8007e90:	f7ff ff5a 	bl	8007d48 <SPI_WaitFlagStateUntilTimeout>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d016      	beq.n	8007ec8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e9e:	f043 0220 	orr.w	r2, r3, #32
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ea6:	2303      	movs	r3, #3
 8007ea8:	e00f      	b.n	8007eca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ec0:	2b80      	cmp	r3, #128	; 0x80
 8007ec2:	d0f2      	beq.n	8007eaa <SPI_EndRxTxTransaction+0x52>
 8007ec4:	e000      	b.n	8007ec8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007ec6:	bf00      	nop
  }

  return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3718      	adds	r7, #24
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	20000000 	.word	0x20000000
 8007ed8:	165e9f81 	.word	0x165e9f81

08007edc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b082      	sub	sp, #8
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d101      	bne.n	8007eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e031      	b.n	8007f52 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d106      	bne.n	8007f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f7fa fb0a 	bl	800251c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	3304      	adds	r3, #4
 8007f18:	4619      	mov	r1, r3
 8007f1a:	4610      	mov	r0, r2
 8007f1c:	f000 fe6e 	bl	8008bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
	...

08007f5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b085      	sub	sp, #20
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d001      	beq.n	8007f74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e032      	b.n	8007fda <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f84:	d00e      	beq.n	8007fa4 <HAL_TIM_Base_Start+0x48>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a16      	ldr	r2, [pc, #88]	; (8007fe4 <HAL_TIM_Base_Start+0x88>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d009      	beq.n	8007fa4 <HAL_TIM_Base_Start+0x48>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a14      	ldr	r2, [pc, #80]	; (8007fe8 <HAL_TIM_Base_Start+0x8c>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d004      	beq.n	8007fa4 <HAL_TIM_Base_Start+0x48>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a13      	ldr	r2, [pc, #76]	; (8007fec <HAL_TIM_Base_Start+0x90>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d111      	bne.n	8007fc8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	f003 0307 	and.w	r3, r3, #7
 8007fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b06      	cmp	r3, #6
 8007fb4:	d010      	beq.n	8007fd8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f042 0201 	orr.w	r2, r2, #1
 8007fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fc6:	e007      	b.n	8007fd8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f042 0201 	orr.w	r2, r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3714      	adds	r7, #20
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bc80      	pop	{r7}
 8007fe2:	4770      	bx	lr
 8007fe4:	40000400 	.word	0x40000400
 8007fe8:	40000800 	.word	0x40000800
 8007fec:	40010800 	.word	0x40010800

08007ff0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	2b01      	cmp	r3, #1
 8008002:	d001      	beq.n	8008008 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e03a      	b.n	800807e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2202      	movs	r2, #2
 800800c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68da      	ldr	r2, [r3, #12]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0201 	orr.w	r2, r2, #1
 800801e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008028:	d00e      	beq.n	8008048 <HAL_TIM_Base_Start_IT+0x58>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a16      	ldr	r2, [pc, #88]	; (8008088 <HAL_TIM_Base_Start_IT+0x98>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d009      	beq.n	8008048 <HAL_TIM_Base_Start_IT+0x58>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a14      	ldr	r2, [pc, #80]	; (800808c <HAL_TIM_Base_Start_IT+0x9c>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d004      	beq.n	8008048 <HAL_TIM_Base_Start_IT+0x58>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a13      	ldr	r2, [pc, #76]	; (8008090 <HAL_TIM_Base_Start_IT+0xa0>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d111      	bne.n	800806c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	f003 0307 	and.w	r3, r3, #7
 8008052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2b06      	cmp	r3, #6
 8008058:	d010      	beq.n	800807c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f042 0201 	orr.w	r2, r2, #1
 8008068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800806a:	e007      	b.n	800807c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 0201 	orr.w	r2, r2, #1
 800807a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3714      	adds	r7, #20
 8008082:	46bd      	mov	sp, r7
 8008084:	bc80      	pop	{r7}
 8008086:	4770      	bx	lr
 8008088:	40000400 	.word	0x40000400
 800808c:	40000800 	.word	0x40000800
 8008090:	40010800 	.word	0x40010800

08008094 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68da      	ldr	r2, [r3, #12]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f022 0201 	bic.w	r2, r2, #1
 80080aa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	6a1a      	ldr	r2, [r3, #32]
 80080b2:	f241 1311 	movw	r3, #4369	; 0x1111
 80080b6:	4013      	ands	r3, r2
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d107      	bne.n	80080cc <HAL_TIM_Base_Stop_IT+0x38>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f022 0201 	bic.w	r2, r2, #1
 80080ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	bc80      	pop	{r7}
 80080de:	4770      	bx	lr

080080e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e031      	b.n	8008156 <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d106      	bne.n	800810c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f829 	bl	800815e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2202      	movs	r2, #2
 8008110:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	3304      	adds	r3, #4
 800811c:	4619      	mov	r1, r3
 800811e:	4610      	mov	r0, r2
 8008120:	f000 fd6c 	bl	8008bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}

0800815e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800815e:	b480      	push	{r7}
 8008160:	b083      	sub	sp, #12
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008166:	bf00      	nop
 8008168:	370c      	adds	r7, #12
 800816a:	46bd      	mov	sp, r7
 800816c:	bc80      	pop	{r7}
 800816e:	4770      	bx	lr

08008170 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d109      	bne.n	8008194 <HAL_TIM_PWM_Start+0x24>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008186:	b2db      	uxtb	r3, r3
 8008188:	2b01      	cmp	r3, #1
 800818a:	bf14      	ite	ne
 800818c:	2301      	movne	r3, #1
 800818e:	2300      	moveq	r3, #0
 8008190:	b2db      	uxtb	r3, r3
 8008192:	e022      	b.n	80081da <HAL_TIM_PWM_Start+0x6a>
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	2b04      	cmp	r3, #4
 8008198:	d109      	bne.n	80081ae <HAL_TIM_PWM_Start+0x3e>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	bf14      	ite	ne
 80081a6:	2301      	movne	r3, #1
 80081a8:	2300      	moveq	r3, #0
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	e015      	b.n	80081da <HAL_TIM_PWM_Start+0x6a>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b08      	cmp	r3, #8
 80081b2:	d109      	bne.n	80081c8 <HAL_TIM_PWM_Start+0x58>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b01      	cmp	r3, #1
 80081be:	bf14      	ite	ne
 80081c0:	2301      	movne	r3, #1
 80081c2:	2300      	moveq	r3, #0
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	e008      	b.n	80081da <HAL_TIM_PWM_Start+0x6a>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	bf14      	ite	ne
 80081d4:	2301      	movne	r3, #1
 80081d6:	2300      	moveq	r3, #0
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d001      	beq.n	80081e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e051      	b.n	8008286 <HAL_TIM_PWM_Start+0x116>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d104      	bne.n	80081f2 <HAL_TIM_PWM_Start+0x82>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2202      	movs	r2, #2
 80081ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80081f0:	e013      	b.n	800821a <HAL_TIM_PWM_Start+0xaa>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b04      	cmp	r3, #4
 80081f6:	d104      	bne.n	8008202 <HAL_TIM_PWM_Start+0x92>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2202      	movs	r2, #2
 80081fc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008200:	e00b      	b.n	800821a <HAL_TIM_PWM_Start+0xaa>
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b08      	cmp	r3, #8
 8008206:	d104      	bne.n	8008212 <HAL_TIM_PWM_Start+0xa2>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2202      	movs	r2, #2
 800820c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008210:	e003      	b.n	800821a <HAL_TIM_PWM_Start+0xaa>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2202      	movs	r2, #2
 8008216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2201      	movs	r2, #1
 8008220:	6839      	ldr	r1, [r7, #0]
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fff9 	bl	800921a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008230:	d00e      	beq.n	8008250 <HAL_TIM_PWM_Start+0xe0>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a16      	ldr	r2, [pc, #88]	; (8008290 <HAL_TIM_PWM_Start+0x120>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d009      	beq.n	8008250 <HAL_TIM_PWM_Start+0xe0>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a14      	ldr	r2, [pc, #80]	; (8008294 <HAL_TIM_PWM_Start+0x124>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d004      	beq.n	8008250 <HAL_TIM_PWM_Start+0xe0>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a13      	ldr	r2, [pc, #76]	; (8008298 <HAL_TIM_PWM_Start+0x128>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d111      	bne.n	8008274 <HAL_TIM_PWM_Start+0x104>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f003 0307 	and.w	r3, r3, #7
 800825a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2b06      	cmp	r3, #6
 8008260:	d010      	beq.n	8008284 <HAL_TIM_PWM_Start+0x114>
    {
      __HAL_TIM_ENABLE(htim);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0201 	orr.w	r2, r2, #1
 8008270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008272:	e007      	b.n	8008284 <HAL_TIM_PWM_Start+0x114>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0201 	orr.w	r2, r2, #1
 8008282:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}
 800828e:	bf00      	nop
 8008290:	40000400 	.word	0x40000400
 8008294:	40000800 	.word	0x40000800
 8008298:	40010800 	.word	0x40010800

0800829c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e031      	b.n	8008312 <HAL_TIM_IC_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d106      	bne.n	80082c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f829 	bl	800831a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2202      	movs	r2, #2
 80082cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3304      	adds	r3, #4
 80082d8:	4619      	mov	r1, r3
 80082da:	4610      	mov	r0, r2
 80082dc:	f000 fc8e 	bl	8008bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3708      	adds	r7, #8
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800831a:	b480      	push	{r7}
 800831c:	b083      	sub	sp, #12
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008322:	bf00      	nop
 8008324:	370c      	adds	r7, #12
 8008326:	46bd      	mov	sp, r7
 8008328:	bc80      	pop	{r7}
 800832a:	4770      	bx	lr

0800832c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d104      	bne.n	8008346 <HAL_TIM_IC_Start_IT+0x1a>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008342:	b2db      	uxtb	r3, r3
 8008344:	e013      	b.n	800836e <HAL_TIM_IC_Start_IT+0x42>
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	2b04      	cmp	r3, #4
 800834a:	d104      	bne.n	8008356 <HAL_TIM_IC_Start_IT+0x2a>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8008352:	b2db      	uxtb	r3, r3
 8008354:	e00b      	b.n	800836e <HAL_TIM_IC_Start_IT+0x42>
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	2b08      	cmp	r3, #8
 800835a:	d104      	bne.n	8008366 <HAL_TIM_IC_Start_IT+0x3a>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008362:	b2db      	uxtb	r3, r3
 8008364:	e003      	b.n	800836e <HAL_TIM_IC_Start_IT+0x42>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800836c:	b2db      	uxtb	r3, r3
 800836e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008370:	7bfb      	ldrb	r3, [r7, #15]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d001      	beq.n	800837a <HAL_TIM_IC_Start_IT+0x4e>
  {
    return HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	e097      	b.n	80084aa <HAL_TIM_IC_Start_IT+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d104      	bne.n	800838a <HAL_TIM_IC_Start_IT+0x5e>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2202      	movs	r2, #2
 8008384:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008388:	e013      	b.n	80083b2 <HAL_TIM_IC_Start_IT+0x86>
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	2b04      	cmp	r3, #4
 800838e:	d104      	bne.n	800839a <HAL_TIM_IC_Start_IT+0x6e>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2202      	movs	r2, #2
 8008394:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008398:	e00b      	b.n	80083b2 <HAL_TIM_IC_Start_IT+0x86>
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2b08      	cmp	r3, #8
 800839e:	d104      	bne.n	80083aa <HAL_TIM_IC_Start_IT+0x7e>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2202      	movs	r2, #2
 80083a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80083a8:	e003      	b.n	80083b2 <HAL_TIM_IC_Start_IT+0x86>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2202      	movs	r2, #2
 80083ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b0c      	cmp	r3, #12
 80083b6:	d841      	bhi.n	800843c <HAL_TIM_IC_Start_IT+0x110>
 80083b8:	a201      	add	r2, pc, #4	; (adr r2, 80083c0 <HAL_TIM_IC_Start_IT+0x94>)
 80083ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083be:	bf00      	nop
 80083c0:	080083f5 	.word	0x080083f5
 80083c4:	0800843d 	.word	0x0800843d
 80083c8:	0800843d 	.word	0x0800843d
 80083cc:	0800843d 	.word	0x0800843d
 80083d0:	08008407 	.word	0x08008407
 80083d4:	0800843d 	.word	0x0800843d
 80083d8:	0800843d 	.word	0x0800843d
 80083dc:	0800843d 	.word	0x0800843d
 80083e0:	08008419 	.word	0x08008419
 80083e4:	0800843d 	.word	0x0800843d
 80083e8:	0800843d 	.word	0x0800843d
 80083ec:	0800843d 	.word	0x0800843d
 80083f0:	0800842b 	.word	0x0800842b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68da      	ldr	r2, [r3, #12]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f042 0202 	orr.w	r2, r2, #2
 8008402:	60da      	str	r2, [r3, #12]
      break;
 8008404:	e01b      	b.n	800843e <HAL_TIM_IC_Start_IT+0x112>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	68da      	ldr	r2, [r3, #12]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f042 0204 	orr.w	r2, r2, #4
 8008414:	60da      	str	r2, [r3, #12]
      break;
 8008416:	e012      	b.n	800843e <HAL_TIM_IC_Start_IT+0x112>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68da      	ldr	r2, [r3, #12]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f042 0208 	orr.w	r2, r2, #8
 8008426:	60da      	str	r2, [r3, #12]
      break;
 8008428:	e009      	b.n	800843e <HAL_TIM_IC_Start_IT+0x112>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f042 0210 	orr.w	r2, r2, #16
 8008438:	60da      	str	r2, [r3, #12]
      break;
 800843a:	e000      	b.n	800843e <HAL_TIM_IC_Start_IT+0x112>
    }

    default:
      break;
 800843c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2201      	movs	r2, #1
 8008444:	6839      	ldr	r1, [r7, #0]
 8008446:	4618      	mov	r0, r3
 8008448:	f000 fee7 	bl	800921a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008454:	d00e      	beq.n	8008474 <HAL_TIM_IC_Start_IT+0x148>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a16      	ldr	r2, [pc, #88]	; (80084b4 <HAL_TIM_IC_Start_IT+0x188>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d009      	beq.n	8008474 <HAL_TIM_IC_Start_IT+0x148>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a14      	ldr	r2, [pc, #80]	; (80084b8 <HAL_TIM_IC_Start_IT+0x18c>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d004      	beq.n	8008474 <HAL_TIM_IC_Start_IT+0x148>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a13      	ldr	r2, [pc, #76]	; (80084bc <HAL_TIM_IC_Start_IT+0x190>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d111      	bne.n	8008498 <HAL_TIM_IC_Start_IT+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	f003 0307 	and.w	r3, r3, #7
 800847e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2b06      	cmp	r3, #6
 8008484:	d010      	beq.n	80084a8 <HAL_TIM_IC_Start_IT+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f042 0201 	orr.w	r2, r2, #1
 8008494:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008496:	e007      	b.n	80084a8 <HAL_TIM_IC_Start_IT+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f042 0201 	orr.w	r2, r2, #1
 80084a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	40000400 	.word	0x40000400
 80084b8:	40000800 	.word	0x40000800
 80084bc:	40010800 	.word	0x40010800

080084c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d101      	bne.n	80084d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e08f      	b.n	80085f4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d106      	bne.n	80084ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f7f9 fff1 	bl	80024d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2202      	movs	r2, #2
 80084f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	6812      	ldr	r2, [r2, #0]
 8008500:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008504:	f023 0307 	bic.w	r3, r3, #7
 8008508:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	3304      	adds	r3, #4
 8008512:	4619      	mov	r1, r3
 8008514:	4610      	mov	r0, r2
 8008516:	f000 fb71 	bl	8008bfc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	6a1b      	ldr	r3, [r3, #32]
 8008530:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	4313      	orrs	r3, r2
 800853a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	689a      	ldr	r2, [r3, #8]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	699b      	ldr	r3, [r3, #24]
 8008550:	021b      	lsls	r3, r3, #8
 8008552:	4313      	orrs	r3, r2
 8008554:	693a      	ldr	r2, [r7, #16]
 8008556:	4313      	orrs	r3, r2
 8008558:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008560:	f023 030c 	bic.w	r3, r3, #12
 8008564:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800856c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008570:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	68da      	ldr	r2, [r3, #12]
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	021b      	lsls	r3, r3, #8
 800857c:	4313      	orrs	r3, r2
 800857e:	693a      	ldr	r2, [r7, #16]
 8008580:	4313      	orrs	r3, r2
 8008582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	011a      	lsls	r2, r3, #4
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	031b      	lsls	r3, r3, #12
 8008590:	4313      	orrs	r3, r2
 8008592:	693a      	ldr	r2, [r7, #16]
 8008594:	4313      	orrs	r3, r2
 8008596:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800859e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80085a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	695b      	ldr	r3, [r3, #20]
 80085b0:	011b      	lsls	r3, r3, #4
 80085b2:	4313      	orrs	r3, r2
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	693a      	ldr	r2, [r7, #16]
 80085c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3718      	adds	r7, #24
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b082      	sub	sp, #8
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	f003 0302 	and.w	r3, r3, #2
 800860e:	2b02      	cmp	r3, #2
 8008610:	d122      	bne.n	8008658 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	f003 0302 	and.w	r3, r3, #2
 800861c:	2b02      	cmp	r3, #2
 800861e:	d11b      	bne.n	8008658 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f06f 0202 	mvn.w	r2, #2
 8008628:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	f003 0303 	and.w	r3, r3, #3
 800863a:	2b00      	cmp	r3, #0
 800863c:	d003      	beq.n	8008646 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f7fa fb8e 	bl	8002d60 <HAL_TIM_IC_CaptureCallback>
 8008644:	e005      	b.n	8008652 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fabd 	bl	8008bc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fac3 	bl	8008bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	f003 0304 	and.w	r3, r3, #4
 8008662:	2b04      	cmp	r3, #4
 8008664:	d122      	bne.n	80086ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	f003 0304 	and.w	r3, r3, #4
 8008670:	2b04      	cmp	r3, #4
 8008672:	d11b      	bne.n	80086ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f06f 0204 	mvn.w	r2, #4
 800867c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2202      	movs	r2, #2
 8008682:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	699b      	ldr	r3, [r3, #24]
 800868a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800868e:	2b00      	cmp	r3, #0
 8008690:	d003      	beq.n	800869a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f7fa fb64 	bl	8002d60 <HAL_TIM_IC_CaptureCallback>
 8008698:	e005      	b.n	80086a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 fa93 	bl	8008bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 fa99 	bl	8008bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	f003 0308 	and.w	r3, r3, #8
 80086b6:	2b08      	cmp	r3, #8
 80086b8:	d122      	bne.n	8008700 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	f003 0308 	and.w	r3, r3, #8
 80086c4:	2b08      	cmp	r3, #8
 80086c6:	d11b      	bne.n	8008700 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f06f 0208 	mvn.w	r2, #8
 80086d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2204      	movs	r2, #4
 80086d6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	69db      	ldr	r3, [r3, #28]
 80086de:	f003 0303 	and.w	r3, r3, #3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d003      	beq.n	80086ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7fa fb3a 	bl	8002d60 <HAL_TIM_IC_CaptureCallback>
 80086ec:	e005      	b.n	80086fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fa69 	bl	8008bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fa6f 	bl	8008bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	f003 0310 	and.w	r3, r3, #16
 800870a:	2b10      	cmp	r3, #16
 800870c:	d122      	bne.n	8008754 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	f003 0310 	and.w	r3, r3, #16
 8008718:	2b10      	cmp	r3, #16
 800871a:	d11b      	bne.n	8008754 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f06f 0210 	mvn.w	r2, #16
 8008724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2208      	movs	r2, #8
 800872a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	69db      	ldr	r3, [r3, #28]
 8008732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008736:	2b00      	cmp	r3, #0
 8008738:	d003      	beq.n	8008742 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f7fa fb10 	bl	8002d60 <HAL_TIM_IC_CaptureCallback>
 8008740:	e005      	b.n	800874e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 fa3f 	bl	8008bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fa45 	bl	8008bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	691b      	ldr	r3, [r3, #16]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b01      	cmp	r3, #1
 8008760:	d10e      	bne.n	8008780 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b01      	cmp	r3, #1
 800876e:	d107      	bne.n	8008780 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f06f 0201 	mvn.w	r2, #1
 8008778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7fa fac6 	bl	8002d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800878a:	2b40      	cmp	r3, #64	; 0x40
 800878c:	d10e      	bne.n	80087ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008798:	2b40      	cmp	r3, #64	; 0x40
 800879a:	d107      	bne.n	80087ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80087a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fa1f 	bl	8008bea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087ac:	bf00      	nop
 80087ae:	3708      	adds	r7, #8
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d101      	bne.n	80087ce <HAL_TIM_IC_ConfigChannel+0x1a>
 80087ca:	2302      	movs	r3, #2
 80087cc:	e082      	b.n	80088d4 <HAL_TIM_IC_ConfigChannel+0x120>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (Channel == TIM_CHANNEL_1)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d11b      	bne.n	8008814 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6818      	ldr	r0, [r3, #0]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	6819      	ldr	r1, [r3, #0]
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	f000 fb6c 	bl	8008ec8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	699a      	ldr	r2, [r3, #24]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f022 020c 	bic.w	r2, r2, #12
 80087fe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	6999      	ldr	r1, [r3, #24]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	689a      	ldr	r2, [r3, #8]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	619a      	str	r2, [r3, #24]
 8008812:	e05a      	b.n	80088ca <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b04      	cmp	r3, #4
 8008818:	d11c      	bne.n	8008854 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	6818      	ldr	r0, [r3, #0]
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	6819      	ldr	r1, [r3, #0]
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	685a      	ldr	r2, [r3, #4]
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	f000 fbdb 	bl	8008fe4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	699a      	ldr	r2, [r3, #24]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800883c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	6999      	ldr	r1, [r3, #24]
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	021a      	lsls	r2, r3, #8
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	430a      	orrs	r2, r1
 8008850:	619a      	str	r2, [r3, #24]
 8008852:	e03a      	b.n	80088ca <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b08      	cmp	r3, #8
 8008858:	d11b      	bne.n	8008892 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6818      	ldr	r0, [r3, #0]
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	6819      	ldr	r1, [r3, #0]
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	685a      	ldr	r2, [r3, #4]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f000 fc26 	bl	80090ba <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	69da      	ldr	r2, [r3, #28]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f022 020c 	bic.w	r2, r2, #12
 800887c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	69d9      	ldr	r1, [r3, #28]
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	689a      	ldr	r2, [r3, #8]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	430a      	orrs	r2, r1
 800888e:	61da      	str	r2, [r3, #28]
 8008890:	e01b      	b.n	80088ca <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6818      	ldr	r0, [r3, #0]
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	6819      	ldr	r1, [r3, #0]
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	685a      	ldr	r2, [r3, #4]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	f000 fc45 	bl	8009130 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	69da      	ldr	r2, [r3, #28]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80088b4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	69d9      	ldr	r1, [r3, #28]
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	021a      	lsls	r2, r3, #8
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	430a      	orrs	r2, r1
 80088c8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3710      	adds	r7, #16
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d101      	bne.n	80088f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80088f2:	2302      	movs	r3, #2
 80088f4:	e0ac      	b.n	8008a50 <HAL_TIM_PWM_ConfigChannel+0x174>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2b0c      	cmp	r3, #12
 8008902:	f200 809f 	bhi.w	8008a44 <HAL_TIM_PWM_ConfigChannel+0x168>
 8008906:	a201      	add	r2, pc, #4	; (adr r2, 800890c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800890c:	08008941 	.word	0x08008941
 8008910:	08008a45 	.word	0x08008a45
 8008914:	08008a45 	.word	0x08008a45
 8008918:	08008a45 	.word	0x08008a45
 800891c:	08008981 	.word	0x08008981
 8008920:	08008a45 	.word	0x08008a45
 8008924:	08008a45 	.word	0x08008a45
 8008928:	08008a45 	.word	0x08008a45
 800892c:	080089c3 	.word	0x080089c3
 8008930:	08008a45 	.word	0x08008a45
 8008934:	08008a45 	.word	0x08008a45
 8008938:	08008a45 	.word	0x08008a45
 800893c:	08008a03 	.word	0x08008a03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68b9      	ldr	r1, [r7, #8]
 8008946:	4618      	mov	r0, r3
 8008948:	f000 f9c8 	bl	8008cdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	699a      	ldr	r2, [r3, #24]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f042 0208 	orr.w	r2, r2, #8
 800895a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	699a      	ldr	r2, [r3, #24]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0204 	bic.w	r2, r2, #4
 800896a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6999      	ldr	r1, [r3, #24]
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	430a      	orrs	r2, r1
 800897c:	619a      	str	r2, [r3, #24]
      break;
 800897e:	e062      	b.n	8008a46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68b9      	ldr	r1, [r7, #8]
 8008986:	4618      	mov	r0, r3
 8008988:	f000 f9e4 	bl	8008d54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	699a      	ldr	r2, [r3, #24]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800899a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	699a      	ldr	r2, [r3, #24]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6999      	ldr	r1, [r3, #24]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	021a      	lsls	r2, r3, #8
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	430a      	orrs	r2, r1
 80089be:	619a      	str	r2, [r3, #24]
      break;
 80089c0:	e041      	b.n	8008a46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68b9      	ldr	r1, [r7, #8]
 80089c8:	4618      	mov	r0, r3
 80089ca:	f000 fa01 	bl	8008dd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	69da      	ldr	r2, [r3, #28]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f042 0208 	orr.w	r2, r2, #8
 80089dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	69da      	ldr	r2, [r3, #28]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 0204 	bic.w	r2, r2, #4
 80089ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69d9      	ldr	r1, [r3, #28]
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	68da      	ldr	r2, [r3, #12]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	430a      	orrs	r2, r1
 80089fe:	61da      	str	r2, [r3, #28]
      break;
 8008a00:	e021      	b.n	8008a46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68b9      	ldr	r1, [r7, #8]
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fa1e 	bl	8008e4a <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	69da      	ldr	r2, [r3, #28]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	69da      	ldr	r2, [r3, #28]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	69d9      	ldr	r1, [r3, #28]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	68db      	ldr	r3, [r3, #12]
 8008a38:	021a      	lsls	r2, r3, #8
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	430a      	orrs	r2, r1
 8008a40:	61da      	str	r2, [r3, #28]
      break;
 8008a42:	e000      	b.n	8008a46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008a44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3710      	adds	r7, #16
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d101      	bne.n	8008a70 <HAL_TIM_ConfigClockSource+0x18>
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	e0a6      	b.n	8008bbe <HAL_TIM_ConfigClockSource+0x166>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a96:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2b40      	cmp	r3, #64	; 0x40
 8008aa6:	d067      	beq.n	8008b78 <HAL_TIM_ConfigClockSource+0x120>
 8008aa8:	2b40      	cmp	r3, #64	; 0x40
 8008aaa:	d80b      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x6c>
 8008aac:	2b10      	cmp	r3, #16
 8008aae:	d073      	beq.n	8008b98 <HAL_TIM_ConfigClockSource+0x140>
 8008ab0:	2b10      	cmp	r3, #16
 8008ab2:	d802      	bhi.n	8008aba <HAL_TIM_ConfigClockSource+0x62>
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d06f      	beq.n	8008b98 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008ab8:	e078      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008aba:	2b20      	cmp	r3, #32
 8008abc:	d06c      	beq.n	8008b98 <HAL_TIM_ConfigClockSource+0x140>
 8008abe:	2b30      	cmp	r3, #48	; 0x30
 8008ac0:	d06a      	beq.n	8008b98 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008ac2:	e073      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008ac4:	2b70      	cmp	r3, #112	; 0x70
 8008ac6:	d00d      	beq.n	8008ae4 <HAL_TIM_ConfigClockSource+0x8c>
 8008ac8:	2b70      	cmp	r3, #112	; 0x70
 8008aca:	d804      	bhi.n	8008ad6 <HAL_TIM_ConfigClockSource+0x7e>
 8008acc:	2b50      	cmp	r3, #80	; 0x50
 8008ace:	d033      	beq.n	8008b38 <HAL_TIM_ConfigClockSource+0xe0>
 8008ad0:	2b60      	cmp	r3, #96	; 0x60
 8008ad2:	d041      	beq.n	8008b58 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008ad4:	e06a      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ada:	d066      	beq.n	8008baa <HAL_TIM_ConfigClockSource+0x152>
 8008adc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ae0:	d017      	beq.n	8008b12 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008ae2:	e063      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6818      	ldr	r0, [r3, #0]
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	6899      	ldr	r1, [r3, #8]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	685a      	ldr	r2, [r3, #4]
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f000 fb72 	bl	80091dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008b06:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	609a      	str	r2, [r3, #8]
      break;
 8008b10:	e04c      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6818      	ldr	r0, [r3, #0]
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	6899      	ldr	r1, [r3, #8]
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	f000 fb5b 	bl	80091dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	689a      	ldr	r2, [r3, #8]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b34:	609a      	str	r2, [r3, #8]
      break;
 8008b36:	e039      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	6859      	ldr	r1, [r3, #4]
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	461a      	mov	r2, r3
 8008b46:	f000 fa1f 	bl	8008f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2150      	movs	r1, #80	; 0x50
 8008b50:	4618      	mov	r0, r3
 8008b52:	f000 fb29 	bl	80091a8 <TIM_ITRx_SetConfig>
      break;
 8008b56:	e029      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6818      	ldr	r0, [r3, #0]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	6859      	ldr	r1, [r3, #4]
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	461a      	mov	r2, r3
 8008b66:	f000 fa79 	bl	800905c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	2160      	movs	r1, #96	; 0x60
 8008b70:	4618      	mov	r0, r3
 8008b72:	f000 fb19 	bl	80091a8 <TIM_ITRx_SetConfig>
      break;
 8008b76:	e019      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6818      	ldr	r0, [r3, #0]
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	6859      	ldr	r1, [r3, #4]
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	461a      	mov	r2, r3
 8008b86:	f000 f9ff 	bl	8008f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2140      	movs	r1, #64	; 0x40
 8008b90:	4618      	mov	r0, r3
 8008b92:	f000 fb09 	bl	80091a8 <TIM_ITRx_SetConfig>
      break;
 8008b96:	e009      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	4610      	mov	r0, r2
 8008ba4:	f000 fb00 	bl	80091a8 <TIM_ITRx_SetConfig>
        break;
 8008ba8:	e000      	b.n	8008bac <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008baa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8008bbc:	2300      	movs	r3, #0
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008bc6:	b480      	push	{r7}
 8008bc8:	b083      	sub	sp, #12
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bce:	bf00      	nop
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bc80      	pop	{r7}
 8008bd6:	4770      	bx	lr

08008bd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008be0:	bf00      	nop
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bc80      	pop	{r7}
 8008be8:	4770      	bx	lr

08008bea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008bea:	b480      	push	{r7}
 8008bec:	b083      	sub	sp, #12
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008bf2:	bf00      	nop
 8008bf4:	370c      	adds	r7, #12
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bc80      	pop	{r7}
 8008bfa:	4770      	bx	lr

08008bfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b085      	sub	sp, #20
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c12:	d00f      	beq.n	8008c34 <TIM_Base_SetConfig+0x38>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a2b      	ldr	r2, [pc, #172]	; (8008cc4 <TIM_Base_SetConfig+0xc8>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d00b      	beq.n	8008c34 <TIM_Base_SetConfig+0x38>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a2a      	ldr	r2, [pc, #168]	; (8008cc8 <TIM_Base_SetConfig+0xcc>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d007      	beq.n	8008c34 <TIM_Base_SetConfig+0x38>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a29      	ldr	r2, [pc, #164]	; (8008ccc <TIM_Base_SetConfig+0xd0>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d003      	beq.n	8008c34 <TIM_Base_SetConfig+0x38>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a28      	ldr	r2, [pc, #160]	; (8008cd0 <TIM_Base_SetConfig+0xd4>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d108      	bne.n	8008c46 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	4313      	orrs	r3, r2
 8008c44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c4c:	d017      	beq.n	8008c7e <TIM_Base_SetConfig+0x82>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4a1c      	ldr	r2, [pc, #112]	; (8008cc4 <TIM_Base_SetConfig+0xc8>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d013      	beq.n	8008c7e <TIM_Base_SetConfig+0x82>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	4a1b      	ldr	r2, [pc, #108]	; (8008cc8 <TIM_Base_SetConfig+0xcc>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d00f      	beq.n	8008c7e <TIM_Base_SetConfig+0x82>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4a1a      	ldr	r2, [pc, #104]	; (8008ccc <TIM_Base_SetConfig+0xd0>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d00b      	beq.n	8008c7e <TIM_Base_SetConfig+0x82>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	4a19      	ldr	r2, [pc, #100]	; (8008cd0 <TIM_Base_SetConfig+0xd4>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d007      	beq.n	8008c7e <TIM_Base_SetConfig+0x82>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4a18      	ldr	r2, [pc, #96]	; (8008cd4 <TIM_Base_SetConfig+0xd8>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d003      	beq.n	8008c7e <TIM_Base_SetConfig+0x82>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a17      	ldr	r2, [pc, #92]	; (8008cd8 <TIM_Base_SetConfig+0xdc>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d108      	bne.n	8008c90 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	689a      	ldr	r2, [r3, #8]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	615a      	str	r2, [r3, #20]
}
 8008cba:	bf00      	nop
 8008cbc:	3714      	adds	r7, #20
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bc80      	pop	{r7}
 8008cc2:	4770      	bx	lr
 8008cc4:	40000400 	.word	0x40000400
 8008cc8:	40000800 	.word	0x40000800
 8008ccc:	40000c00 	.word	0x40000c00
 8008cd0:	40010800 	.word	0x40010800
 8008cd4:	40010c00 	.word	0x40010c00
 8008cd8:	40011000 	.word	0x40011000

08008cdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b087      	sub	sp, #28
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	f023 0201 	bic.w	r2, r3, #1
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6a1b      	ldr	r3, [r3, #32]
 8008cf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	699b      	ldr	r3, [r3, #24]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 0303 	bic.w	r3, r3, #3
 8008d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	f023 0302 	bic.w	r3, r3, #2
 8008d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	685a      	ldr	r2, [r3, #4]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	697a      	ldr	r2, [r7, #20]
 8008d48:	621a      	str	r2, [r3, #32]
}
 8008d4a:	bf00      	nop
 8008d4c:	371c      	adds	r7, #28
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bc80      	pop	{r7}
 8008d52:	4770      	bx	lr

08008d54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b087      	sub	sp, #28
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	f023 0210 	bic.w	r2, r3, #16
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	699b      	ldr	r3, [r3, #24]
 8008d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	021b      	lsls	r3, r3, #8
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	f023 0320 	bic.w	r3, r3, #32
 8008d9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	011b      	lsls	r3, r3, #4
 8008da6:	697a      	ldr	r2, [r7, #20]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	68fa      	ldr	r2, [r7, #12]
 8008db6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	685a      	ldr	r2, [r3, #4]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	697a      	ldr	r2, [r7, #20]
 8008dc4:	621a      	str	r2, [r3, #32]
}
 8008dc6:	bf00      	nop
 8008dc8:	371c      	adds	r7, #28
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bc80      	pop	{r7}
 8008dce:	4770      	bx	lr

08008dd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b087      	sub	sp, #28
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6a1b      	ldr	r3, [r3, #32]
 8008dde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a1b      	ldr	r3, [r3, #32]
 8008dea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	69db      	ldr	r3, [r3, #28]
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f023 0303 	bic.w	r3, r3, #3
 8008e06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	021b      	lsls	r3, r3, #8
 8008e20:	697a      	ldr	r2, [r7, #20]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	685a      	ldr	r2, [r3, #4]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	621a      	str	r2, [r3, #32]
}
 8008e40:	bf00      	nop
 8008e42:	371c      	adds	r7, #28
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bc80      	pop	{r7}
 8008e48:	4770      	bx	lr

08008e4a <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b087      	sub	sp, #28
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6a1b      	ldr	r3, [r3, #32]
 8008e58:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6a1b      	ldr	r3, [r3, #32]
 8008e64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	69db      	ldr	r3, [r3, #28]
 8008e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e78:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e80:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	021b      	lsls	r3, r3, #8
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	031b      	lsls	r3, r3, #12
 8008e9c:	697a      	ldr	r2, [r7, #20]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	685a      	ldr	r2, [r3, #4]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	697a      	ldr	r2, [r7, #20]
 8008eba:	621a      	str	r2, [r3, #32]
}
 8008ebc:	bf00      	nop
 8008ebe:	371c      	adds	r7, #28
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bc80      	pop	{r7}
 8008ec4:	4770      	bx	lr
	...

08008ec8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b087      	sub	sp, #28
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	60b9      	str	r1, [r7, #8]
 8008ed2:	607a      	str	r2, [r7, #4]
 8008ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6a1b      	ldr	r3, [r3, #32]
 8008eda:	f023 0201 	bic.w	r2, r3, #1
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	699b      	ldr	r3, [r3, #24]
 8008ee6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6a1b      	ldr	r3, [r3, #32]
 8008eec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ef4:	d00f      	beq.n	8008f16 <TIM_TI1_SetConfig+0x4e>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	4a1f      	ldr	r2, [pc, #124]	; (8008f78 <TIM_TI1_SetConfig+0xb0>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d00b      	beq.n	8008f16 <TIM_TI1_SetConfig+0x4e>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	4a1e      	ldr	r2, [pc, #120]	; (8008f7c <TIM_TI1_SetConfig+0xb4>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d007      	beq.n	8008f16 <TIM_TI1_SetConfig+0x4e>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	4a1d      	ldr	r2, [pc, #116]	; (8008f80 <TIM_TI1_SetConfig+0xb8>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d003      	beq.n	8008f16 <TIM_TI1_SetConfig+0x4e>
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	4a1c      	ldr	r2, [pc, #112]	; (8008f84 <TIM_TI1_SetConfig+0xbc>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d101      	bne.n	8008f1a <TIM_TI1_SetConfig+0x52>
 8008f16:	2301      	movs	r3, #1
 8008f18:	e000      	b.n	8008f1c <TIM_TI1_SetConfig+0x54>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d008      	beq.n	8008f32 <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	f023 0303 	bic.w	r3, r3, #3
 8008f26:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008f28:	697a      	ldr	r2, [r7, #20]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	617b      	str	r3, [r7, #20]
 8008f30:	e003      	b.n	8008f3a <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	f043 0301 	orr.w	r3, r3, #1
 8008f38:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	011b      	lsls	r3, r3, #4
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	697a      	ldr	r2, [r7, #20]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	f023 030a 	bic.w	r3, r3, #10
 8008f54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	f003 030a 	and.w	r3, r3, #10
 8008f5c:	693a      	ldr	r2, [r7, #16]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	697a      	ldr	r2, [r7, #20]
 8008f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	693a      	ldr	r2, [r7, #16]
 8008f6c:	621a      	str	r2, [r3, #32]
}
 8008f6e:	bf00      	nop
 8008f70:	371c      	adds	r7, #28
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bc80      	pop	{r7}
 8008f76:	4770      	bx	lr
 8008f78:	40000400 	.word	0x40000400
 8008f7c:	40000800 	.word	0x40000800
 8008f80:	40000c00 	.word	0x40000c00
 8008f84:	40010800 	.word	0x40010800

08008f88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b087      	sub	sp, #28
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	f023 0201 	bic.w	r2, r3, #1
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008fb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	011b      	lsls	r3, r3, #4
 8008fb8:	693a      	ldr	r2, [r7, #16]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	f023 030a 	bic.w	r3, r3, #10
 8008fc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	621a      	str	r2, [r3, #32]
}
 8008fda:	bf00      	nop
 8008fdc:	371c      	adds	r7, #28
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bc80      	pop	{r7}
 8008fe2:	4770      	bx	lr

08008fe4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b087      	sub	sp, #28
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	60b9      	str	r1, [r7, #8]
 8008fee:	607a      	str	r2, [r7, #4]
 8008ff0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6a1b      	ldr	r3, [r3, #32]
 8008ff6:	f023 0210 	bic.w	r2, r3, #16
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	699b      	ldr	r3, [r3, #24]
 8009002:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	6a1b      	ldr	r3, [r3, #32]
 8009008:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009010:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	021b      	lsls	r3, r3, #8
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009022:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	031b      	lsls	r3, r3, #12
 8009028:	b29b      	uxth	r3, r3
 800902a:	697a      	ldr	r2, [r7, #20]
 800902c:	4313      	orrs	r3, r2
 800902e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009036:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	011b      	lsls	r3, r3, #4
 800903c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009040:	693a      	ldr	r2, [r7, #16]
 8009042:	4313      	orrs	r3, r2
 8009044:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	621a      	str	r2, [r3, #32]
}
 8009052:	bf00      	nop
 8009054:	371c      	adds	r7, #28
 8009056:	46bd      	mov	sp, r7
 8009058:	bc80      	pop	{r7}
 800905a:	4770      	bx	lr

0800905c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800905c:	b480      	push	{r7}
 800905e:	b087      	sub	sp, #28
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6a1b      	ldr	r3, [r3, #32]
 800906c:	f023 0210 	bic.w	r2, r3, #16
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6a1b      	ldr	r3, [r3, #32]
 800907e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009086:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	031b      	lsls	r3, r3, #12
 800908c:	697a      	ldr	r2, [r7, #20]
 800908e:	4313      	orrs	r3, r2
 8009090:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009098:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	011b      	lsls	r3, r3, #4
 800909e:	693a      	ldr	r2, [r7, #16]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	693a      	ldr	r2, [r7, #16]
 80090ae:	621a      	str	r2, [r3, #32]
}
 80090b0:	bf00      	nop
 80090b2:	371c      	adds	r7, #28
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bc80      	pop	{r7}
 80090b8:	4770      	bx	lr

080090ba <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80090ba:	b480      	push	{r7}
 80090bc:	b087      	sub	sp, #28
 80090be:	af00      	add	r7, sp, #0
 80090c0:	60f8      	str	r0, [r7, #12]
 80090c2:	60b9      	str	r1, [r7, #8]
 80090c4:	607a      	str	r2, [r7, #4]
 80090c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	69db      	ldr	r3, [r3, #28]
 80090d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6a1b      	ldr	r3, [r3, #32]
 80090de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	f023 0303 	bic.w	r3, r3, #3
 80090e6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80090e8:	697a      	ldr	r2, [r7, #20]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	011b      	lsls	r3, r3, #4
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	4313      	orrs	r3, r2
 8009102:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800910a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	021b      	lsls	r3, r3, #8
 8009110:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	621a      	str	r2, [r3, #32]
}
 8009126:	bf00      	nop
 8009128:	371c      	adds	r7, #28
 800912a:	46bd      	mov	sp, r7
 800912c:	bc80      	pop	{r7}
 800912e:	4770      	bx	lr

08009130 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009130:	b480      	push	{r7}
 8009132:	b087      	sub	sp, #28
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	607a      	str	r2, [r7, #4]
 800913c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6a1b      	ldr	r3, [r3, #32]
 8009142:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	69db      	ldr	r3, [r3, #28]
 800914e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800915c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	021b      	lsls	r3, r3, #8
 8009162:	697a      	ldr	r2, [r7, #20]
 8009164:	4313      	orrs	r3, r2
 8009166:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800916e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	031b      	lsls	r3, r3, #12
 8009174:	b29b      	uxth	r3, r3
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	4313      	orrs	r3, r2
 800917a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009182:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	031b      	lsls	r3, r3, #12
 8009188:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	4313      	orrs	r3, r2
 8009190:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	697a      	ldr	r2, [r7, #20]
 8009196:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	693a      	ldr	r2, [r7, #16]
 800919c:	621a      	str	r2, [r3, #32]
}
 800919e:	bf00      	nop
 80091a0:	371c      	adds	r7, #28
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bc80      	pop	{r7}
 80091a6:	4770      	bx	lr

080091a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
 80091b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80091c0:	683a      	ldr	r2, [r7, #0]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	4313      	orrs	r3, r2
 80091c6:	f043 0307 	orr.w	r3, r3, #7
 80091ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68fa      	ldr	r2, [r7, #12]
 80091d0:	609a      	str	r2, [r3, #8]
}
 80091d2:	bf00      	nop
 80091d4:	3714      	adds	r7, #20
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bc80      	pop	{r7}
 80091da:	4770      	bx	lr

080091dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80091dc:	b480      	push	{r7}
 80091de:	b087      	sub	sp, #28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	60b9      	str	r1, [r7, #8]
 80091e6:	607a      	str	r2, [r7, #4]
 80091e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	021a      	lsls	r2, r3, #8
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	431a      	orrs	r2, r3
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	4313      	orrs	r3, r2
 8009204:	697a      	ldr	r2, [r7, #20]
 8009206:	4313      	orrs	r3, r2
 8009208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	697a      	ldr	r2, [r7, #20]
 800920e:	609a      	str	r2, [r3, #8]
}
 8009210:	bf00      	nop
 8009212:	371c      	adds	r7, #28
 8009214:	46bd      	mov	sp, r7
 8009216:	bc80      	pop	{r7}
 8009218:	4770      	bx	lr

0800921a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800921a:	b480      	push	{r7}
 800921c:	b087      	sub	sp, #28
 800921e:	af00      	add	r7, sp, #0
 8009220:	60f8      	str	r0, [r7, #12]
 8009222:	60b9      	str	r1, [r7, #8]
 8009224:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	f003 031f 	and.w	r3, r3, #31
 800922c:	2201      	movs	r2, #1
 800922e:	fa02 f303 	lsl.w	r3, r2, r3
 8009232:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6a1a      	ldr	r2, [r3, #32]
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	43db      	mvns	r3, r3
 800923c:	401a      	ands	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6a1a      	ldr	r2, [r3, #32]
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	f003 031f 	and.w	r3, r3, #31
 800924c:	6879      	ldr	r1, [r7, #4]
 800924e:	fa01 f303 	lsl.w	r3, r1, r3
 8009252:	431a      	orrs	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	621a      	str	r2, [r3, #32]
}
 8009258:	bf00      	nop
 800925a:	371c      	adds	r7, #28
 800925c:	46bd      	mov	sp, r7
 800925e:	bc80      	pop	{r7}
 8009260:	4770      	bx	lr
	...

08009264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009264:	b480      	push	{r7}
 8009266:	b085      	sub	sp, #20
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009274:	2b01      	cmp	r3, #1
 8009276:	d101      	bne.n	800927c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009278:	2302      	movs	r3, #2
 800927a:	e046      	b.n	800930a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2202      	movs	r2, #2
 8009288:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	68fa      	ldr	r2, [r7, #12]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68fa      	ldr	r2, [r7, #12]
 80092b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092be:	d00e      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a13      	ldr	r2, [pc, #76]	; (8009314 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d009      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a12      	ldr	r2, [pc, #72]	; (8009318 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d004      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a10      	ldr	r2, [pc, #64]	; (800931c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d10c      	bne.n	80092f8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68ba      	ldr	r2, [r7, #8]
 80092f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8009308:	2300      	movs	r3, #0
}
 800930a:	4618      	mov	r0, r3
 800930c:	3714      	adds	r7, #20
 800930e:	46bd      	mov	sp, r7
 8009310:	bc80      	pop	{r7}
 8009312:	4770      	bx	lr
 8009314:	40000400 	.word	0x40000400
 8009318:	40000800 	.word	0x40000800
 800931c:	40010800 	.word	0x40010800

08009320 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	e03f      	b.n	80093b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009338:	b2db      	uxtb	r3, r3
 800933a:	2b00      	cmp	r3, #0
 800933c:	d106      	bne.n	800934c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f7f9 fab8 	bl	80028bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2224      	movs	r2, #36	; 0x24
 8009350:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	68da      	ldr	r2, [r3, #12]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009362:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 fb45 	bl	80099f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	691a      	ldr	r2, [r3, #16]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009378:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	695a      	ldr	r2, [r3, #20]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009388:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68da      	ldr	r2, [r3, #12]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009398:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2200      	movs	r2, #0
 800939e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2220      	movs	r2, #32
 80093a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2220      	movs	r2, #32
 80093ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80093b0:	2300      	movs	r3, #0
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b088      	sub	sp, #32
 80093be:	af02      	add	r7, sp, #8
 80093c0:	60f8      	str	r0, [r7, #12]
 80093c2:	60b9      	str	r1, [r7, #8]
 80093c4:	603b      	str	r3, [r7, #0]
 80093c6:	4613      	mov	r3, r2
 80093c8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80093ca:	2300      	movs	r3, #0
 80093cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b20      	cmp	r3, #32
 80093d8:	f040 8083 	bne.w	80094e2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d002      	beq.n	80093e8 <HAL_UART_Transmit+0x2e>
 80093e2:	88fb      	ldrh	r3, [r7, #6]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d101      	bne.n	80093ec <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80093e8:	2301      	movs	r3, #1
 80093ea:	e07b      	b.n	80094e4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d101      	bne.n	80093fa <HAL_UART_Transmit+0x40>
 80093f6:	2302      	movs	r3, #2
 80093f8:	e074      	b.n	80094e4 <HAL_UART_Transmit+0x12a>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2201      	movs	r2, #1
 80093fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2200      	movs	r2, #0
 8009406:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2221      	movs	r2, #33	; 0x21
 800940c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009410:	f7fa fdae 	bl	8003f70 <HAL_GetTick>
 8009414:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	88fa      	ldrh	r2, [r7, #6]
 800941a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	88fa      	ldrh	r2, [r7, #6]
 8009420:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2200      	movs	r2, #0
 8009426:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800942a:	e042      	b.n	80094b2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009430:	b29b      	uxth	r3, r3
 8009432:	3b01      	subs	r3, #1
 8009434:	b29a      	uxth	r2, r3
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	689b      	ldr	r3, [r3, #8]
 800943e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009442:	d122      	bne.n	800948a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	9300      	str	r3, [sp, #0]
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	2200      	movs	r2, #0
 800944c:	2180      	movs	r1, #128	; 0x80
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f000 f967 	bl	8009722 <UART_WaitOnFlagUntilTimeout>
 8009454:	4603      	mov	r3, r0
 8009456:	2b00      	cmp	r3, #0
 8009458:	d001      	beq.n	800945e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800945a:	2303      	movs	r3, #3
 800945c:	e042      	b.n	80094e4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	881b      	ldrh	r3, [r3, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009470:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	691b      	ldr	r3, [r3, #16]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d103      	bne.n	8009482 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	3302      	adds	r3, #2
 800947e:	60bb      	str	r3, [r7, #8]
 8009480:	e017      	b.n	80094b2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	3301      	adds	r3, #1
 8009486:	60bb      	str	r3, [r7, #8]
 8009488:	e013      	b.n	80094b2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	2200      	movs	r2, #0
 8009492:	2180      	movs	r1, #128	; 0x80
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f000 f944 	bl	8009722 <UART_WaitOnFlagUntilTimeout>
 800949a:	4603      	mov	r3, r0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d001      	beq.n	80094a4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80094a0:	2303      	movs	r3, #3
 80094a2:	e01f      	b.n	80094e4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	1c5a      	adds	r2, r3, #1
 80094a8:	60ba      	str	r2, [r7, #8]
 80094aa:	781a      	ldrb	r2, [r3, #0]
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d1b7      	bne.n	800942c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	9300      	str	r3, [sp, #0]
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	2200      	movs	r2, #0
 80094c4:	2140      	movs	r1, #64	; 0x40
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f000 f92b 	bl	8009722 <UART_WaitOnFlagUntilTimeout>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d001      	beq.n	80094d6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80094d2:	2303      	movs	r3, #3
 80094d4:	e006      	b.n	80094e4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2220      	movs	r2, #32
 80094da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80094de:	2300      	movs	r3, #0
 80094e0:	e000      	b.n	80094e4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80094e2:	2302      	movs	r3, #2
  }
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3718      	adds	r7, #24
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b088      	sub	sp, #32
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	695b      	ldr	r3, [r3, #20]
 800950a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800950c:	2300      	movs	r3, #0
 800950e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009510:	2300      	movs	r3, #0
 8009512:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	f003 030f 	and.w	r3, r3, #15
 800951a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10d      	bne.n	800953e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009522:	69fb      	ldr	r3, [r7, #28]
 8009524:	f003 0320 	and.w	r3, r3, #32
 8009528:	2b00      	cmp	r3, #0
 800952a:	d008      	beq.n	800953e <HAL_UART_IRQHandler+0x52>
 800952c:	69bb      	ldr	r3, [r7, #24]
 800952e:	f003 0320 	and.w	r3, r3, #32
 8009532:	2b00      	cmp	r3, #0
 8009534:	d003      	beq.n	800953e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f9db 	bl	80098f2 <UART_Receive_IT>
      return;
 800953c:	e0d1      	b.n	80096e2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	2b00      	cmp	r3, #0
 8009542:	f000 80b0 	beq.w	80096a6 <HAL_UART_IRQHandler+0x1ba>
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	f003 0301 	and.w	r3, r3, #1
 800954c:	2b00      	cmp	r3, #0
 800954e:	d105      	bne.n	800955c <HAL_UART_IRQHandler+0x70>
 8009550:	69bb      	ldr	r3, [r7, #24]
 8009552:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009556:	2b00      	cmp	r3, #0
 8009558:	f000 80a5 	beq.w	80096a6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800955c:	69fb      	ldr	r3, [r7, #28]
 800955e:	f003 0301 	and.w	r3, r3, #1
 8009562:	2b00      	cmp	r3, #0
 8009564:	d00a      	beq.n	800957c <HAL_UART_IRQHandler+0x90>
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800956c:	2b00      	cmp	r3, #0
 800956e:	d005      	beq.n	800957c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009574:	f043 0201 	orr.w	r2, r3, #1
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800957c:	69fb      	ldr	r3, [r7, #28]
 800957e:	f003 0304 	and.w	r3, r3, #4
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00a      	beq.n	800959c <HAL_UART_IRQHandler+0xb0>
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	2b00      	cmp	r3, #0
 800958e:	d005      	beq.n	800959c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009594:	f043 0202 	orr.w	r2, r3, #2
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	f003 0302 	and.w	r3, r3, #2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00a      	beq.n	80095bc <HAL_UART_IRQHandler+0xd0>
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	f003 0301 	and.w	r3, r3, #1
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d005      	beq.n	80095bc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095b4:	f043 0204 	orr.w	r2, r3, #4
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80095bc:	69fb      	ldr	r3, [r7, #28]
 80095be:	f003 0308 	and.w	r3, r3, #8
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00f      	beq.n	80095e6 <HAL_UART_IRQHandler+0xfa>
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	f003 0320 	and.w	r3, r3, #32
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d104      	bne.n	80095da <HAL_UART_IRQHandler+0xee>
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	f003 0301 	and.w	r3, r3, #1
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d005      	beq.n	80095e6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095de:	f043 0208 	orr.w	r2, r3, #8
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d078      	beq.n	80096e0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	f003 0320 	and.w	r3, r3, #32
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d007      	beq.n	8009608 <HAL_UART_IRQHandler+0x11c>
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	f003 0320 	and.w	r3, r3, #32
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d002      	beq.n	8009608 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 f975 	bl	80098f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	695b      	ldr	r3, [r3, #20]
 800960e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009612:	2b40      	cmp	r3, #64	; 0x40
 8009614:	bf0c      	ite	eq
 8009616:	2301      	moveq	r3, #1
 8009618:	2300      	movne	r3, #0
 800961a:	b2db      	uxtb	r3, r3
 800961c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009622:	f003 0308 	and.w	r3, r3, #8
 8009626:	2b00      	cmp	r3, #0
 8009628:	d102      	bne.n	8009630 <HAL_UART_IRQHandler+0x144>
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d031      	beq.n	8009694 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 f8c0 	bl	80097b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	695b      	ldr	r3, [r3, #20]
 800963c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009640:	2b40      	cmp	r3, #64	; 0x40
 8009642:	d123      	bne.n	800968c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	695a      	ldr	r2, [r3, #20]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009652:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009658:	2b00      	cmp	r3, #0
 800965a:	d013      	beq.n	8009684 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009660:	4a21      	ldr	r2, [pc, #132]	; (80096e8 <HAL_UART_IRQHandler+0x1fc>)
 8009662:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009668:	4618      	mov	r0, r3
 800966a:	f7fb fc73 	bl	8004f54 <HAL_DMA_Abort_IT>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d016      	beq.n	80096a2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800967e:	4610      	mov	r0, r2
 8009680:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009682:	e00e      	b.n	80096a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 f843 	bl	8009710 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800968a:	e00a      	b.n	80096a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 f83f 	bl	8009710 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009692:	e006      	b.n	80096a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 f83b 	bl	8009710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80096a0:	e01e      	b.n	80096e0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096a2:	bf00      	nop
    return;
 80096a4:	e01c      	b.n	80096e0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d008      	beq.n	80096c2 <HAL_UART_IRQHandler+0x1d6>
 80096b0:	69bb      	ldr	r3, [r7, #24]
 80096b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d003      	beq.n	80096c2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 f8ac 	bl	8009818 <UART_Transmit_IT>
    return;
 80096c0:	e00f      	b.n	80096e2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d00a      	beq.n	80096e2 <HAL_UART_IRQHandler+0x1f6>
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d005      	beq.n	80096e2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f8f3 	bl	80098c2 <UART_EndTransmit_IT>
    return;
 80096dc:	bf00      	nop
 80096de:	e000      	b.n	80096e2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80096e0:	bf00      	nop
  }
}
 80096e2:	3720      	adds	r7, #32
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}
 80096e8:	080097f1 	.word	0x080097f1

080096ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bc80      	pop	{r7}
 80096fc:	4770      	bx	lr

080096fe <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80096fe:	b480      	push	{r7}
 8009700:	b083      	sub	sp, #12
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009706:	bf00      	nop
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	bc80      	pop	{r7}
 800970e:	4770      	bx	lr

08009710 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	bc80      	pop	{r7}
 8009720:	4770      	bx	lr

08009722 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009722:	b580      	push	{r7, lr}
 8009724:	b084      	sub	sp, #16
 8009726:	af00      	add	r7, sp, #0
 8009728:	60f8      	str	r0, [r7, #12]
 800972a:	60b9      	str	r1, [r7, #8]
 800972c:	603b      	str	r3, [r7, #0]
 800972e:	4613      	mov	r3, r2
 8009730:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009732:	e02c      	b.n	800978e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800973a:	d028      	beq.n	800978e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800973c:	69bb      	ldr	r3, [r7, #24]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d007      	beq.n	8009752 <UART_WaitOnFlagUntilTimeout+0x30>
 8009742:	f7fa fc15 	bl	8003f70 <HAL_GetTick>
 8009746:	4602      	mov	r2, r0
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	1ad3      	subs	r3, r2, r3
 800974c:	69ba      	ldr	r2, [r7, #24]
 800974e:	429a      	cmp	r2, r3
 8009750:	d21d      	bcs.n	800978e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	68da      	ldr	r2, [r3, #12]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009760:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	695a      	ldr	r2, [r3, #20]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f022 0201 	bic.w	r2, r2, #1
 8009770:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2220      	movs	r2, #32
 8009776:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2220      	movs	r2, #32
 800977e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800978a:	2303      	movs	r3, #3
 800978c:	e00f      	b.n	80097ae <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	4013      	ands	r3, r2
 8009798:	68ba      	ldr	r2, [r7, #8]
 800979a:	429a      	cmp	r2, r3
 800979c:	bf0c      	ite	eq
 800979e:	2301      	moveq	r3, #1
 80097a0:	2300      	movne	r3, #0
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	461a      	mov	r2, r3
 80097a6:	79fb      	ldrb	r3, [r7, #7]
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d0c3      	beq.n	8009734 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80097b6:	b480      	push	{r7}
 80097b8:	b083      	sub	sp, #12
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	68da      	ldr	r2, [r3, #12]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80097cc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	695a      	ldr	r2, [r3, #20]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f022 0201 	bic.w	r2, r2, #1
 80097dc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2220      	movs	r2, #32
 80097e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80097e6:	bf00      	nop
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bc80      	pop	{r7}
 80097ee:	4770      	bx	lr

080097f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2200      	movs	r2, #0
 8009802:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2200      	movs	r2, #0
 8009808:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f7ff ff80 	bl	8009710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009810:	bf00      	nop
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009818:	b480      	push	{r7}
 800981a:	b085      	sub	sp, #20
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b21      	cmp	r3, #33	; 0x21
 800982a:	d144      	bne.n	80098b6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009834:	d11a      	bne.n	800986c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6a1b      	ldr	r3, [r3, #32]
 800983a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	881b      	ldrh	r3, [r3, #0]
 8009840:	461a      	mov	r2, r3
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800984a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d105      	bne.n	8009860 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6a1b      	ldr	r3, [r3, #32]
 8009858:	1c9a      	adds	r2, r3, #2
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	621a      	str	r2, [r3, #32]
 800985e:	e00e      	b.n	800987e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a1b      	ldr	r3, [r3, #32]
 8009864:	1c5a      	adds	r2, r3, #1
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	621a      	str	r2, [r3, #32]
 800986a:	e008      	b.n	800987e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6a1b      	ldr	r3, [r3, #32]
 8009870:	1c59      	adds	r1, r3, #1
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	6211      	str	r1, [r2, #32]
 8009876:	781a      	ldrb	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009882:	b29b      	uxth	r3, r3
 8009884:	3b01      	subs	r3, #1
 8009886:	b29b      	uxth	r3, r3
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	4619      	mov	r1, r3
 800988c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10f      	bne.n	80098b2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68da      	ldr	r2, [r3, #12]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80098a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68da      	ldr	r2, [r3, #12]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	e000      	b.n	80098b8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80098b6:	2302      	movs	r3, #2
  }
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	bc80      	pop	{r7}
 80098c0:	4770      	bx	lr

080098c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b082      	sub	sp, #8
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68da      	ldr	r2, [r3, #12]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2220      	movs	r2, #32
 80098de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7ff ff02 	bl	80096ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80098e8:	2300      	movs	r3, #0
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3708      	adds	r7, #8
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009900:	b2db      	uxtb	r3, r3
 8009902:	2b22      	cmp	r3, #34	; 0x22
 8009904:	d171      	bne.n	80099ea <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800990e:	d123      	bne.n	8009958 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009914:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10e      	bne.n	800993c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	b29b      	uxth	r3, r3
 8009926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800992a:	b29a      	uxth	r2, r3
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009934:	1c9a      	adds	r2, r3, #2
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	629a      	str	r2, [r3, #40]	; 0x28
 800993a:	e029      	b.n	8009990 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	b29b      	uxth	r3, r3
 8009944:	b2db      	uxtb	r3, r3
 8009946:	b29a      	uxth	r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009950:	1c5a      	adds	r2, r3, #1
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	629a      	str	r2, [r3, #40]	; 0x28
 8009956:	e01b      	b.n	8009990 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	691b      	ldr	r3, [r3, #16]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10a      	bne.n	8009976 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	6858      	ldr	r0, [r3, #4]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800996a:	1c59      	adds	r1, r3, #1
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	6291      	str	r1, [r2, #40]	; 0x28
 8009970:	b2c2      	uxtb	r2, r0
 8009972:	701a      	strb	r2, [r3, #0]
 8009974:	e00c      	b.n	8009990 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	b2da      	uxtb	r2, r3
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009982:	1c58      	adds	r0, r3, #1
 8009984:	6879      	ldr	r1, [r7, #4]
 8009986:	6288      	str	r0, [r1, #40]	; 0x28
 8009988:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800998c:	b2d2      	uxtb	r2, r2
 800998e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009994:	b29b      	uxth	r3, r3
 8009996:	3b01      	subs	r3, #1
 8009998:	b29b      	uxth	r3, r3
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	4619      	mov	r1, r3
 800999e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d120      	bne.n	80099e6 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f022 0220 	bic.w	r2, r2, #32
 80099b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68da      	ldr	r2, [r3, #12]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80099c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	695a      	ldr	r2, [r3, #20]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f022 0201 	bic.w	r2, r2, #1
 80099d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2220      	movs	r2, #32
 80099d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f7ff fe8e 	bl	80096fe <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80099e2:	2300      	movs	r3, #0
 80099e4:	e002      	b.n	80099ec <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80099e6:	2300      	movs	r3, #0
 80099e8:	e000      	b.n	80099ec <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80099ea:	2302      	movs	r3, #2
  }
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3710      	adds	r7, #16
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	691b      	ldr	r3, [r3, #16]
 8009a02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	68da      	ldr	r2, [r3, #12]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	430a      	orrs	r2, r1
 8009a10:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	689a      	ldr	r2, [r3, #8]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	431a      	orrs	r2, r3
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	695b      	ldr	r3, [r3, #20]
 8009a20:	431a      	orrs	r2, r3
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	69db      	ldr	r3, [r3, #28]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009a34:	f023 030c 	bic.w	r3, r3, #12
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	6812      	ldr	r2, [r2, #0]
 8009a3c:	68b9      	ldr	r1, [r7, #8]
 8009a3e:	430b      	orrs	r3, r1
 8009a40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	699a      	ldr	r2, [r3, #24]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	430a      	orrs	r2, r1
 8009a56:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a55      	ldr	r2, [pc, #340]	; (8009bb4 <UART_SetConfig+0x1c0>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d103      	bne.n	8009a6a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009a62:	f7fd ff07 	bl	8007874 <HAL_RCC_GetPCLK2Freq>
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	e002      	b.n	8009a70 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009a6a:	f7fd feef 	bl	800784c <HAL_RCC_GetPCLK1Freq>
 8009a6e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	69db      	ldr	r3, [r3, #28]
 8009a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a78:	d14c      	bne.n	8009b14 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a7a:	68fa      	ldr	r2, [r7, #12]
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	4413      	add	r3, r2
 8009a82:	009a      	lsls	r2, r3, #2
 8009a84:	441a      	add	r2, r3
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	005b      	lsls	r3, r3, #1
 8009a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a90:	4a49      	ldr	r2, [pc, #292]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009a92:	fba2 2303 	umull	r2, r3, r2, r3
 8009a96:	095b      	lsrs	r3, r3, #5
 8009a98:	0119      	lsls	r1, r3, #4
 8009a9a:	68fa      	ldr	r2, [r7, #12]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	4413      	add	r3, r2
 8009aa2:	009a      	lsls	r2, r3, #2
 8009aa4:	441a      	add	r2, r3
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	005b      	lsls	r3, r3, #1
 8009aac:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ab0:	4b41      	ldr	r3, [pc, #260]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009ab2:	fba3 0302 	umull	r0, r3, r3, r2
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	2064      	movs	r0, #100	; 0x64
 8009aba:	fb00 f303 	mul.w	r3, r0, r3
 8009abe:	1ad3      	subs	r3, r2, r3
 8009ac0:	00db      	lsls	r3, r3, #3
 8009ac2:	3332      	adds	r3, #50	; 0x32
 8009ac4:	4a3c      	ldr	r2, [pc, #240]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aca:	095b      	lsrs	r3, r3, #5
 8009acc:	005b      	lsls	r3, r3, #1
 8009ace:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009ad2:	4419      	add	r1, r3
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	4413      	add	r3, r2
 8009adc:	009a      	lsls	r2, r3, #2
 8009ade:	441a      	add	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	005b      	lsls	r3, r3, #1
 8009ae6:	fbb2 f2f3 	udiv	r2, r2, r3
 8009aea:	4b33      	ldr	r3, [pc, #204]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009aec:	fba3 0302 	umull	r0, r3, r3, r2
 8009af0:	095b      	lsrs	r3, r3, #5
 8009af2:	2064      	movs	r0, #100	; 0x64
 8009af4:	fb00 f303 	mul.w	r3, r0, r3
 8009af8:	1ad3      	subs	r3, r2, r3
 8009afa:	00db      	lsls	r3, r3, #3
 8009afc:	3332      	adds	r3, #50	; 0x32
 8009afe:	4a2e      	ldr	r2, [pc, #184]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009b00:	fba2 2303 	umull	r2, r3, r2, r3
 8009b04:	095b      	lsrs	r3, r3, #5
 8009b06:	f003 0207 	and.w	r2, r3, #7
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	440a      	add	r2, r1
 8009b10:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009b12:	e04a      	b.n	8009baa <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	4613      	mov	r3, r2
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	4413      	add	r3, r2
 8009b1c:	009a      	lsls	r2, r3, #2
 8009b1e:	441a      	add	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b2a:	4a23      	ldr	r2, [pc, #140]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b30:	095b      	lsrs	r3, r3, #5
 8009b32:	0119      	lsls	r1, r3, #4
 8009b34:	68fa      	ldr	r2, [r7, #12]
 8009b36:	4613      	mov	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	4413      	add	r3, r2
 8009b3c:	009a      	lsls	r2, r3, #2
 8009b3e:	441a      	add	r2, r3
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	009b      	lsls	r3, r3, #2
 8009b46:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b4a:	4b1b      	ldr	r3, [pc, #108]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009b4c:	fba3 0302 	umull	r0, r3, r3, r2
 8009b50:	095b      	lsrs	r3, r3, #5
 8009b52:	2064      	movs	r0, #100	; 0x64
 8009b54:	fb00 f303 	mul.w	r3, r0, r3
 8009b58:	1ad3      	subs	r3, r2, r3
 8009b5a:	011b      	lsls	r3, r3, #4
 8009b5c:	3332      	adds	r3, #50	; 0x32
 8009b5e:	4a16      	ldr	r2, [pc, #88]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009b60:	fba2 2303 	umull	r2, r3, r2, r3
 8009b64:	095b      	lsrs	r3, r3, #5
 8009b66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b6a:	4419      	add	r1, r3
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	009b      	lsls	r3, r3, #2
 8009b72:	4413      	add	r3, r2
 8009b74:	009a      	lsls	r2, r3, #2
 8009b76:	441a      	add	r2, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b82:	4b0d      	ldr	r3, [pc, #52]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009b84:	fba3 0302 	umull	r0, r3, r3, r2
 8009b88:	095b      	lsrs	r3, r3, #5
 8009b8a:	2064      	movs	r0, #100	; 0x64
 8009b8c:	fb00 f303 	mul.w	r3, r0, r3
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	011b      	lsls	r3, r3, #4
 8009b94:	3332      	adds	r3, #50	; 0x32
 8009b96:	4a08      	ldr	r2, [pc, #32]	; (8009bb8 <UART_SetConfig+0x1c4>)
 8009b98:	fba2 2303 	umull	r2, r3, r2, r3
 8009b9c:	095b      	lsrs	r3, r3, #5
 8009b9e:	f003 020f 	and.w	r2, r3, #15
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	440a      	add	r2, r1
 8009ba8:	609a      	str	r2, [r3, #8]
}
 8009baa:	bf00      	nop
 8009bac:	3710      	adds	r7, #16
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	bf00      	nop
 8009bb4:	40013800 	.word	0x40013800
 8009bb8:	51eb851f 	.word	0x51eb851f

08009bbc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b085      	sub	sp, #20
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009bcc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009bd0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	b29a      	uxth	r2, r3
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3714      	adds	r7, #20
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bc80      	pop	{r7}
 8009be6:	4770      	bx	lr

08009be8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009bf0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009bf4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009bfc:	b29a      	uxth	r2, r3
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	43db      	mvns	r3, r3
 8009c04:	b29b      	uxth	r3, r3
 8009c06:	4013      	ands	r3, r2
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009c10:	2300      	movs	r3, #0
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3714      	adds	r7, #20
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bc80      	pop	{r7}
 8009c1a:	4770      	bx	lr

08009c1c <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009c1c:	b084      	sub	sp, #16
 8009c1e:	b480      	push	{r7}
 8009c20:	b083      	sub	sp, #12
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	f107 0014 	add.w	r0, r7, #20
 8009c2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2201      	movs	r2, #1
 8009c32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009c4e:	2300      	movs	r3, #0
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bc80      	pop	{r7}
 8009c58:	b004      	add	sp, #16
 8009c5a:	4770      	bx	lr

08009c5c <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b09b      	sub	sp, #108	; 0x6c
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009c66:	2300      	movs	r3, #0
 8009c68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	4413      	add	r3, r2
 8009c76:	881b      	ldrh	r3, [r3, #0]
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8009c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c82:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	78db      	ldrb	r3, [r3, #3]
 8009c8a:	2b03      	cmp	r3, #3
 8009c8c:	d81f      	bhi.n	8009cce <USB_ActivateEndpoint+0x72>
 8009c8e:	a201      	add	r2, pc, #4	; (adr r2, 8009c94 <USB_ActivateEndpoint+0x38>)
 8009c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c94:	08009ca5 	.word	0x08009ca5
 8009c98:	08009cc1 	.word	0x08009cc1
 8009c9c:	08009cd7 	.word	0x08009cd7
 8009ca0:	08009cb3 	.word	0x08009cb3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009ca4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009ca8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009cac:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8009cb0:	e012      	b.n	8009cd8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009cb2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009cb6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8009cba:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8009cbe:	e00b      	b.n	8009cd8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009cc0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009cc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009cc8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8009ccc:	e004      	b.n	8009cd8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8009cd4:	e000      	b.n	8009cd8 <USB_ActivateEndpoint+0x7c>
      break;
 8009cd6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	441a      	add	r2, r3
 8009ce2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009ce6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	781b      	ldrb	r3, [r3, #0]
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	4413      	add	r3, r2
 8009d04:	881b      	ldrh	r3, [r3, #0]
 8009d06:	b29b      	uxth	r3, r3
 8009d08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	781b      	ldrb	r3, [r3, #0]
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	441a      	add	r2, r3
 8009d28:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8009d2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	7b1b      	ldrb	r3, [r3, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f040 8149 	bne.w	8009fdc <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	785b      	ldrb	r3, [r3, #1]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	f000 8084 	beq.w	8009e5c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	617b      	str	r3, [r7, #20]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	461a      	mov	r2, r3
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	4413      	add	r3, r2
 8009d66:	617b      	str	r3, [r7, #20]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	011a      	lsls	r2, r3, #4
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	4413      	add	r3, r2
 8009d72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d76:	613b      	str	r3, [r7, #16]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	88db      	ldrh	r3, [r3, #6]
 8009d7c:	085b      	lsrs	r3, r3, #1
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	005b      	lsls	r3, r3, #1
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	4413      	add	r3, r2
 8009d92:	881b      	ldrh	r3, [r3, #0]
 8009d94:	81fb      	strh	r3, [r7, #14]
 8009d96:	89fb      	ldrh	r3, [r7, #14]
 8009d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d01b      	beq.n	8009dd8 <USB_ActivateEndpoint+0x17c>
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	009b      	lsls	r3, r3, #2
 8009da8:	4413      	add	r3, r2
 8009daa:	881b      	ldrh	r3, [r3, #0]
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db6:	81bb      	strh	r3, [r7, #12]
 8009db8:	687a      	ldr	r2, [r7, #4]
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	009b      	lsls	r3, r3, #2
 8009dc0:	441a      	add	r2, r3
 8009dc2:	89bb      	ldrh	r3, [r7, #12]
 8009dc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009dcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009dd0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	78db      	ldrb	r3, [r3, #3]
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d020      	beq.n	8009e22 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	009b      	lsls	r3, r3, #2
 8009de8:	4413      	add	r3, r2
 8009dea:	881b      	ldrh	r3, [r3, #0]
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009df2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009df6:	813b      	strh	r3, [r7, #8]
 8009df8:	893b      	ldrh	r3, [r7, #8]
 8009dfa:	f083 0320 	eor.w	r3, r3, #32
 8009dfe:	813b      	strh	r3, [r7, #8]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	441a      	add	r2, r3
 8009e0a:	893b      	ldrh	r3, [r7, #8]
 8009e0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	8013      	strh	r3, [r2, #0]
 8009e20:	e27f      	b.n	800a322 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	4413      	add	r3, r2
 8009e2c:	881b      	ldrh	r3, [r3, #0]
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e38:	817b      	strh	r3, [r7, #10]
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	441a      	add	r2, r3
 8009e44:	897b      	ldrh	r3, [r7, #10]
 8009e46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e56:	b29b      	uxth	r3, r3
 8009e58:	8013      	strh	r3, [r2, #0]
 8009e5a:	e262      	b.n	800a322 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	461a      	mov	r2, r3
 8009e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e6c:	4413      	add	r3, r2
 8009e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	011a      	lsls	r2, r3, #4
 8009e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e78:	4413      	add	r3, r2
 8009e7a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8009e7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	88db      	ldrh	r3, [r3, #6]
 8009e84:	085b      	lsrs	r3, r3, #1
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	005b      	lsls	r3, r3, #1
 8009e8a:	b29a      	uxth	r2, r3
 8009e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e8e:	801a      	strh	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	627b      	str	r3, [r7, #36]	; 0x24
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e9a:	b29b      	uxth	r3, r3
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ea0:	4413      	add	r3, r2
 8009ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	011a      	lsls	r2, r3, #4
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eac:	4413      	add	r3, r2
 8009eae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009eb2:	623b      	str	r3, [r7, #32]
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	691b      	ldr	r3, [r3, #16]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d112      	bne.n	8009ee2 <USB_ActivateEndpoint+0x286>
 8009ebc:	6a3b      	ldr	r3, [r7, #32]
 8009ebe:	881b      	ldrh	r3, [r3, #0]
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	801a      	strh	r2, [r3, #0]
 8009ecc:	6a3b      	ldr	r3, [r7, #32]
 8009ece:	881b      	ldrh	r3, [r3, #0]
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ed6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009eda:	b29a      	uxth	r2, r3
 8009edc:	6a3b      	ldr	r3, [r7, #32]
 8009ede:	801a      	strh	r2, [r3, #0]
 8009ee0:	e02f      	b.n	8009f42 <USB_ActivateEndpoint+0x2e6>
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	2b3e      	cmp	r3, #62	; 0x3e
 8009ee8:	d813      	bhi.n	8009f12 <USB_ActivateEndpoint+0x2b6>
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	085b      	lsrs	r3, r3, #1
 8009ef0:	663b      	str	r3, [r7, #96]	; 0x60
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	691b      	ldr	r3, [r3, #16]
 8009ef6:	f003 0301 	and.w	r3, r3, #1
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d002      	beq.n	8009f04 <USB_ActivateEndpoint+0x2a8>
 8009efe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f00:	3301      	adds	r3, #1
 8009f02:	663b      	str	r3, [r7, #96]	; 0x60
 8009f04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	029b      	lsls	r3, r3, #10
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	6a3b      	ldr	r3, [r7, #32]
 8009f0e:	801a      	strh	r2, [r3, #0]
 8009f10:	e017      	b.n	8009f42 <USB_ActivateEndpoint+0x2e6>
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	095b      	lsrs	r3, r3, #5
 8009f18:	663b      	str	r3, [r7, #96]	; 0x60
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	f003 031f 	and.w	r3, r3, #31
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d102      	bne.n	8009f2c <USB_ActivateEndpoint+0x2d0>
 8009f26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f28:	3b01      	subs	r3, #1
 8009f2a:	663b      	str	r3, [r7, #96]	; 0x60
 8009f2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	029b      	lsls	r3, r3, #10
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	6a3b      	ldr	r3, [r7, #32]
 8009f40:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	4413      	add	r3, r2
 8009f4c:	881b      	ldrh	r3, [r3, #0]
 8009f4e:	83fb      	strh	r3, [r7, #30]
 8009f50:	8bfb      	ldrh	r3, [r7, #30]
 8009f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d01b      	beq.n	8009f92 <USB_ActivateEndpoint+0x336>
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	4413      	add	r3, r2
 8009f64:	881b      	ldrh	r3, [r3, #0]
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f70:	83bb      	strh	r3, [r7, #28]
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	441a      	add	r2, r3
 8009f7c:	8bbb      	ldrh	r3, [r7, #28]
 8009f7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009f8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f8e:	b29b      	uxth	r3, r3
 8009f90:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	781b      	ldrb	r3, [r3, #0]
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	4413      	add	r3, r2
 8009f9c:	881b      	ldrh	r3, [r3, #0]
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fa8:	837b      	strh	r3, [r7, #26]
 8009faa:	8b7b      	ldrh	r3, [r7, #26]
 8009fac:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009fb0:	837b      	strh	r3, [r7, #26]
 8009fb2:	8b7b      	ldrh	r3, [r7, #26]
 8009fb4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009fb8:	837b      	strh	r3, [r7, #26]
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	441a      	add	r2, r3
 8009fc4:	8b7b      	ldrh	r3, [r7, #26]
 8009fc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	8013      	strh	r3, [r2, #0]
 8009fda:	e1a2      	b.n	800a322 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	4413      	add	r3, r2
 8009fe6:	881b      	ldrh	r3, [r3, #0]
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ff2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	441a      	add	r2, r3
 800a000:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800a004:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a008:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a00c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a014:	b29b      	uxth	r3, r3
 800a016:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	65bb      	str	r3, [r7, #88]	; 0x58
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a022:	b29b      	uxth	r3, r3
 800a024:	461a      	mov	r2, r3
 800a026:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a028:	4413      	add	r3, r2
 800a02a:	65bb      	str	r3, [r7, #88]	; 0x58
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	011a      	lsls	r2, r3, #4
 800a032:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a034:	4413      	add	r3, r2
 800a036:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a03a:	657b      	str	r3, [r7, #84]	; 0x54
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	891b      	ldrh	r3, [r3, #8]
 800a040:	085b      	lsrs	r3, r3, #1
 800a042:	b29b      	uxth	r3, r3
 800a044:	005b      	lsls	r3, r3, #1
 800a046:	b29a      	uxth	r2, r3
 800a048:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a04a:	801a      	strh	r2, [r3, #0]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	653b      	str	r3, [r7, #80]	; 0x50
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a056:	b29b      	uxth	r3, r3
 800a058:	461a      	mov	r2, r3
 800a05a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a05c:	4413      	add	r3, r2
 800a05e:	653b      	str	r3, [r7, #80]	; 0x50
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	011a      	lsls	r2, r3, #4
 800a066:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a068:	4413      	add	r3, r2
 800a06a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800a06e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	895b      	ldrh	r3, [r3, #10]
 800a074:	085b      	lsrs	r3, r3, #1
 800a076:	b29b      	uxth	r3, r3
 800a078:	005b      	lsls	r3, r3, #1
 800a07a:	b29a      	uxth	r2, r3
 800a07c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a07e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	785b      	ldrb	r3, [r3, #1]
 800a084:	2b00      	cmp	r3, #0
 800a086:	f040 8091 	bne.w	800a1ac <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	4413      	add	r3, r2
 800a094:	881b      	ldrh	r3, [r3, #0]
 800a096:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800a098:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a09a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d01b      	beq.n	800a0da <USB_ActivateEndpoint+0x47e>
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	781b      	ldrb	r3, [r3, #0]
 800a0a8:	009b      	lsls	r3, r3, #2
 800a0aa:	4413      	add	r3, r2
 800a0ac:	881b      	ldrh	r3, [r3, #0]
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0b8:	877b      	strh	r3, [r7, #58]	; 0x3a
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	441a      	add	r2, r3
 800a0c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800a0c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a0d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0d6:	b29b      	uxth	r3, r3
 800a0d8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	4413      	add	r3, r2
 800a0e4:	881b      	ldrh	r3, [r3, #0]
 800a0e6:	873b      	strh	r3, [r7, #56]	; 0x38
 800a0e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a0ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d01b      	beq.n	800a12a <USB_ActivateEndpoint+0x4ce>
 800a0f2:	687a      	ldr	r2, [r7, #4]
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	4413      	add	r3, r2
 800a0fc:	881b      	ldrh	r3, [r3, #0]
 800a0fe:	b29b      	uxth	r3, r3
 800a100:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a108:	86fb      	strh	r3, [r7, #54]	; 0x36
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	441a      	add	r2, r3
 800a114:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a116:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a11a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a11e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a122:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a126:	b29b      	uxth	r3, r3
 800a128:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a12a:	687a      	ldr	r2, [r7, #4]
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4413      	add	r3, r2
 800a134:	881b      	ldrh	r3, [r3, #0]
 800a136:	b29b      	uxth	r3, r3
 800a138:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a13c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a140:	86bb      	strh	r3, [r7, #52]	; 0x34
 800a142:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a144:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a148:	86bb      	strh	r3, [r7, #52]	; 0x34
 800a14a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a14c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a150:	86bb      	strh	r3, [r7, #52]	; 0x34
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	441a      	add	r2, r3
 800a15c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a15e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a162:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a16a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a16e:	b29b      	uxth	r3, r3
 800a170:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	4413      	add	r3, r2
 800a17c:	881b      	ldrh	r3, [r3, #0]
 800a17e:	b29b      	uxth	r3, r3
 800a180:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a184:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a188:	867b      	strh	r3, [r7, #50]	; 0x32
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	009b      	lsls	r3, r3, #2
 800a192:	441a      	add	r2, r3
 800a194:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800a196:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a19a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a19e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1a6:	b29b      	uxth	r3, r3
 800a1a8:	8013      	strh	r3, [r2, #0]
 800a1aa:	e0ba      	b.n	800a322 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	781b      	ldrb	r3, [r3, #0]
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	4413      	add	r3, r2
 800a1b6:	881b      	ldrh	r3, [r3, #0]
 800a1b8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800a1bc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a1c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d01d      	beq.n	800a204 <USB_ActivateEndpoint+0x5a8>
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	4413      	add	r3, r2
 800a1d2:	881b      	ldrh	r3, [r3, #0]
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1de:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	441a      	add	r2, r3
 800a1ec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800a1f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a1fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a200:	b29b      	uxth	r3, r3
 800a202:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	4413      	add	r3, r2
 800a20e:	881b      	ldrh	r3, [r3, #0]
 800a210:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800a214:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800a218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d01d      	beq.n	800a25c <USB_ActivateEndpoint+0x600>
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4413      	add	r3, r2
 800a22a:	881b      	ldrh	r3, [r3, #0]
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a236:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	441a      	add	r2, r3
 800a244:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800a248:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a24c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a254:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a258:	b29b      	uxth	r3, r3
 800a25a:	8013      	strh	r3, [r2, #0]


      if (ep->type != EP_TYPE_ISOC)
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	78db      	ldrb	r3, [r3, #3]
 800a260:	2b01      	cmp	r3, #1
 800a262:	d024      	beq.n	800a2ae <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	4413      	add	r3, r2
 800a26e:	881b      	ldrh	r3, [r3, #0]
 800a270:	b29b      	uxth	r3, r3
 800a272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a276:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a27a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800a27e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800a282:	f083 0320 	eor.w	r3, r3, #32
 800a286:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	441a      	add	r2, r3
 800a294:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800a298:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a29c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a2a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	8013      	strh	r3, [r2, #0]
 800a2ac:	e01d      	b.n	800a2ea <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	4413      	add	r3, r2
 800a2b8:	881b      	ldrh	r3, [r3, #0]
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2c4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	781b      	ldrb	r3, [r3, #0]
 800a2ce:	009b      	lsls	r3, r3, #2
 800a2d0:	441a      	add	r2, r3
 800a2d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800a2d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a2da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a2e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2e6:	b29b      	uxth	r3, r3
 800a2e8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a2ea:	687a      	ldr	r2, [r7, #4]
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	4413      	add	r3, r2
 800a2f4:	881b      	ldrh	r3, [r3, #0]
 800a2f6:	b29b      	uxth	r3, r3
 800a2f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a2fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a300:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a302:	687a      	ldr	r2, [r7, #4]
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	441a      	add	r2, r3
 800a30c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a30e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a312:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a316:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a31a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a31e:	b29b      	uxth	r3, r3
 800a320:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800a322:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a326:	4618      	mov	r0, r3
 800a328:	376c      	adds	r7, #108	; 0x6c
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bc80      	pop	{r7}
 800a32e:	4770      	bx	lr

0800a330 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a330:	b480      	push	{r7}
 800a332:	b08d      	sub	sp, #52	; 0x34
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	7b1b      	ldrb	r3, [r3, #12]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	f040 808e 	bne.w	800a460 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	785b      	ldrb	r3, [r3, #1]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d044      	beq.n	800a3d6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4413      	add	r3, r2
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	81bb      	strh	r3, [r7, #12]
 800a35a:	89bb      	ldrh	r3, [r7, #12]
 800a35c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a360:	2b00      	cmp	r3, #0
 800a362:	d01b      	beq.n	800a39c <USB_DeactivateEndpoint+0x6c>
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	4413      	add	r3, r2
 800a36e:	881b      	ldrh	r3, [r3, #0]
 800a370:	b29b      	uxth	r3, r3
 800a372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a37a:	817b      	strh	r3, [r7, #10]
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	441a      	add	r2, r3
 800a386:	897b      	ldrh	r3, [r7, #10]
 800a388:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a38c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a390:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a394:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a398:	b29b      	uxth	r3, r3
 800a39a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	881b      	ldrh	r3, [r3, #0]
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3b2:	813b      	strh	r3, [r7, #8]
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	441a      	add	r2, r3
 800a3be:	893b      	ldrh	r3, [r7, #8]
 800a3c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a3c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a3c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a3cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	8013      	strh	r3, [r2, #0]
 800a3d4:	e192      	b.n	800a6fc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	009b      	lsls	r3, r3, #2
 800a3de:	4413      	add	r3, r2
 800a3e0:	881b      	ldrh	r3, [r3, #0]
 800a3e2:	827b      	strh	r3, [r7, #18]
 800a3e4:	8a7b      	ldrh	r3, [r7, #18]
 800a3e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d01b      	beq.n	800a426 <USB_DeactivateEndpoint+0xf6>
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	4413      	add	r3, r2
 800a3f8:	881b      	ldrh	r3, [r3, #0]
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a404:	823b      	strh	r3, [r7, #16]
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	441a      	add	r2, r3
 800a410:	8a3b      	ldrh	r3, [r7, #16]
 800a412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a41a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a41e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a422:	b29b      	uxth	r3, r3
 800a424:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	4413      	add	r3, r2
 800a430:	881b      	ldrh	r3, [r3, #0]
 800a432:	b29b      	uxth	r3, r3
 800a434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a43c:	81fb      	strh	r3, [r7, #14]
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	441a      	add	r2, r3
 800a448:	89fb      	ldrh	r3, [r7, #14]
 800a44a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a44e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a452:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a45a:	b29b      	uxth	r3, r3
 800a45c:	8013      	strh	r3, [r2, #0]
 800a45e:	e14d      	b.n	800a6fc <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	785b      	ldrb	r3, [r3, #1]
 800a464:	2b00      	cmp	r3, #0
 800a466:	f040 80a5 	bne.w	800a5b4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	881b      	ldrh	r3, [r3, #0]
 800a476:	843b      	strh	r3, [r7, #32]
 800a478:	8c3b      	ldrh	r3, [r7, #32]
 800a47a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d01b      	beq.n	800a4ba <USB_DeactivateEndpoint+0x18a>
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	4413      	add	r3, r2
 800a48c:	881b      	ldrh	r3, [r3, #0]
 800a48e:	b29b      	uxth	r3, r3
 800a490:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a498:	83fb      	strh	r3, [r7, #30]
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	781b      	ldrb	r3, [r3, #0]
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	441a      	add	r2, r3
 800a4a4:	8bfb      	ldrh	r3, [r7, #30]
 800a4a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a4aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a4ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a4b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	4413      	add	r3, r2
 800a4c4:	881b      	ldrh	r3, [r3, #0]
 800a4c6:	83bb      	strh	r3, [r7, #28]
 800a4c8:	8bbb      	ldrh	r3, [r7, #28]
 800a4ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d01b      	beq.n	800a50a <USB_DeactivateEndpoint+0x1da>
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	4413      	add	r3, r2
 800a4dc:	881b      	ldrh	r3, [r3, #0]
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4e8:	837b      	strh	r3, [r7, #26]
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	441a      	add	r2, r3
 800a4f4:	8b7b      	ldrh	r3, [r7, #26]
 800a4f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a4fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a4fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a502:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a506:	b29b      	uxth	r3, r3
 800a508:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	4413      	add	r3, r2
 800a514:	881b      	ldrh	r3, [r3, #0]
 800a516:	b29b      	uxth	r3, r3
 800a518:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a51c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a520:	833b      	strh	r3, [r7, #24]
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	441a      	add	r2, r3
 800a52c:	8b3b      	ldrh	r3, [r7, #24]
 800a52e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a532:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a536:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a53a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a53e:	b29b      	uxth	r3, r3
 800a540:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a542:	687a      	ldr	r2, [r7, #4]
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	009b      	lsls	r3, r3, #2
 800a54a:	4413      	add	r3, r2
 800a54c:	881b      	ldrh	r3, [r3, #0]
 800a54e:	b29b      	uxth	r3, r3
 800a550:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a558:	82fb      	strh	r3, [r7, #22]
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	441a      	add	r2, r3
 800a564:	8afb      	ldrh	r3, [r7, #22]
 800a566:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a56a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a56e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a572:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a576:	b29b      	uxth	r3, r3
 800a578:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	4413      	add	r3, r2
 800a584:	881b      	ldrh	r3, [r3, #0]
 800a586:	b29b      	uxth	r3, r3
 800a588:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a58c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a590:	82bb      	strh	r3, [r7, #20]
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	441a      	add	r2, r3
 800a59c:	8abb      	ldrh	r3, [r7, #20]
 800a59e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5ae:	b29b      	uxth	r3, r3
 800a5b0:	8013      	strh	r3, [r2, #0]
 800a5b2:	e0a3      	b.n	800a6fc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	009b      	lsls	r3, r3, #2
 800a5bc:	4413      	add	r3, r2
 800a5be:	881b      	ldrh	r3, [r3, #0]
 800a5c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a5c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a5c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d01b      	beq.n	800a604 <USB_DeactivateEndpoint+0x2d4>
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	781b      	ldrb	r3, [r3, #0]
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	4413      	add	r3, r2
 800a5d6:	881b      	ldrh	r3, [r3, #0]
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5e2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	441a      	add	r2, r3
 800a5ee:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a5f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a5fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a600:	b29b      	uxth	r3, r3
 800a602:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	781b      	ldrb	r3, [r3, #0]
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	4413      	add	r3, r2
 800a60e:	881b      	ldrh	r3, [r3, #0]
 800a610:	857b      	strh	r3, [r7, #42]	; 0x2a
 800a612:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800a614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d01b      	beq.n	800a654 <USB_DeactivateEndpoint+0x324>
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	009b      	lsls	r3, r3, #2
 800a624:	4413      	add	r3, r2
 800a626:	881b      	ldrh	r3, [r3, #0]
 800a628:	b29b      	uxth	r3, r3
 800a62a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a62e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a632:	853b      	strh	r3, [r7, #40]	; 0x28
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	781b      	ldrb	r3, [r3, #0]
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	441a      	add	r2, r3
 800a63e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a640:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a644:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a648:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a64c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a650:	b29b      	uxth	r3, r3
 800a652:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4413      	add	r3, r2
 800a65e:	881b      	ldrh	r3, [r3, #0]
 800a660:	b29b      	uxth	r3, r3
 800a662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a66a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	009b      	lsls	r3, r3, #2
 800a674:	441a      	add	r2, r3
 800a676:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a678:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a67c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a680:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a688:	b29b      	uxth	r3, r3
 800a68a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	4413      	add	r3, r2
 800a696:	881b      	ldrh	r3, [r3, #0]
 800a698:	b29b      	uxth	r3, r3
 800a69a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a69e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6a2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	441a      	add	r2, r3
 800a6ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a6b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a6b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a6b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	009b      	lsls	r3, r3, #2
 800a6cc:	4413      	add	r3, r2
 800a6ce:	881b      	ldrh	r3, [r3, #0]
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a6d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6da:	847b      	strh	r3, [r7, #34]	; 0x22
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	441a      	add	r2, r3
 800a6e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a6e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a6ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a6f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3734      	adds	r7, #52	; 0x34
 800a702:	46bd      	mov	sp, r7
 800a704:	bc80      	pop	{r7}
 800a706:	4770      	bx	lr

0800a708 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b0c4      	sub	sp, #272	; 0x110
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	1d3b      	adds	r3, r7, #4
 800a710:	6018      	str	r0, [r3, #0]
 800a712:	463b      	mov	r3, r7
 800a714:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint32_t len;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a716:	463b      	mov	r3, r7
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	785b      	ldrb	r3, [r3, #1]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	f040 8566 	bne.w	800b1ee <USB_EPStartXfer+0xae6>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a722:	463b      	mov	r3, r7
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	699a      	ldr	r2, [r3, #24]
 800a728:	463b      	mov	r3, r7
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	691b      	ldr	r3, [r3, #16]
 800a72e:	429a      	cmp	r2, r3
 800a730:	d905      	bls.n	800a73e <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800a732:	463b      	mov	r3, r7
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	691b      	ldr	r3, [r3, #16]
 800a738:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a73c:	e004      	b.n	800a748 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800a73e:	463b      	mov	r3, r7
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	699b      	ldr	r3, [r3, #24]
 800a744:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a748:	463b      	mov	r3, r7
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	7b1b      	ldrb	r3, [r3, #12]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d12c      	bne.n	800a7ac <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a752:	463b      	mov	r3, r7
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	6959      	ldr	r1, [r3, #20]
 800a758:	463b      	mov	r3, r7
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	88da      	ldrh	r2, [r3, #6]
 800a75e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a762:	b29b      	uxth	r3, r3
 800a764:	1d38      	adds	r0, r7, #4
 800a766:	6800      	ldr	r0, [r0, #0]
 800a768:	f001 fa31 	bl	800bbce <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a76c:	1d3b      	adds	r3, r7, #4
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	617b      	str	r3, [r7, #20]
 800a772:	1d3b      	adds	r3, r7, #4
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	461a      	mov	r2, r3
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	4413      	add	r3, r2
 800a782:	617b      	str	r3, [r7, #20]
 800a784:	463b      	mov	r3, r7
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	011a      	lsls	r2, r3, #4
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	4413      	add	r3, r2
 800a790:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a794:	f107 0310 	add.w	r3, r7, #16
 800a798:	601a      	str	r2, [r3, #0]
 800a79a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a79e:	b29a      	uxth	r2, r3
 800a7a0:	f107 0310 	add.w	r3, r7, #16
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	801a      	strh	r2, [r3, #0]
 800a7a8:	f000 bcec 	b.w	800b184 <USB_EPStartXfer+0xa7c>
    }
    else
    {
      /*double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a7ac:	463b      	mov	r3, r7
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	78db      	ldrb	r3, [r3, #3]
 800a7b2:	2b02      	cmp	r3, #2
 800a7b4:	f040 8356 	bne.w	800ae64 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a7b8:	463b      	mov	r3, r7
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	6a1a      	ldr	r2, [r3, #32]
 800a7be:	463b      	mov	r3, r7
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	691b      	ldr	r3, [r3, #16]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	f240 82fa 	bls.w	800adbe <USB_EPStartXfer+0x6b6>
        {
          /*enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800a7ca:	1d3b      	adds	r3, r7, #4
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	463b      	mov	r3, r7
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	781b      	ldrb	r3, [r3, #0]
 800a7d4:	009b      	lsls	r3, r3, #2
 800a7d6:	4413      	add	r3, r2
 800a7d8:	881b      	ldrh	r3, [r3, #0]
 800a7da:	b29b      	uxth	r3, r3
 800a7dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7e4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 800a7e8:	1d3b      	adds	r3, r7, #4
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	463b      	mov	r3, r7
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	441a      	add	r2, r3
 800a7f6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800a7fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a802:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a806:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	8013      	strh	r3, [r2, #0]
          len = ep->maxpacket;
 800a80e:	463b      	mov	r3, r7
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	691b      	ldr	r3, [r3, #16]
 800a814:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a818:	463b      	mov	r3, r7
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	6a1a      	ldr	r2, [r3, #32]
 800a81e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a822:	1ad2      	subs	r2, r2, r3
 800a824:	463b      	mov	r3, r7
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1*/
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a82a:	1d3b      	adds	r3, r7, #4
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	463b      	mov	r3, r7
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	881b      	ldrh	r3, [r3, #0]
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a840:	2b00      	cmp	r3, #0
 800a842:	f000 815e 	beq.w	800ab02 <USB_EPStartXfer+0x3fa>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a846:	1d3b      	adds	r3, r7, #4
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	637b      	str	r3, [r7, #52]	; 0x34
 800a84c:	463b      	mov	r3, r7
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	785b      	ldrb	r3, [r3, #1]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d164      	bne.n	800a920 <USB_EPStartXfer+0x218>
 800a856:	1d3b      	adds	r3, r7, #4
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a85c:	1d3b      	adds	r3, r7, #4
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a864:	b29b      	uxth	r3, r3
 800a866:	461a      	mov	r2, r3
 800a868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86a:	4413      	add	r3, r2
 800a86c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a86e:	463b      	mov	r3, r7
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	781b      	ldrb	r3, [r3, #0]
 800a874:	011a      	lsls	r2, r3, #4
 800a876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a878:	4413      	add	r3, r2
 800a87a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a87e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a880:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a884:	2b00      	cmp	r3, #0
 800a886:	d112      	bne.n	800a8ae <USB_EPStartXfer+0x1a6>
 800a888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a88a:	881b      	ldrh	r3, [r3, #0]
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a892:	b29a      	uxth	r2, r3
 800a894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a896:	801a      	strh	r2, [r3, #0]
 800a898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a89a:	881b      	ldrh	r3, [r3, #0]
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8a6:	b29a      	uxth	r2, r3
 800a8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8aa:	801a      	strh	r2, [r3, #0]
 800a8ac:	e054      	b.n	800a958 <USB_EPStartXfer+0x250>
 800a8ae:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a8b2:	2b3e      	cmp	r3, #62	; 0x3e
 800a8b4:	d817      	bhi.n	800a8e6 <USB_EPStartXfer+0x1de>
 800a8b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a8ba:	085b      	lsrs	r3, r3, #1
 800a8bc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a8c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a8c4:	f003 0301 	and.w	r3, r3, #1
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d004      	beq.n	800a8d6 <USB_EPStartXfer+0x1ce>
 800a8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a8d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	029b      	lsls	r3, r3, #10
 800a8de:	b29a      	uxth	r2, r3
 800a8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e2:	801a      	strh	r2, [r3, #0]
 800a8e4:	e038      	b.n	800a958 <USB_EPStartXfer+0x250>
 800a8e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a8ea:	095b      	lsrs	r3, r3, #5
 800a8ec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a8f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a8f4:	f003 031f 	and.w	r3, r3, #31
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d104      	bne.n	800a906 <USB_EPStartXfer+0x1fe>
 800a8fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a900:	3b01      	subs	r3, #1
 800a902:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a906:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	029b      	lsls	r3, r3, #10
 800a90e:	b29b      	uxth	r3, r3
 800a910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a918:	b29a      	uxth	r2, r3
 800a91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a91c:	801a      	strh	r2, [r3, #0]
 800a91e:	e01b      	b.n	800a958 <USB_EPStartXfer+0x250>
 800a920:	463b      	mov	r3, r7
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	785b      	ldrb	r3, [r3, #1]
 800a926:	2b01      	cmp	r3, #1
 800a928:	d116      	bne.n	800a958 <USB_EPStartXfer+0x250>
 800a92a:	1d3b      	adds	r3, r7, #4
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a932:	b29b      	uxth	r3, r3
 800a934:	461a      	mov	r2, r3
 800a936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a938:	4413      	add	r3, r2
 800a93a:	637b      	str	r3, [r7, #52]	; 0x34
 800a93c:	463b      	mov	r3, r7
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	011a      	lsls	r2, r3, #4
 800a944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a946:	4413      	add	r3, r2
 800a948:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a94c:	633b      	str	r3, [r7, #48]	; 0x30
 800a94e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a952:	b29a      	uxth	r2, r3
 800a954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a956:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a958:	463b      	mov	r3, r7
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	895b      	ldrh	r3, [r3, #10]
 800a95e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a962:	463b      	mov	r3, r7
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	6959      	ldr	r1, [r3, #20]
 800a968:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800a972:	1d38      	adds	r0, r7, #4
 800a974:	6800      	ldr	r0, [r0, #0]
 800a976:	f001 f92a 	bl	800bbce <USB_WritePMA>
            ep->xfer_buff += len;
 800a97a:	463b      	mov	r3, r7
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	695a      	ldr	r2, [r3, #20]
 800a980:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a984:	441a      	add	r2, r3
 800a986:	463b      	mov	r3, r7
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a98c:	463b      	mov	r3, r7
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	6a1a      	ldr	r2, [r3, #32]
 800a992:	463b      	mov	r3, r7
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	691b      	ldr	r3, [r3, #16]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d90e      	bls.n	800a9ba <USB_EPStartXfer+0x2b2>
            {
              len = ep->maxpacket;
 800a99c:	463b      	mov	r3, r7
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 800a9a6:	463b      	mov	r3, r7
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	6a1a      	ldr	r2, [r3, #32]
 800a9ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a9b0:	1ad2      	subs	r2, r2, r3
 800a9b2:	463b      	mov	r3, r7
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	621a      	str	r2, [r3, #32]
 800a9b8:	e008      	b.n	800a9cc <USB_EPStartXfer+0x2c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800a9ba:	463b      	mov	r3, r7
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	6a1b      	ldr	r3, [r3, #32]
 800a9c0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 800a9c4:	463b      	mov	r3, r7
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a9cc:	463b      	mov	r3, r7
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	785b      	ldrb	r3, [r3, #1]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d164      	bne.n	800aaa0 <USB_EPStartXfer+0x398>
 800a9d6:	1d3b      	adds	r3, r7, #4
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	61fb      	str	r3, [r7, #28]
 800a9dc:	1d3b      	adds	r3, r7, #4
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	69fb      	ldr	r3, [r7, #28]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	61fb      	str	r3, [r7, #28]
 800a9ee:	463b      	mov	r3, r7
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	011a      	lsls	r2, r3, #4
 800a9f6:	69fb      	ldr	r3, [r7, #28]
 800a9f8:	4413      	add	r3, r2
 800a9fa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a9fe:	61bb      	str	r3, [r7, #24]
 800aa00:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d112      	bne.n	800aa2e <USB_EPStartXfer+0x326>
 800aa08:	69bb      	ldr	r3, [r7, #24]
 800aa0a:	881b      	ldrh	r3, [r3, #0]
 800aa0c:	b29b      	uxth	r3, r3
 800aa0e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aa12:	b29a      	uxth	r2, r3
 800aa14:	69bb      	ldr	r3, [r7, #24]
 800aa16:	801a      	strh	r2, [r3, #0]
 800aa18:	69bb      	ldr	r3, [r7, #24]
 800aa1a:	881b      	ldrh	r3, [r3, #0]
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa26:	b29a      	uxth	r2, r3
 800aa28:	69bb      	ldr	r3, [r7, #24]
 800aa2a:	801a      	strh	r2, [r3, #0]
 800aa2c:	e057      	b.n	800aade <USB_EPStartXfer+0x3d6>
 800aa2e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aa32:	2b3e      	cmp	r3, #62	; 0x3e
 800aa34:	d817      	bhi.n	800aa66 <USB_EPStartXfer+0x35e>
 800aa36:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aa3a:	085b      	lsrs	r3, r3, #1
 800aa3c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800aa40:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aa44:	f003 0301 	and.w	r3, r3, #1
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d004      	beq.n	800aa56 <USB_EPStartXfer+0x34e>
 800aa4c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800aa50:	3301      	adds	r3, #1
 800aa52:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800aa56:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800aa5a:	b29b      	uxth	r3, r3
 800aa5c:	029b      	lsls	r3, r3, #10
 800aa5e:	b29a      	uxth	r2, r3
 800aa60:	69bb      	ldr	r3, [r7, #24]
 800aa62:	801a      	strh	r2, [r3, #0]
 800aa64:	e03b      	b.n	800aade <USB_EPStartXfer+0x3d6>
 800aa66:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aa6a:	095b      	lsrs	r3, r3, #5
 800aa6c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800aa70:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aa74:	f003 031f 	and.w	r3, r3, #31
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d104      	bne.n	800aa86 <USB_EPStartXfer+0x37e>
 800aa7c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800aa80:	3b01      	subs	r3, #1
 800aa82:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800aa86:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	029b      	lsls	r3, r3, #10
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa98:	b29a      	uxth	r2, r3
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	801a      	strh	r2, [r3, #0]
 800aa9e:	e01e      	b.n	800aade <USB_EPStartXfer+0x3d6>
 800aaa0:	463b      	mov	r3, r7
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	785b      	ldrb	r3, [r3, #1]
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d119      	bne.n	800aade <USB_EPStartXfer+0x3d6>
 800aaaa:	1d3b      	adds	r3, r7, #4
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	627b      	str	r3, [r7, #36]	; 0x24
 800aab0:	1d3b      	adds	r3, r7, #4
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	461a      	mov	r2, r3
 800aabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aabe:	4413      	add	r3, r2
 800aac0:	627b      	str	r3, [r7, #36]	; 0x24
 800aac2:	463b      	mov	r3, r7
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	011a      	lsls	r2, r3, #4
 800aaca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aacc:	4413      	add	r3, r2
 800aace:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800aad2:	623b      	str	r3, [r7, #32]
 800aad4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aad8:	b29a      	uxth	r2, r3
 800aada:	6a3b      	ldr	r3, [r7, #32]
 800aadc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800aade:	463b      	mov	r3, r7
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	891b      	ldrh	r3, [r3, #8]
 800aae4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aae8:	463b      	mov	r3, r7
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	6959      	ldr	r1, [r3, #20]
 800aaee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800aaf8:	1d38      	adds	r0, r7, #4
 800aafa:	6800      	ldr	r0, [r0, #0]
 800aafc:	f001 f867 	bl	800bbce <USB_WritePMA>
 800ab00:	e340      	b.n	800b184 <USB_EPStartXfer+0xa7c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ab02:	463b      	mov	r3, r7
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	785b      	ldrb	r3, [r3, #1]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d164      	bne.n	800abd6 <USB_EPStartXfer+0x4ce>
 800ab0c:	1d3b      	adds	r3, r7, #4
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab12:	1d3b      	adds	r3, r7, #4
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab1a:	b29b      	uxth	r3, r3
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab20:	4413      	add	r3, r2
 800ab22:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab24:	463b      	mov	r3, r7
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	011a      	lsls	r2, r3, #4
 800ab2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab2e:	4413      	add	r3, r2
 800ab30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ab34:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab36:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d112      	bne.n	800ab64 <USB_EPStartXfer+0x45c>
 800ab3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab40:	881b      	ldrh	r3, [r3, #0]
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab4c:	801a      	strh	r2, [r3, #0]
 800ab4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab50:	881b      	ldrh	r3, [r3, #0]
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab60:	801a      	strh	r2, [r3, #0]
 800ab62:	e057      	b.n	800ac14 <USB_EPStartXfer+0x50c>
 800ab64:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ab68:	2b3e      	cmp	r3, #62	; 0x3e
 800ab6a:	d817      	bhi.n	800ab9c <USB_EPStartXfer+0x494>
 800ab6c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ab70:	085b      	lsrs	r3, r3, #1
 800ab72:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ab76:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ab7a:	f003 0301 	and.w	r3, r3, #1
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d004      	beq.n	800ab8c <USB_EPStartXfer+0x484>
 800ab82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab86:	3301      	adds	r3, #1
 800ab88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ab8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	029b      	lsls	r3, r3, #10
 800ab94:	b29a      	uxth	r2, r3
 800ab96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab98:	801a      	strh	r2, [r3, #0]
 800ab9a:	e03b      	b.n	800ac14 <USB_EPStartXfer+0x50c>
 800ab9c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aba0:	095b      	lsrs	r3, r3, #5
 800aba2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800aba6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800abaa:	f003 031f 	and.w	r3, r3, #31
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d104      	bne.n	800abbc <USB_EPStartXfer+0x4b4>
 800abb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abb6:	3b01      	subs	r3, #1
 800abb8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800abbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	029b      	lsls	r3, r3, #10
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abce:	b29a      	uxth	r2, r3
 800abd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abd2:	801a      	strh	r2, [r3, #0]
 800abd4:	e01e      	b.n	800ac14 <USB_EPStartXfer+0x50c>
 800abd6:	463b      	mov	r3, r7
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	785b      	ldrb	r3, [r3, #1]
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d119      	bne.n	800ac14 <USB_EPStartXfer+0x50c>
 800abe0:	1d3b      	adds	r3, r7, #4
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	657b      	str	r3, [r7, #84]	; 0x54
 800abe6:	1d3b      	adds	r3, r7, #4
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800abee:	b29b      	uxth	r3, r3
 800abf0:	461a      	mov	r2, r3
 800abf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abf4:	4413      	add	r3, r2
 800abf6:	657b      	str	r3, [r7, #84]	; 0x54
 800abf8:	463b      	mov	r3, r7
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	011a      	lsls	r2, r3, #4
 800ac00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac02:	4413      	add	r3, r2
 800ac04:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ac08:	653b      	str	r3, [r7, #80]	; 0x50
 800ac0a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ac0e:	b29a      	uxth	r2, r3
 800ac10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ac14:	463b      	mov	r3, r7
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	891b      	ldrh	r3, [r3, #8]
 800ac1a:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac1e:	463b      	mov	r3, r7
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	6959      	ldr	r1, [r3, #20]
 800ac24:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800ac2e:	1d38      	adds	r0, r7, #4
 800ac30:	6800      	ldr	r0, [r0, #0]
 800ac32:	f000 ffcc 	bl	800bbce <USB_WritePMA>
            ep->xfer_buff += len;
 800ac36:	463b      	mov	r3, r7
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	695a      	ldr	r2, [r3, #20]
 800ac3c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ac40:	441a      	add	r2, r3
 800ac42:	463b      	mov	r3, r7
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ac48:	463b      	mov	r3, r7
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	6a1a      	ldr	r2, [r3, #32]
 800ac4e:	463b      	mov	r3, r7
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	691b      	ldr	r3, [r3, #16]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d90e      	bls.n	800ac76 <USB_EPStartXfer+0x56e>
            {
              len = ep->maxpacket;
 800ac58:	463b      	mov	r3, r7
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 800ac62:	463b      	mov	r3, r7
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	6a1a      	ldr	r2, [r3, #32]
 800ac68:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ac6c:	1ad2      	subs	r2, r2, r3
 800ac6e:	463b      	mov	r3, r7
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	621a      	str	r2, [r3, #32]
 800ac74:	e008      	b.n	800ac88 <USB_EPStartXfer+0x580>
            }
            else
            {
              len = ep->xfer_len_db;
 800ac76:	463b      	mov	r3, r7
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	6a1b      	ldr	r3, [r3, #32]
 800ac7c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 800ac80:	463b      	mov	r3, r7
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	2200      	movs	r2, #0
 800ac86:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ac88:	1d3b      	adds	r3, r7, #4
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	647b      	str	r3, [r7, #68]	; 0x44
 800ac8e:	463b      	mov	r3, r7
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	785b      	ldrb	r3, [r3, #1]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d164      	bne.n	800ad62 <USB_EPStartXfer+0x65a>
 800ac98:	1d3b      	adds	r3, r7, #4
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac9e:	1d3b      	adds	r3, r7, #4
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	461a      	mov	r2, r3
 800acaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acac:	4413      	add	r3, r2
 800acae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acb0:	463b      	mov	r3, r7
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	781b      	ldrb	r3, [r3, #0]
 800acb6:	011a      	lsls	r2, r3, #4
 800acb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acba:	4413      	add	r3, r2
 800acbc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800acc0:	63bb      	str	r3, [r7, #56]	; 0x38
 800acc2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d112      	bne.n	800acf0 <USB_EPStartXfer+0x5e8>
 800acca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800accc:	881b      	ldrh	r3, [r3, #0]
 800acce:	b29b      	uxth	r3, r3
 800acd0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800acd4:	b29a      	uxth	r2, r3
 800acd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acd8:	801a      	strh	r2, [r3, #0]
 800acda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ace4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ace8:	b29a      	uxth	r2, r3
 800acea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acec:	801a      	strh	r2, [r3, #0]
 800acee:	e054      	b.n	800ad9a <USB_EPStartXfer+0x692>
 800acf0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800acf4:	2b3e      	cmp	r3, #62	; 0x3e
 800acf6:	d817      	bhi.n	800ad28 <USB_EPStartXfer+0x620>
 800acf8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800acfc:	085b      	lsrs	r3, r3, #1
 800acfe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ad02:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ad06:	f003 0301 	and.w	r3, r3, #1
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d004      	beq.n	800ad18 <USB_EPStartXfer+0x610>
 800ad0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ad12:	3301      	adds	r3, #1
 800ad14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ad18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ad1c:	b29b      	uxth	r3, r3
 800ad1e:	029b      	lsls	r3, r3, #10
 800ad20:	b29a      	uxth	r2, r3
 800ad22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad24:	801a      	strh	r2, [r3, #0]
 800ad26:	e038      	b.n	800ad9a <USB_EPStartXfer+0x692>
 800ad28:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ad2c:	095b      	lsrs	r3, r3, #5
 800ad2e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ad32:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ad36:	f003 031f 	and.w	r3, r3, #31
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d104      	bne.n	800ad48 <USB_EPStartXfer+0x640>
 800ad3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ad42:	3b01      	subs	r3, #1
 800ad44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ad48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ad4c:	b29b      	uxth	r3, r3
 800ad4e:	029b      	lsls	r3, r3, #10
 800ad50:	b29b      	uxth	r3, r3
 800ad52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad5a:	b29a      	uxth	r2, r3
 800ad5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad5e:	801a      	strh	r2, [r3, #0]
 800ad60:	e01b      	b.n	800ad9a <USB_EPStartXfer+0x692>
 800ad62:	463b      	mov	r3, r7
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	785b      	ldrb	r3, [r3, #1]
 800ad68:	2b01      	cmp	r3, #1
 800ad6a:	d116      	bne.n	800ad9a <USB_EPStartXfer+0x692>
 800ad6c:	1d3b      	adds	r3, r7, #4
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad74:	b29b      	uxth	r3, r3
 800ad76:	461a      	mov	r2, r3
 800ad78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad7a:	4413      	add	r3, r2
 800ad7c:	647b      	str	r3, [r7, #68]	; 0x44
 800ad7e:	463b      	mov	r3, r7
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	011a      	lsls	r2, r3, #4
 800ad86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad88:	4413      	add	r3, r2
 800ad8a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ad8e:	643b      	str	r3, [r7, #64]	; 0x40
 800ad90:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ad94:	b29a      	uxth	r2, r3
 800ad96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad98:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ad9a:	463b      	mov	r3, r7
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	895b      	ldrh	r3, [r3, #10]
 800ada0:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ada4:	463b      	mov	r3, r7
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	6959      	ldr	r1, [r3, #20]
 800adaa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800adae:	b29b      	uxth	r3, r3
 800adb0:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800adb4:	1d38      	adds	r0, r7, #4
 800adb6:	6800      	ldr	r0, [r0, #0]
 800adb8:	f000 ff09 	bl	800bbce <USB_WritePMA>
 800adbc:	e1e2      	b.n	800b184 <USB_EPStartXfer+0xa7c>
          }
        }
        /*auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer*/
        else
        {
          len = ep->xfer_len_db;
 800adbe:	463b      	mov	r3, r7
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	6a1b      	ldr	r3, [r3, #32]
 800adc4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800adc8:	1d3b      	adds	r3, r7, #4
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	463b      	mov	r3, r7
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	4413      	add	r3, r2
 800add6:	881b      	ldrh	r3, [r3, #0]
 800add8:	b29b      	uxth	r3, r3
 800adda:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800adde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ade2:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800ade6:	1d3b      	adds	r3, r7, #4
 800ade8:	681a      	ldr	r2, [r3, #0]
 800adea:	463b      	mov	r3, r7
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	441a      	add	r2, r3
 800adf4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800adf8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800adfc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	8013      	strh	r3, [r2, #0]
          /*Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ae0c:	1d3b      	adds	r3, r7, #4
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	663b      	str	r3, [r7, #96]	; 0x60
 800ae12:	1d3b      	adds	r3, r7, #4
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	461a      	mov	r2, r3
 800ae1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae20:	4413      	add	r3, r2
 800ae22:	663b      	str	r3, [r7, #96]	; 0x60
 800ae24:	463b      	mov	r3, r7
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	011a      	lsls	r2, r3, #4
 800ae2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae2e:	4413      	add	r3, r2
 800ae30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ae34:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae36:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ae3a:	b29a      	uxth	r2, r3
 800ae3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ae3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ae40:	463b      	mov	r3, r7
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	891b      	ldrh	r3, [r3, #8]
 800ae46:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
          /*Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ae4a:	463b      	mov	r3, r7
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	6959      	ldr	r1, [r3, #20]
 800ae50:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800ae5a:	1d38      	adds	r0, r7, #4
 800ae5c:	6800      	ldr	r0, [r0, #0]
 800ae5e:	f000 feb6 	bl	800bbce <USB_WritePMA>
 800ae62:	e18f      	b.n	800b184 <USB_EPStartXfer+0xa7c>

      /*mange isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ae64:	1d3b      	adds	r3, r7, #4
 800ae66:	681a      	ldr	r2, [r3, #0]
 800ae68:	463b      	mov	r3, r7
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	009b      	lsls	r3, r3, #2
 800ae70:	4413      	add	r3, r2
 800ae72:	881b      	ldrh	r3, [r3, #0]
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f000 808f 	beq.w	800af9e <USB_EPStartXfer+0x896>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ae80:	1d3b      	adds	r3, r7, #4
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	67bb      	str	r3, [r7, #120]	; 0x78
 800ae86:	463b      	mov	r3, r7
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	785b      	ldrb	r3, [r3, #1]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d164      	bne.n	800af5a <USB_EPStartXfer+0x852>
 800ae90:	1d3b      	adds	r3, r7, #4
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	673b      	str	r3, [r7, #112]	; 0x70
 800ae96:	1d3b      	adds	r3, r7, #4
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	461a      	mov	r2, r3
 800aea2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aea4:	4413      	add	r3, r2
 800aea6:	673b      	str	r3, [r7, #112]	; 0x70
 800aea8:	463b      	mov	r3, r7
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	011a      	lsls	r2, r3, #4
 800aeb0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aeb2:	4413      	add	r3, r2
 800aeb4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800aeb8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aeba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d112      	bne.n	800aee8 <USB_EPStartXfer+0x7e0>
 800aec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aecc:	b29a      	uxth	r2, r3
 800aece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aed0:	801a      	strh	r2, [r3, #0]
 800aed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aed4:	881b      	ldrh	r3, [r3, #0]
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aedc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aee0:	b29a      	uxth	r2, r3
 800aee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aee4:	801a      	strh	r2, [r3, #0]
 800aee6:	e054      	b.n	800af92 <USB_EPStartXfer+0x88a>
 800aee8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aeec:	2b3e      	cmp	r3, #62	; 0x3e
 800aeee:	d817      	bhi.n	800af20 <USB_EPStartXfer+0x818>
 800aef0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aef4:	085b      	lsrs	r3, r3, #1
 800aef6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800aefa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aefe:	f003 0301 	and.w	r3, r3, #1
 800af02:	2b00      	cmp	r3, #0
 800af04:	d004      	beq.n	800af10 <USB_EPStartXfer+0x808>
 800af06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af0a:	3301      	adds	r3, #1
 800af0c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800af10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af14:	b29b      	uxth	r3, r3
 800af16:	029b      	lsls	r3, r3, #10
 800af18:	b29a      	uxth	r2, r3
 800af1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af1c:	801a      	strh	r2, [r3, #0]
 800af1e:	e038      	b.n	800af92 <USB_EPStartXfer+0x88a>
 800af20:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800af24:	095b      	lsrs	r3, r3, #5
 800af26:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800af2a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800af2e:	f003 031f 	and.w	r3, r3, #31
 800af32:	2b00      	cmp	r3, #0
 800af34:	d104      	bne.n	800af40 <USB_EPStartXfer+0x838>
 800af36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af3a:	3b01      	subs	r3, #1
 800af3c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800af40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af44:	b29b      	uxth	r3, r3
 800af46:	029b      	lsls	r3, r3, #10
 800af48:	b29b      	uxth	r3, r3
 800af4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af52:	b29a      	uxth	r2, r3
 800af54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af56:	801a      	strh	r2, [r3, #0]
 800af58:	e01b      	b.n	800af92 <USB_EPStartXfer+0x88a>
 800af5a:	463b      	mov	r3, r7
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	785b      	ldrb	r3, [r3, #1]
 800af60:	2b01      	cmp	r3, #1
 800af62:	d116      	bne.n	800af92 <USB_EPStartXfer+0x88a>
 800af64:	1d3b      	adds	r3, r7, #4
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af6c:	b29b      	uxth	r3, r3
 800af6e:	461a      	mov	r2, r3
 800af70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af72:	4413      	add	r3, r2
 800af74:	67bb      	str	r3, [r7, #120]	; 0x78
 800af76:	463b      	mov	r3, r7
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	011a      	lsls	r2, r3, #4
 800af7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af80:	4413      	add	r3, r2
 800af82:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800af86:	677b      	str	r3, [r7, #116]	; 0x74
 800af88:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800af8c:	b29a      	uxth	r2, r3
 800af8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af90:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800af92:	463b      	mov	r3, r7
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	895b      	ldrh	r3, [r3, #10]
 800af98:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 800af9c:	e097      	b.n	800b0ce <USB_EPStartXfer+0x9c6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800af9e:	463b      	mov	r3, r7
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	785b      	ldrb	r3, [r3, #1]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d168      	bne.n	800b07a <USB_EPStartXfer+0x972>
 800afa8:	1d3b      	adds	r3, r7, #4
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800afb0:	1d3b      	adds	r3, r7, #4
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800afb8:	b29b      	uxth	r3, r3
 800afba:	461a      	mov	r2, r3
 800afbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800afc0:	4413      	add	r3, r2
 800afc2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800afc6:	463b      	mov	r3, r7
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	011a      	lsls	r2, r3, #4
 800afce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800afd2:	4413      	add	r3, r2
 800afd4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800afd8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800afda:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d112      	bne.n	800b008 <USB_EPStartXfer+0x900>
 800afe2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800afec:	b29a      	uxth	r2, r3
 800afee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aff0:	801a      	strh	r2, [r3, #0]
 800aff2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aff4:	881b      	ldrh	r3, [r3, #0]
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800affc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b000:	b29a      	uxth	r2, r3
 800b002:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b004:	801a      	strh	r2, [r3, #0]
 800b006:	e05d      	b.n	800b0c4 <USB_EPStartXfer+0x9bc>
 800b008:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b00c:	2b3e      	cmp	r3, #62	; 0x3e
 800b00e:	d817      	bhi.n	800b040 <USB_EPStartXfer+0x938>
 800b010:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b014:	085b      	lsrs	r3, r3, #1
 800b016:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b01a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b01e:	f003 0301 	and.w	r3, r3, #1
 800b022:	2b00      	cmp	r3, #0
 800b024:	d004      	beq.n	800b030 <USB_EPStartXfer+0x928>
 800b026:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b02a:	3301      	adds	r3, #1
 800b02c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b030:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b034:	b29b      	uxth	r3, r3
 800b036:	029b      	lsls	r3, r3, #10
 800b038:	b29a      	uxth	r2, r3
 800b03a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b03c:	801a      	strh	r2, [r3, #0]
 800b03e:	e041      	b.n	800b0c4 <USB_EPStartXfer+0x9bc>
 800b040:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b044:	095b      	lsrs	r3, r3, #5
 800b046:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b04a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b04e:	f003 031f 	and.w	r3, r3, #31
 800b052:	2b00      	cmp	r3, #0
 800b054:	d104      	bne.n	800b060 <USB_EPStartXfer+0x958>
 800b056:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b05a:	3b01      	subs	r3, #1
 800b05c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b060:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b064:	b29b      	uxth	r3, r3
 800b066:	029b      	lsls	r3, r3, #10
 800b068:	b29b      	uxth	r3, r3
 800b06a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b06e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b072:	b29a      	uxth	r2, r3
 800b074:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b076:	801a      	strh	r2, [r3, #0]
 800b078:	e024      	b.n	800b0c4 <USB_EPStartXfer+0x9bc>
 800b07a:	463b      	mov	r3, r7
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	785b      	ldrb	r3, [r3, #1]
 800b080:	2b01      	cmp	r3, #1
 800b082:	d11f      	bne.n	800b0c4 <USB_EPStartXfer+0x9bc>
 800b084:	1d3b      	adds	r3, r7, #4
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b08c:	1d3b      	adds	r3, r7, #4
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b094:	b29b      	uxth	r3, r3
 800b096:	461a      	mov	r2, r3
 800b098:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b09c:	4413      	add	r3, r2
 800b09e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b0a2:	463b      	mov	r3, r7
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	011a      	lsls	r2, r3, #4
 800b0aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b0b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b0b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b0bc:	b29a      	uxth	r2, r3
 800b0be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b0c2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b0c4:	463b      	mov	r3, r7
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	891b      	ldrh	r3, [r3, #8]
 800b0ca:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        }
        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b0ce:	463b      	mov	r3, r7
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	6959      	ldr	r1, [r3, #20]
 800b0d4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b0de:	1d38      	adds	r0, r7, #4
 800b0e0:	6800      	ldr	r0, [r0, #0]
 800b0e2:	f000 fd74 	bl	800bbce <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800b0e6:	463b      	mov	r3, r7
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	785b      	ldrb	r3, [r3, #1]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d122      	bne.n	800b136 <USB_EPStartXfer+0xa2e>
 800b0f0:	1d3b      	adds	r3, r7, #4
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	463b      	mov	r3, r7
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	4413      	add	r3, r2
 800b0fe:	881b      	ldrh	r3, [r3, #0]
 800b100:	b29b      	uxth	r3, r3
 800b102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b10a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800b10e:	1d3b      	adds	r3, r7, #4
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	463b      	mov	r3, r7
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	781b      	ldrb	r3, [r3, #0]
 800b118:	009b      	lsls	r3, r3, #2
 800b11a:	441a      	add	r2, r3
 800b11c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800b120:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b124:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b128:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b12c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b130:	b29b      	uxth	r3, r3
 800b132:	8013      	strh	r3, [r2, #0]
 800b134:	e026      	b.n	800b184 <USB_EPStartXfer+0xa7c>
 800b136:	463b      	mov	r3, r7
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	785b      	ldrb	r3, [r3, #1]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d121      	bne.n	800b184 <USB_EPStartXfer+0xa7c>
 800b140:	1d3b      	adds	r3, r7, #4
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	463b      	mov	r3, r7
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	4413      	add	r3, r2
 800b14e:	881b      	ldrh	r3, [r3, #0]
 800b150:	b29b      	uxth	r3, r3
 800b152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b15a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 800b15e:	1d3b      	adds	r3, r7, #4
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	463b      	mov	r3, r7
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	441a      	add	r2, r3
 800b16c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800b170:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b174:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b178:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b17c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b180:	b29b      	uxth	r3, r3
 800b182:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b184:	1d3b      	adds	r3, r7, #4
 800b186:	681a      	ldr	r2, [r3, #0]
 800b188:	463b      	mov	r3, r7
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	009b      	lsls	r3, r3, #2
 800b190:	4413      	add	r3, r2
 800b192:	881b      	ldrh	r3, [r3, #0]
 800b194:	b29b      	uxth	r3, r3
 800b196:	f107 020e 	add.w	r2, r7, #14
 800b19a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b19e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b1a2:	8013      	strh	r3, [r2, #0]
 800b1a4:	f107 030e 	add.w	r3, r7, #14
 800b1a8:	f107 020e 	add.w	r2, r7, #14
 800b1ac:	8812      	ldrh	r2, [r2, #0]
 800b1ae:	f082 0210 	eor.w	r2, r2, #16
 800b1b2:	801a      	strh	r2, [r3, #0]
 800b1b4:	f107 030e 	add.w	r3, r7, #14
 800b1b8:	f107 020e 	add.w	r2, r7, #14
 800b1bc:	8812      	ldrh	r2, [r2, #0]
 800b1be:	f082 0220 	eor.w	r2, r2, #32
 800b1c2:	801a      	strh	r2, [r3, #0]
 800b1c4:	1d3b      	adds	r3, r7, #4
 800b1c6:	681a      	ldr	r2, [r3, #0]
 800b1c8:	463b      	mov	r3, r7
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	441a      	add	r2, r3
 800b1d2:	f107 030e 	add.w	r3, r7, #14
 800b1d6:	881b      	ldrh	r3, [r3, #0]
 800b1d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	8013      	strh	r3, [r2, #0]
 800b1ec:	e3b5      	b.n	800b95a <USB_EPStartXfer+0x1252>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b1ee:	463b      	mov	r3, r7
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	7b1b      	ldrb	r3, [r3, #12]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	f040 8090 	bne.w	800b31a <USB_EPStartXfer+0xc12>
    {
      /* Multi packet transfer*/
      if (ep->xfer_len > ep->maxpacket)
 800b1fa:	463b      	mov	r3, r7
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	699a      	ldr	r2, [r3, #24]
 800b200:	463b      	mov	r3, r7
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	691b      	ldr	r3, [r3, #16]
 800b206:	429a      	cmp	r2, r3
 800b208:	d90e      	bls.n	800b228 <USB_EPStartXfer+0xb20>
      {
        len = ep->maxpacket;
 800b20a:	463b      	mov	r3, r7
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	691b      	ldr	r3, [r3, #16]
 800b210:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len -= len;
 800b214:	463b      	mov	r3, r7
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	699a      	ldr	r2, [r3, #24]
 800b21a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b21e:	1ad2      	subs	r2, r2, r3
 800b220:	463b      	mov	r3, r7
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	619a      	str	r2, [r3, #24]
 800b226:	e008      	b.n	800b23a <USB_EPStartXfer+0xb32>
      }
      else
      {
        len = ep->xfer_len;
 800b228:	463b      	mov	r3, r7
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	699b      	ldr	r3, [r3, #24]
 800b22e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len = 0U;
 800b232:	463b      	mov	r3, r7
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	2200      	movs	r2, #0
 800b238:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b23a:	1d3b      	adds	r3, r7, #4
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b242:	1d3b      	adds	r3, r7, #4
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	461a      	mov	r2, r3
 800b24e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b252:	4413      	add	r3, r2
 800b254:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b258:	463b      	mov	r3, r7
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	011a      	lsls	r2, r3, #4
 800b260:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b264:	4413      	add	r3, r2
 800b266:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b26a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b26e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b272:	2b00      	cmp	r3, #0
 800b274:	d116      	bne.n	800b2a4 <USB_EPStartXfer+0xb9c>
 800b276:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b27a:	881b      	ldrh	r3, [r3, #0]
 800b27c:	b29b      	uxth	r3, r3
 800b27e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b282:	b29a      	uxth	r2, r3
 800b284:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b288:	801a      	strh	r2, [r3, #0]
 800b28a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b28e:	881b      	ldrh	r3, [r3, #0]
 800b290:	b29b      	uxth	r3, r3
 800b292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b29a:	b29a      	uxth	r2, r3
 800b29c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b2a0:	801a      	strh	r2, [r3, #0]
 800b2a2:	e32c      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
 800b2a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b2a8:	2b3e      	cmp	r3, #62	; 0x3e
 800b2aa:	d818      	bhi.n	800b2de <USB_EPStartXfer+0xbd6>
 800b2ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b2b0:	085b      	lsrs	r3, r3, #1
 800b2b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b2b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b2ba:	f003 0301 	and.w	r3, r3, #1
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d004      	beq.n	800b2cc <USB_EPStartXfer+0xbc4>
 800b2c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b2cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	029b      	lsls	r3, r3, #10
 800b2d4:	b29a      	uxth	r2, r3
 800b2d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b2da:	801a      	strh	r2, [r3, #0]
 800b2dc:	e30f      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
 800b2de:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b2e2:	095b      	lsrs	r3, r3, #5
 800b2e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b2e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b2ec:	f003 031f 	and.w	r3, r3, #31
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d104      	bne.n	800b2fe <USB_EPStartXfer+0xbf6>
 800b2f4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b2f8:	3b01      	subs	r3, #1
 800b2fa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b2fe:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b302:	b29b      	uxth	r3, r3
 800b304:	029b      	lsls	r3, r3, #10
 800b306:	b29b      	uxth	r3, r3
 800b308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b30c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b310:	b29a      	uxth	r2, r3
 800b312:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b316:	801a      	strh	r2, [r3, #0]
 800b318:	e2f1      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
    }
    else
    {
      /*First Transfer Coming From HAL_PCD_EP_Receive & From ISR*/
      /*Set the Double buffer counter*/
      if (ep->type == EP_TYPE_BULK)
 800b31a:	463b      	mov	r3, r7
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	78db      	ldrb	r3, [r3, #3]
 800b320:	2b02      	cmp	r3, #2
 800b322:	f040 818f 	bne.w	800b644 <USB_EPStartXfer+0xf3c>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b326:	463b      	mov	r3, r7
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	785b      	ldrb	r3, [r3, #1]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d175      	bne.n	800b41c <USB_EPStartXfer+0xd14>
 800b330:	1d3b      	adds	r3, r7, #4
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b338:	1d3b      	adds	r3, r7, #4
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b340:	b29b      	uxth	r3, r3
 800b342:	461a      	mov	r2, r3
 800b344:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b348:	4413      	add	r3, r2
 800b34a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b34e:	463b      	mov	r3, r7
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	011a      	lsls	r2, r3, #4
 800b356:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b35a:	4413      	add	r3, r2
 800b35c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b360:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b364:	463b      	mov	r3, r7
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	691b      	ldr	r3, [r3, #16]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d116      	bne.n	800b39c <USB_EPStartXfer+0xc94>
 800b36e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b372:	881b      	ldrh	r3, [r3, #0]
 800b374:	b29b      	uxth	r3, r3
 800b376:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b37a:	b29a      	uxth	r2, r3
 800b37c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b380:	801a      	strh	r2, [r3, #0]
 800b382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b386:	881b      	ldrh	r3, [r3, #0]
 800b388:	b29b      	uxth	r3, r3
 800b38a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b38e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b392:	b29a      	uxth	r2, r3
 800b394:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b398:	801a      	strh	r2, [r3, #0]
 800b39a:	e065      	b.n	800b468 <USB_EPStartXfer+0xd60>
 800b39c:	463b      	mov	r3, r7
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	691b      	ldr	r3, [r3, #16]
 800b3a2:	2b3e      	cmp	r3, #62	; 0x3e
 800b3a4:	d81a      	bhi.n	800b3dc <USB_EPStartXfer+0xcd4>
 800b3a6:	463b      	mov	r3, r7
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	691b      	ldr	r3, [r3, #16]
 800b3ac:	085b      	lsrs	r3, r3, #1
 800b3ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b3b2:	463b      	mov	r3, r7
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	691b      	ldr	r3, [r3, #16]
 800b3b8:	f003 0301 	and.w	r3, r3, #1
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d004      	beq.n	800b3ca <USB_EPStartXfer+0xcc2>
 800b3c0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b3ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b3ce:	b29b      	uxth	r3, r3
 800b3d0:	029b      	lsls	r3, r3, #10
 800b3d2:	b29a      	uxth	r2, r3
 800b3d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b3d8:	801a      	strh	r2, [r3, #0]
 800b3da:	e045      	b.n	800b468 <USB_EPStartXfer+0xd60>
 800b3dc:	463b      	mov	r3, r7
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	691b      	ldr	r3, [r3, #16]
 800b3e2:	095b      	lsrs	r3, r3, #5
 800b3e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b3e8:	463b      	mov	r3, r7
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	691b      	ldr	r3, [r3, #16]
 800b3ee:	f003 031f 	and.w	r3, r3, #31
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d104      	bne.n	800b400 <USB_EPStartXfer+0xcf8>
 800b3f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b3fa:	3b01      	subs	r3, #1
 800b3fc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b400:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b404:	b29b      	uxth	r3, r3
 800b406:	029b      	lsls	r3, r3, #10
 800b408:	b29b      	uxth	r3, r3
 800b40a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b40e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b412:	b29a      	uxth	r2, r3
 800b414:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b418:	801a      	strh	r2, [r3, #0]
 800b41a:	e025      	b.n	800b468 <USB_EPStartXfer+0xd60>
 800b41c:	463b      	mov	r3, r7
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	785b      	ldrb	r3, [r3, #1]
 800b422:	2b01      	cmp	r3, #1
 800b424:	d120      	bne.n	800b468 <USB_EPStartXfer+0xd60>
 800b426:	1d3b      	adds	r3, r7, #4
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b42e:	1d3b      	adds	r3, r7, #4
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b436:	b29b      	uxth	r3, r3
 800b438:	461a      	mov	r2, r3
 800b43a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b43e:	4413      	add	r3, r2
 800b440:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b444:	463b      	mov	r3, r7
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	011a      	lsls	r2, r3, #4
 800b44c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b450:	4413      	add	r3, r2
 800b452:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b456:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b45a:	463b      	mov	r3, r7
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	691b      	ldr	r3, [r3, #16]
 800b460:	b29a      	uxth	r2, r3
 800b462:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b466:	801a      	strh	r2, [r3, #0]
 800b468:	1d3b      	adds	r3, r7, #4
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b470:	463b      	mov	r3, r7
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	785b      	ldrb	r3, [r3, #1]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d175      	bne.n	800b566 <USB_EPStartXfer+0xe5e>
 800b47a:	1d3b      	adds	r3, r7, #4
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b482:	1d3b      	adds	r3, r7, #4
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	461a      	mov	r2, r3
 800b48e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b492:	4413      	add	r3, r2
 800b494:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b498:	463b      	mov	r3, r7
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	781b      	ldrb	r3, [r3, #0]
 800b49e:	011a      	lsls	r2, r3, #4
 800b4a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b4a4:	4413      	add	r3, r2
 800b4a6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b4aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b4ae:	463b      	mov	r3, r7
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	691b      	ldr	r3, [r3, #16]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d116      	bne.n	800b4e6 <USB_EPStartXfer+0xdde>
 800b4b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b4bc:	881b      	ldrh	r3, [r3, #0]
 800b4be:	b29b      	uxth	r3, r3
 800b4c0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b4c4:	b29a      	uxth	r2, r3
 800b4c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b4ca:	801a      	strh	r2, [r3, #0]
 800b4cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b4d0:	881b      	ldrh	r3, [r3, #0]
 800b4d2:	b29b      	uxth	r3, r3
 800b4d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b4d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b4dc:	b29a      	uxth	r2, r3
 800b4de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b4e2:	801a      	strh	r2, [r3, #0]
 800b4e4:	e061      	b.n	800b5aa <USB_EPStartXfer+0xea2>
 800b4e6:	463b      	mov	r3, r7
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	691b      	ldr	r3, [r3, #16]
 800b4ec:	2b3e      	cmp	r3, #62	; 0x3e
 800b4ee:	d81a      	bhi.n	800b526 <USB_EPStartXfer+0xe1e>
 800b4f0:	463b      	mov	r3, r7
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	691b      	ldr	r3, [r3, #16]
 800b4f6:	085b      	lsrs	r3, r3, #1
 800b4f8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b4fc:	463b      	mov	r3, r7
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	691b      	ldr	r3, [r3, #16]
 800b502:	f003 0301 	and.w	r3, r3, #1
 800b506:	2b00      	cmp	r3, #0
 800b508:	d004      	beq.n	800b514 <USB_EPStartXfer+0xe0c>
 800b50a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b50e:	3301      	adds	r3, #1
 800b510:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b518:	b29b      	uxth	r3, r3
 800b51a:	029b      	lsls	r3, r3, #10
 800b51c:	b29a      	uxth	r2, r3
 800b51e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b522:	801a      	strh	r2, [r3, #0]
 800b524:	e041      	b.n	800b5aa <USB_EPStartXfer+0xea2>
 800b526:	463b      	mov	r3, r7
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	691b      	ldr	r3, [r3, #16]
 800b52c:	095b      	lsrs	r3, r3, #5
 800b52e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b532:	463b      	mov	r3, r7
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	691b      	ldr	r3, [r3, #16]
 800b538:	f003 031f 	and.w	r3, r3, #31
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d104      	bne.n	800b54a <USB_EPStartXfer+0xe42>
 800b540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b544:	3b01      	subs	r3, #1
 800b546:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b54a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b54e:	b29b      	uxth	r3, r3
 800b550:	029b      	lsls	r3, r3, #10
 800b552:	b29b      	uxth	r3, r3
 800b554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b55c:	b29a      	uxth	r2, r3
 800b55e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b562:	801a      	strh	r2, [r3, #0]
 800b564:	e021      	b.n	800b5aa <USB_EPStartXfer+0xea2>
 800b566:	463b      	mov	r3, r7
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	785b      	ldrb	r3, [r3, #1]
 800b56c:	2b01      	cmp	r3, #1
 800b56e:	d11c      	bne.n	800b5aa <USB_EPStartXfer+0xea2>
 800b570:	1d3b      	adds	r3, r7, #4
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b578:	b29b      	uxth	r3, r3
 800b57a:	461a      	mov	r2, r3
 800b57c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b580:	4413      	add	r3, r2
 800b582:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b586:	463b      	mov	r3, r7
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	011a      	lsls	r2, r3, #4
 800b58e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b592:	4413      	add	r3, r2
 800b594:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b598:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b59c:	463b      	mov	r3, r7
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	691b      	ldr	r3, [r3, #16]
 800b5a2:	b29a      	uxth	r2, r3
 800b5a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b5a8:	801a      	strh	r2, [r3, #0]
        /*Coming from ISR*/
        if (ep->xfer_count != 0U)
 800b5aa:	463b      	mov	r3, r7
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	69db      	ldr	r3, [r3, #28]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f000 81a4 	beq.w	800b8fe <USB_EPStartXfer+0x11f6>
        {
          /* update last value to check if there is blocking state*/
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b5b6:	1d3b      	adds	r3, r7, #4
 800b5b8:	681a      	ldr	r2, [r3, #0]
 800b5ba:	463b      	mov	r3, r7
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	781b      	ldrb	r3, [r3, #0]
 800b5c0:	009b      	lsls	r3, r3, #2
 800b5c2:	4413      	add	r3, r2
 800b5c4:	881b      	ldrh	r3, [r3, #0]
 800b5c6:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b5ca:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800b5ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d005      	beq.n	800b5e2 <USB_EPStartXfer+0xeda>
 800b5d6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800b5da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d10d      	bne.n	800b5fe <USB_EPStartXfer+0xef6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b5e2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800b5e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f040 8187 	bne.w	800b8fe <USB_EPStartXfer+0x11f6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b5f0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800b5f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	f040 8180 	bne.w	800b8fe <USB_EPStartXfer+0x11f6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800b5fe:	1d3b      	adds	r3, r7, #4
 800b600:	681a      	ldr	r2, [r3, #0]
 800b602:	463b      	mov	r3, r7
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	009b      	lsls	r3, r3, #2
 800b60a:	4413      	add	r3, r2
 800b60c:	881b      	ldrh	r3, [r3, #0]
 800b60e:	b29b      	uxth	r3, r3
 800b610:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b618:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 800b61c:	1d3b      	adds	r3, r7, #4
 800b61e:	681a      	ldr	r2, [r3, #0]
 800b620:	463b      	mov	r3, r7
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	009b      	lsls	r3, r3, #2
 800b628:	441a      	add	r2, r3
 800b62a:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800b62e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b632:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b636:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b63a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b63e:	b29b      	uxth	r3, r3
 800b640:	8013      	strh	r3, [r2, #0]
 800b642:	e15c      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
          }
        }
      }
      /*iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b644:	463b      	mov	r3, r7
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	78db      	ldrb	r3, [r3, #3]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	f040 8155 	bne.w	800b8fa <USB_EPStartXfer+0x11f2>
      {
        /* Multi packet transfer*/
        if (ep->xfer_len > ep->maxpacket)
 800b650:	463b      	mov	r3, r7
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	699a      	ldr	r2, [r3, #24]
 800b656:	463b      	mov	r3, r7
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	691b      	ldr	r3, [r3, #16]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d90e      	bls.n	800b67e <USB_EPStartXfer+0xf76>
        {
          len = ep->maxpacket;
 800b660:	463b      	mov	r3, r7
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	691b      	ldr	r3, [r3, #16]
 800b666:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len -= len;
 800b66a:	463b      	mov	r3, r7
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	699a      	ldr	r2, [r3, #24]
 800b670:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b674:	1ad2      	subs	r2, r2, r3
 800b676:	463b      	mov	r3, r7
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	619a      	str	r2, [r3, #24]
 800b67c:	e008      	b.n	800b690 <USB_EPStartXfer+0xf88>
        }
        else
        {
          len = ep->xfer_len;
 800b67e:	463b      	mov	r3, r7
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len = 0U;
 800b688:	463b      	mov	r3, r7
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	2200      	movs	r2, #0
 800b68e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b690:	463b      	mov	r3, r7
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	785b      	ldrb	r3, [r3, #1]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d16f      	bne.n	800b77a <USB_EPStartXfer+0x1072>
 800b69a:	1d3b      	adds	r3, r7, #4
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b6a2:	1d3b      	adds	r3, r7, #4
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6aa:	b29b      	uxth	r3, r3
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b6b2:	4413      	add	r3, r2
 800b6b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b6b8:	463b      	mov	r3, r7
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	011a      	lsls	r2, r3, #4
 800b6c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b6c4:	4413      	add	r3, r2
 800b6c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b6ca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b6ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d116      	bne.n	800b704 <USB_EPStartXfer+0xffc>
 800b6d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b6da:	881b      	ldrh	r3, [r3, #0]
 800b6dc:	b29b      	uxth	r3, r3
 800b6de:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b6e2:	b29a      	uxth	r2, r3
 800b6e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b6e8:	801a      	strh	r2, [r3, #0]
 800b6ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b6ee:	881b      	ldrh	r3, [r3, #0]
 800b6f0:	b29b      	uxth	r3, r3
 800b6f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6fa:	b29a      	uxth	r2, r3
 800b6fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b700:	801a      	strh	r2, [r3, #0]
 800b702:	e05f      	b.n	800b7c4 <USB_EPStartXfer+0x10bc>
 800b704:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b708:	2b3e      	cmp	r3, #62	; 0x3e
 800b70a:	d818      	bhi.n	800b73e <USB_EPStartXfer+0x1036>
 800b70c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b710:	085b      	lsrs	r3, r3, #1
 800b712:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b716:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b71a:	f003 0301 	and.w	r3, r3, #1
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d004      	beq.n	800b72c <USB_EPStartXfer+0x1024>
 800b722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b726:	3301      	adds	r3, #1
 800b728:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b72c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b730:	b29b      	uxth	r3, r3
 800b732:	029b      	lsls	r3, r3, #10
 800b734:	b29a      	uxth	r2, r3
 800b736:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b73a:	801a      	strh	r2, [r3, #0]
 800b73c:	e042      	b.n	800b7c4 <USB_EPStartXfer+0x10bc>
 800b73e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b742:	095b      	lsrs	r3, r3, #5
 800b744:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b748:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b74c:	f003 031f 	and.w	r3, r3, #31
 800b750:	2b00      	cmp	r3, #0
 800b752:	d104      	bne.n	800b75e <USB_EPStartXfer+0x1056>
 800b754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b758:	3b01      	subs	r3, #1
 800b75a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b75e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b762:	b29b      	uxth	r3, r3
 800b764:	029b      	lsls	r3, r3, #10
 800b766:	b29b      	uxth	r3, r3
 800b768:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b76c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b770:	b29a      	uxth	r2, r3
 800b772:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b776:	801a      	strh	r2, [r3, #0]
 800b778:	e024      	b.n	800b7c4 <USB_EPStartXfer+0x10bc>
 800b77a:	463b      	mov	r3, r7
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	785b      	ldrb	r3, [r3, #1]
 800b780:	2b01      	cmp	r3, #1
 800b782:	d11f      	bne.n	800b7c4 <USB_EPStartXfer+0x10bc>
 800b784:	1d3b      	adds	r3, r7, #4
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b78c:	1d3b      	adds	r3, r7, #4
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b794:	b29b      	uxth	r3, r3
 800b796:	461a      	mov	r2, r3
 800b798:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b79c:	4413      	add	r3, r2
 800b79e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b7a2:	463b      	mov	r3, r7
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	011a      	lsls	r2, r3, #4
 800b7aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b7ae:	4413      	add	r3, r2
 800b7b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b7b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b7b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b7bc:	b29a      	uxth	r2, r3
 800b7be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b7c2:	801a      	strh	r2, [r3, #0]
 800b7c4:	1d3b      	adds	r3, r7, #4
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b7cc:	463b      	mov	r3, r7
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	785b      	ldrb	r3, [r3, #1]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d16f      	bne.n	800b8b6 <USB_EPStartXfer+0x11ae>
 800b7d6:	1d3b      	adds	r3, r7, #4
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b7de:	1d3b      	adds	r3, r7, #4
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7e6:	b29b      	uxth	r3, r3
 800b7e8:	461a      	mov	r2, r3
 800b7ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b7ee:	4413      	add	r3, r2
 800b7f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b7f4:	463b      	mov	r3, r7
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	781b      	ldrb	r3, [r3, #0]
 800b7fa:	011a      	lsls	r2, r3, #4
 800b7fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b800:	4413      	add	r3, r2
 800b802:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b806:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b80a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d116      	bne.n	800b840 <USB_EPStartXfer+0x1138>
 800b812:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b816:	881b      	ldrh	r3, [r3, #0]
 800b818:	b29b      	uxth	r3, r3
 800b81a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b81e:	b29a      	uxth	r2, r3
 800b820:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b824:	801a      	strh	r2, [r3, #0]
 800b826:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b82a:	881b      	ldrh	r3, [r3, #0]
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b836:	b29a      	uxth	r2, r3
 800b838:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b83c:	801a      	strh	r2, [r3, #0]
 800b83e:	e05e      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
 800b840:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b844:	2b3e      	cmp	r3, #62	; 0x3e
 800b846:	d818      	bhi.n	800b87a <USB_EPStartXfer+0x1172>
 800b848:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b84c:	085b      	lsrs	r3, r3, #1
 800b84e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b852:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b856:	f003 0301 	and.w	r3, r3, #1
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d004      	beq.n	800b868 <USB_EPStartXfer+0x1160>
 800b85e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b862:	3301      	adds	r3, #1
 800b864:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b86c:	b29b      	uxth	r3, r3
 800b86e:	029b      	lsls	r3, r3, #10
 800b870:	b29a      	uxth	r2, r3
 800b872:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b876:	801a      	strh	r2, [r3, #0]
 800b878:	e041      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
 800b87a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b87e:	095b      	lsrs	r3, r3, #5
 800b880:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b884:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b888:	f003 031f 	and.w	r3, r3, #31
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d104      	bne.n	800b89a <USB_EPStartXfer+0x1192>
 800b890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b894:	3b01      	subs	r3, #1
 800b896:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b89a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	029b      	lsls	r3, r3, #10
 800b8a2:	b29b      	uxth	r3, r3
 800b8a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8ac:	b29a      	uxth	r2, r3
 800b8ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b8b2:	801a      	strh	r2, [r3, #0]
 800b8b4:	e023      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
 800b8b6:	463b      	mov	r3, r7
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	785b      	ldrb	r3, [r3, #1]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d11e      	bne.n	800b8fe <USB_EPStartXfer+0x11f6>
 800b8c0:	1d3b      	adds	r3, r7, #4
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b8c8:	b29b      	uxth	r3, r3
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b8d0:	4413      	add	r3, r2
 800b8d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b8d6:	463b      	mov	r3, r7
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	011a      	lsls	r2, r3, #4
 800b8de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b8e2:	4413      	add	r3, r2
 800b8e4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b8e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b8ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b8f0:	b29a      	uxth	r2, r3
 800b8f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b8f6:	801a      	strh	r2, [r3, #0]
 800b8f8:	e001      	b.n	800b8fe <USB_EPStartXfer+0x11f6>
      }
      else
      {
        return HAL_ERROR;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	e02e      	b.n	800b95c <USB_EPStartXfer+0x1254>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b8fe:	1d3b      	adds	r3, r7, #4
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	463b      	mov	r3, r7
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	781b      	ldrb	r3, [r3, #0]
 800b908:	009b      	lsls	r3, r3, #2
 800b90a:	4413      	add	r3, r2
 800b90c:	881b      	ldrh	r3, [r3, #0]
 800b90e:	b29b      	uxth	r3, r3
 800b910:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b918:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800b91c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800b920:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b924:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800b928:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800b92c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b930:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800b934:	1d3b      	adds	r3, r7, #4
 800b936:	681a      	ldr	r2, [r3, #0]
 800b938:	463b      	mov	r3, r7
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	441a      	add	r2, r3
 800b942:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800b946:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b94a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b94e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b956:	b29b      	uxth	r3, r3
 800b958:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b95a:	2300      	movs	r3, #0
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}

0800b966 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b966:	b480      	push	{r7}
 800b968:	b085      	sub	sp, #20
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	6078      	str	r0, [r7, #4]
 800b96e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	785b      	ldrb	r3, [r3, #1]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d020      	beq.n	800b9ba <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b978:	687a      	ldr	r2, [r7, #4]
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	4413      	add	r3, r2
 800b982:	881b      	ldrh	r3, [r3, #0]
 800b984:	b29b      	uxth	r3, r3
 800b986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b98a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b98e:	81bb      	strh	r3, [r7, #12]
 800b990:	89bb      	ldrh	r3, [r7, #12]
 800b992:	f083 0310 	eor.w	r3, r3, #16
 800b996:	81bb      	strh	r3, [r7, #12]
 800b998:	687a      	ldr	r2, [r7, #4]
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	781b      	ldrb	r3, [r3, #0]
 800b99e:	009b      	lsls	r3, r3, #2
 800b9a0:	441a      	add	r2, r3
 800b9a2:	89bb      	ldrh	r3, [r7, #12]
 800b9a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	8013      	strh	r3, [r2, #0]
 800b9b8:	e01f      	b.n	800b9fa <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	4413      	add	r3, r2
 800b9c4:	881b      	ldrh	r3, [r3, #0]
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b9cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9d0:	81fb      	strh	r3, [r7, #14]
 800b9d2:	89fb      	ldrh	r3, [r7, #14]
 800b9d4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b9d8:	81fb      	strh	r3, [r7, #14]
 800b9da:	687a      	ldr	r2, [r7, #4]
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	009b      	lsls	r3, r3, #2
 800b9e2:	441a      	add	r2, r3
 800b9e4:	89fb      	ldrh	r3, [r7, #14]
 800b9e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9f6:	b29b      	uxth	r3, r3
 800b9f8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b9fa:	2300      	movs	r3, #0
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3714      	adds	r7, #20
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bc80      	pop	{r7}
 800ba04:	4770      	bx	lr

0800ba06 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ba06:	b480      	push	{r7}
 800ba08:	b087      	sub	sp, #28
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
 800ba0e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	7b1b      	ldrb	r3, [r3, #12]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f040 809d 	bne.w	800bb54 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	785b      	ldrb	r3, [r3, #1]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d04c      	beq.n	800babc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ba22:	687a      	ldr	r2, [r7, #4]
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	009b      	lsls	r3, r3, #2
 800ba2a:	4413      	add	r3, r2
 800ba2c:	881b      	ldrh	r3, [r3, #0]
 800ba2e:	823b      	strh	r3, [r7, #16]
 800ba30:	8a3b      	ldrh	r3, [r7, #16]
 800ba32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d01b      	beq.n	800ba72 <USB_EPClearStall+0x6c>
 800ba3a:	687a      	ldr	r2, [r7, #4]
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	4413      	add	r3, r2
 800ba44:	881b      	ldrh	r3, [r3, #0]
 800ba46:	b29b      	uxth	r3, r3
 800ba48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba50:	81fb      	strh	r3, [r7, #14]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	781b      	ldrb	r3, [r3, #0]
 800ba58:	009b      	lsls	r3, r3, #2
 800ba5a:	441a      	add	r2, r3
 800ba5c:	89fb      	ldrh	r3, [r7, #14]
 800ba5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ba62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ba66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba6a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	78db      	ldrb	r3, [r3, #3]
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d06c      	beq.n	800bb54 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	4413      	add	r3, r2
 800ba84:	881b      	ldrh	r3, [r3, #0]
 800ba86:	b29b      	uxth	r3, r3
 800ba88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba90:	81bb      	strh	r3, [r7, #12]
 800ba92:	89bb      	ldrh	r3, [r7, #12]
 800ba94:	f083 0320 	eor.w	r3, r3, #32
 800ba98:	81bb      	strh	r3, [r7, #12]
 800ba9a:	687a      	ldr	r2, [r7, #4]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	781b      	ldrb	r3, [r3, #0]
 800baa0:	009b      	lsls	r3, r3, #2
 800baa2:	441a      	add	r2, r3
 800baa4:	89bb      	ldrh	r3, [r7, #12]
 800baa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800baaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800baae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bab6:	b29b      	uxth	r3, r3
 800bab8:	8013      	strh	r3, [r2, #0]
 800baba:	e04b      	b.n	800bb54 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800babc:	687a      	ldr	r2, [r7, #4]
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	009b      	lsls	r3, r3, #2
 800bac4:	4413      	add	r3, r2
 800bac6:	881b      	ldrh	r3, [r3, #0]
 800bac8:	82fb      	strh	r3, [r7, #22]
 800baca:	8afb      	ldrh	r3, [r7, #22]
 800bacc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d01b      	beq.n	800bb0c <USB_EPClearStall+0x106>
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	4413      	add	r3, r2
 800bade:	881b      	ldrh	r3, [r3, #0]
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800baea:	82bb      	strh	r3, [r7, #20]
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	441a      	add	r2, r3
 800baf6:	8abb      	ldrh	r3, [r7, #20]
 800baf8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bafc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bb04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bb0c:	687a      	ldr	r2, [r7, #4]
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	781b      	ldrb	r3, [r3, #0]
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4413      	add	r3, r2
 800bb16:	881b      	ldrh	r3, [r3, #0]
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bb1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb22:	827b      	strh	r3, [r7, #18]
 800bb24:	8a7b      	ldrh	r3, [r7, #18]
 800bb26:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800bb2a:	827b      	strh	r3, [r7, #18]
 800bb2c:	8a7b      	ldrh	r3, [r7, #18]
 800bb2e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800bb32:	827b      	strh	r3, [r7, #18]
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	441a      	add	r2, r3
 800bb3e:	8a7b      	ldrh	r3, [r7, #18]
 800bb40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb50:	b29b      	uxth	r3, r3
 800bb52:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800bb54:	2300      	movs	r3, #0
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	371c      	adds	r7, #28
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bc80      	pop	{r7}
 800bb5e:	4770      	bx	lr

0800bb60 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b083      	sub	sp, #12
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	460b      	mov	r3, r1
 800bb6a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800bb6c:	78fb      	ldrb	r3, [r7, #3]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d103      	bne.n	800bb7a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2280      	movs	r2, #128	; 0x80
 800bb76:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800bb7a:	2300      	movs	r3, #0
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	370c      	adds	r7, #12
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bc80      	pop	{r7}
 800bb84:	4770      	bx	lr

0800bb86 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800bb86:	b480      	push	{r7}
 800bb88:	b083      	sub	sp, #12
 800bb8a:	af00      	add	r7, sp, #0
 800bb8c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800bb8e:	2300      	movs	r3, #0
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	370c      	adds	r7, #12
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bc80      	pop	{r7}
 800bb98:	4770      	bx	lr

0800bb9a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	b085      	sub	sp, #20
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800bba8:	b29b      	uxth	r3, r3
 800bbaa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800bbac:	68fb      	ldr	r3, [r7, #12]
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	3714      	adds	r7, #20
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bc80      	pop	{r7}
 800bbb6:	4770      	bx	lr

0800bbb8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800bbc2:	2300      	movs	r3, #0
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	370c      	adds	r7, #12
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bc80      	pop	{r7}
 800bbcc:	4770      	bx	lr

0800bbce <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bbce:	b480      	push	{r7}
 800bbd0:	b08d      	sub	sp, #52	; 0x34
 800bbd2:	af00      	add	r7, sp, #0
 800bbd4:	60f8      	str	r0, [r7, #12]
 800bbd6:	60b9      	str	r1, [r7, #8]
 800bbd8:	4611      	mov	r1, r2
 800bbda:	461a      	mov	r2, r3
 800bbdc:	460b      	mov	r3, r1
 800bbde:	80fb      	strh	r3, [r7, #6]
 800bbe0:	4613      	mov	r3, r2
 800bbe2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800bbe4:	88bb      	ldrh	r3, [r7, #4]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	085b      	lsrs	r3, r3, #1
 800bbea:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bbf4:	88fb      	ldrh	r3, [r7, #6]
 800bbf6:	005a      	lsls	r2, r3, #1
 800bbf8:	69fb      	ldr	r3, [r7, #28]
 800bbfa:	4413      	add	r3, r2
 800bbfc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bc00:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800bc02:	6a3b      	ldr	r3, [r7, #32]
 800bc04:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bc06:	e01e      	b.n	800bc46 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800bc08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800bc0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc10:	3301      	adds	r3, #1
 800bc12:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800bc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	021b      	lsls	r3, r3, #8
 800bc1c:	b29b      	uxth	r3, r3
 800bc1e:	461a      	mov	r2, r3
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	4313      	orrs	r3, r2
 800bc24:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	b29a      	uxth	r2, r3
 800bc2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc2c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bc2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc30:	3302      	adds	r3, #2
 800bc32:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800bc34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc36:	3302      	adds	r3, #2
 800bc38:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800bc3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800bc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc42:	3b01      	subs	r3, #1
 800bc44:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bc46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d1dd      	bne.n	800bc08 <USB_WritePMA+0x3a>
  }
}
 800bc4c:	bf00      	nop
 800bc4e:	3734      	adds	r7, #52	; 0x34
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bc80      	pop	{r7}
 800bc54:	4770      	bx	lr

0800bc56 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bc56:	b480      	push	{r7}
 800bc58:	b08b      	sub	sp, #44	; 0x2c
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	60f8      	str	r0, [r7, #12]
 800bc5e:	60b9      	str	r1, [r7, #8]
 800bc60:	4611      	mov	r1, r2
 800bc62:	461a      	mov	r2, r3
 800bc64:	460b      	mov	r3, r1
 800bc66:	80fb      	strh	r3, [r7, #6]
 800bc68:	4613      	mov	r3, r2
 800bc6a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bc6c:	88bb      	ldrh	r3, [r7, #4]
 800bc6e:	085b      	lsrs	r3, r3, #1
 800bc70:	b29b      	uxth	r3, r3
 800bc72:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bc7c:	88fb      	ldrh	r3, [r7, #6]
 800bc7e:	005a      	lsls	r2, r3, #1
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	4413      	add	r3, r2
 800bc84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bc88:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	627b      	str	r3, [r7, #36]	; 0x24
 800bc8e:	e01b      	b.n	800bcc8 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800bc90:	6a3b      	ldr	r3, [r7, #32]
 800bc92:	881b      	ldrh	r3, [r3, #0]
 800bc94:	b29b      	uxth	r3, r3
 800bc96:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bc98:	6a3b      	ldr	r3, [r7, #32]
 800bc9a:	3302      	adds	r3, #2
 800bc9c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	b2da      	uxtb	r2, r3
 800bca2:	69fb      	ldr	r3, [r7, #28]
 800bca4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bca6:	69fb      	ldr	r3, [r7, #28]
 800bca8:	3301      	adds	r3, #1
 800bcaa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	0a1b      	lsrs	r3, r3, #8
 800bcb0:	b2da      	uxtb	r2, r3
 800bcb2:	69fb      	ldr	r3, [r7, #28]
 800bcb4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bcb6:	69fb      	ldr	r3, [r7, #28]
 800bcb8:	3301      	adds	r3, #1
 800bcba:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800bcbc:	6a3b      	ldr	r3, [r7, #32]
 800bcbe:	3302      	adds	r3, #2
 800bcc0:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800bcc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	627b      	str	r3, [r7, #36]	; 0x24
 800bcc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d1e0      	bne.n	800bc90 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800bcce:	88bb      	ldrh	r3, [r7, #4]
 800bcd0:	f003 0301 	and.w	r3, r3, #1
 800bcd4:	b29b      	uxth	r3, r3
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d007      	beq.n	800bcea <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	881b      	ldrh	r3, [r3, #0]
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	b2da      	uxtb	r2, r3
 800bce6:	69fb      	ldr	r3, [r7, #28]
 800bce8:	701a      	strb	r2, [r3, #0]
  }
}
 800bcea:	bf00      	nop
 800bcec:	372c      	adds	r7, #44	; 0x2c
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bc80      	pop	{r7}
 800bcf2:	4770      	bx	lr

0800bcf4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800bcf8:	4904      	ldr	r1, [pc, #16]	; (800bd0c <MX_FATFS_Init+0x18>)
 800bcfa:	4805      	ldr	r0, [pc, #20]	; (800bd10 <MX_FATFS_Init+0x1c>)
 800bcfc:	f002 faca 	bl	800e294 <FATFS_LinkDriver>
 800bd00:	4603      	mov	r3, r0
 800bd02:	461a      	mov	r2, r3
 800bd04:	4b03      	ldr	r3, [pc, #12]	; (800bd14 <MX_FATFS_Init+0x20>)
 800bd06:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800bd08:	bf00      	nop
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	20003f94 	.word	0x20003f94
 800bd10:	20000014 	.word	0x20000014
 800bd14:	20003f98 	.word	0x20003f98

0800bd18 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	4603      	mov	r3, r0
 800bd20:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800bd22:	4b05      	ldr	r3, [pc, #20]	; (800bd38 <USER_initialize+0x20>)
 800bd24:	2201      	movs	r2, #1
 800bd26:	701a      	strb	r2, [r3, #0]
    return Stat;
 800bd28:	4b03      	ldr	r3, [pc, #12]	; (800bd38 <USER_initialize+0x20>)
 800bd2a:	781b      	ldrb	r3, [r3, #0]
 800bd2c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	370c      	adds	r7, #12
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bc80      	pop	{r7}
 800bd36:	4770      	bx	lr
 800bd38:	20000010 	.word	0x20000010

0800bd3c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b083      	sub	sp, #12
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	4603      	mov	r3, r0
 800bd44:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800bd46:	4b05      	ldr	r3, [pc, #20]	; (800bd5c <USER_status+0x20>)
 800bd48:	2201      	movs	r2, #1
 800bd4a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800bd4c:	4b03      	ldr	r3, [pc, #12]	; (800bd5c <USER_status+0x20>)
 800bd4e:	781b      	ldrb	r3, [r3, #0]
 800bd50:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	370c      	adds	r7, #12
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bc80      	pop	{r7}
 800bd5a:	4770      	bx	lr
 800bd5c:	20000010 	.word	0x20000010

0800bd60 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b085      	sub	sp, #20
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60b9      	str	r1, [r7, #8]
 800bd68:	607a      	str	r2, [r7, #4]
 800bd6a:	603b      	str	r3, [r7, #0]
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800bd70:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3714      	adds	r7, #20
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bc80      	pop	{r7}
 800bd7a:	4770      	bx	lr

0800bd7c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b085      	sub	sp, #20
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	60b9      	str	r1, [r7, #8]
 800bd84:	607a      	str	r2, [r7, #4]
 800bd86:	603b      	str	r3, [r7, #0]
 800bd88:	4603      	mov	r3, r0
 800bd8a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800bd8c:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3714      	adds	r7, #20
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bc80      	pop	{r7}
 800bd96:	4770      	bx	lr

0800bd98 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	4603      	mov	r3, r0
 800bda0:	603a      	str	r2, [r7, #0]
 800bda2:	71fb      	strb	r3, [r7, #7]
 800bda4:	460b      	mov	r3, r1
 800bda6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800bda8:	2301      	movs	r3, #1
 800bdaa:	73fb      	strb	r3, [r7, #15]
    return res;
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	3714      	adds	r7, #20
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bc80      	pop	{r7}
 800bdb6:	4770      	bx	lr

0800bdb8 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t  USBD_MSC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b082      	sub	sp, #8
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
 800bdc0:	460b      	mov	r3, r1
 800bdc2:	70fb      	strb	r3, [r7, #3]
  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	7c1b      	ldrb	r3, [r3, #16]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d115      	bne.n	800bdf8 <USBD_MSC_Init+0x40>
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800bdcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bdd0:	2202      	movs	r2, #2
 800bdd2:	2101      	movs	r1, #1
 800bdd4:	6878      	ldr	r0, [r7, #4]
 800bdd6:	f005 fb9c 	bl	8011512 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2201      	movs	r2, #1
 800bdde:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800bde2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bde6:	2202      	movs	r2, #2
 800bde8:	2181      	movs	r1, #129	; 0x81
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f005 fb91 	bl	8011512 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	62da      	str	r2, [r3, #44]	; 0x2c
 800bdf6:	e012      	b.n	800be1e <USBD_MSC_Init+0x66>
  }
  else
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800bdf8:	2340      	movs	r3, #64	; 0x40
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	2101      	movs	r1, #1
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	f005 fb87 	bl	8011512 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2201      	movs	r2, #1
 800be08:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800be0c:	2340      	movs	r3, #64	; 0x40
 800be0e:	2202      	movs	r2, #2
 800be10:	2181      	movs	r1, #129	; 0x81
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f005 fb7d 	bl	8011512 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2201      	movs	r2, #1
 800be1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  pdev->pClassData = USBD_malloc(sizeof (USBD_MSC_BOT_HandleTypeDef));
 800be1e:	f44f 701b 	mov.w	r0, #620	; 0x26c
 800be22:	f005 fcbd 	bl	80117a0 <USBD_static_malloc>
 800be26:	4602      	mov	r2, r0
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800be34:	2b00      	cmp	r3, #0
 800be36:	d101      	bne.n	800be3c <USBD_MSC_Init+0x84>
  {
    return USBD_FAIL;
 800be38:	2302      	movs	r3, #2
 800be3a:	e003      	b.n	800be44 <USBD_MSC_Init+0x8c>
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f000 f9d9 	bl	800c1f4 <MSC_BOT_Init>

  return USBD_OK;
 800be42:	2300      	movs	r3, #0
}
 800be44:	4618      	mov	r0, r3
 800be46:	3708      	adds	r7, #8
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <USBD_MSC_DeInit>:
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t  USBD_MSC_DeInit (USBD_HandleTypeDef *pdev,
                              uint8_t cfgidx)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	460b      	mov	r3, r1
 800be56:	70fb      	strb	r3, [r7, #3]
  /* Close MSC EPs */
  USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 800be58:	2101      	movs	r1, #1
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f005 fb7f 	bl	801155e <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2200      	movs	r2, #0
 800be64:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 800be68:	2181      	movs	r1, #129	; 0x81
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f005 fb77 	bl	801155e <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2200      	movs	r2, #0
 800be74:	62da      	str	r2, [r3, #44]	; 0x2c

    /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f000 fa06 	bl	800c288 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if(pdev->pClassData != NULL)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800be82:	2b00      	cmp	r3, #0
 800be84:	d009      	beq.n	800be9a <USBD_MSC_DeInit+0x4e>
  {
    USBD_free(pdev->pClassData);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800be8c:	4618      	mov	r0, r3
 800be8e:	f005 fc93 	bl	80117b8 <USBD_static_free>
    pdev->pClassData  = NULL;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2200      	movs	r2, #0
 800be96:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }
  return USBD_OK;
 800be9a:	2300      	movs	r3, #0
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	3708      	adds	r7, #8
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t  USBD_MSC_Setup (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800beb4:	613b      	str	r3, [r7, #16]
  uint8_t ret = USBD_OK;
 800beb6:	2300      	movs	r3, #0
 800beb8:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800beba:	2300      	movs	r3, #0
 800bebc:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	781b      	ldrb	r3, [r3, #0]
 800bec2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d04d      	beq.n	800bf66 <USBD_MSC_Setup+0xc2>
 800beca:	2b20      	cmp	r3, #32
 800becc:	f040 8113 	bne.w	800c0f6 <USBD_MSC_Setup+0x252>
  {

    /* Class request */
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	785b      	ldrb	r3, [r3, #1]
 800bed4:	2bfe      	cmp	r3, #254	; 0xfe
 800bed6:	d002      	beq.n	800bede <USBD_MSC_Setup+0x3a>
 800bed8:	2bff      	cmp	r3, #255	; 0xff
 800beda:	d024      	beq.n	800bf26 <USBD_MSC_Setup+0x82>
 800bedc:	e03b      	b.n	800bf56 <USBD_MSC_Setup+0xb2>
    {
    case BOT_GET_MAX_LUN:
      if((req->wValue  == 0U) && (req->wLength == 1U) &&
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	885b      	ldrh	r3, [r3, #2]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d118      	bne.n	800bf18 <USBD_MSC_Setup+0x74>
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	88db      	ldrh	r3, [r3, #6]
 800beea:	2b01      	cmp	r3, #1
 800beec:	d114      	bne.n	800bf18 <USBD_MSC_Setup+0x74>
         ((req->bmRequest & 0x80U) == 0x80U))
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	b25b      	sxtb	r3, r3
      if((req->wValue  == 0U) && (req->wLength == 1U) &&
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	da0f      	bge.n	800bf18 <USBD_MSC_Setup+0x74>
      {
        hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800befe:	699b      	ldr	r3, [r3, #24]
 800bf00:	4798      	blx	r3
 800bf02:	4603      	mov	r3, r0
 800bf04:	461a      	mov	r2, r3
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	601a      	str	r2, [r3, #0]
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hmsc->max_lun, 1U);
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	4619      	mov	r1, r3
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f002 f90f 	bl	800e134 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bf16:	e025      	b.n	800bf64 <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev, req);
 800bf18:	6839      	ldr	r1, [r7, #0]
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f002 f8a0 	bl	800e060 <USBD_CtlError>
        ret = USBD_FAIL;
 800bf20:	2302      	movs	r3, #2
 800bf22:	75fb      	strb	r3, [r7, #23]
      break;
 800bf24:	e01e      	b.n	800bf64 <USBD_MSC_Setup+0xc0>

    case BOT_RESET :
      if((req->wValue  == 0U) && (req->wLength == 0U) &&
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	885b      	ldrh	r3, [r3, #2]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d10c      	bne.n	800bf48 <USBD_MSC_Setup+0xa4>
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	88db      	ldrh	r3, [r3, #6]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d108      	bne.n	800bf48 <USBD_MSC_Setup+0xa4>
         ((req->bmRequest & 0x80U) != 0x80U))
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	781b      	ldrb	r3, [r3, #0]
 800bf3a:	b25b      	sxtb	r3, r3
      if((req->wValue  == 0U) && (req->wLength == 0U) &&
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	db03      	blt.n	800bf48 <USBD_MSC_Setup+0xa4>
      {
        MSC_BOT_Reset(pdev);
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 f987 	bl	800c254 <MSC_BOT_Reset>
      else
      {
        USBD_CtlError(pdev , req);
        ret = USBD_FAIL;
      }
      break;
 800bf46:	e00d      	b.n	800bf64 <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev , req);
 800bf48:	6839      	ldr	r1, [r7, #0]
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f002 f888 	bl	800e060 <USBD_CtlError>
        ret = USBD_FAIL;
 800bf50:	2302      	movs	r3, #2
 800bf52:	75fb      	strb	r3, [r7, #23]
      break;
 800bf54:	e006      	b.n	800bf64 <USBD_MSC_Setup+0xc0>

    default:
      USBD_CtlError(pdev , req);
 800bf56:	6839      	ldr	r1, [r7, #0]
 800bf58:	6878      	ldr	r0, [r7, #4]
 800bf5a:	f002 f881 	bl	800e060 <USBD_CtlError>
      ret = USBD_FAIL;
 800bf5e:	2302      	movs	r3, #2
 800bf60:	75fb      	strb	r3, [r7, #23]
      break;
 800bf62:	bf00      	nop
    }
    break;
 800bf64:	e0ce      	b.n	800c104 <USBD_MSC_Setup+0x260>
    /* Interface & Endpoint request */
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	785b      	ldrb	r3, [r3, #1]
 800bf6a:	2b0b      	cmp	r3, #11
 800bf6c:	f200 80bb 	bhi.w	800c0e6 <USBD_MSC_Setup+0x242>
 800bf70:	a201      	add	r2, pc, #4	; (adr r2, 800bf78 <USBD_MSC_Setup+0xd4>)
 800bf72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf76:	bf00      	nop
 800bf78:	0800bfa9 	.word	0x0800bfa9
 800bf7c:	0800c01f 	.word	0x0800c01f
 800bf80:	0800c0e7 	.word	0x0800c0e7
 800bf84:	0800c0e7 	.word	0x0800c0e7
 800bf88:	0800c0e7 	.word	0x0800c0e7
 800bf8c:	0800c0e7 	.word	0x0800c0e7
 800bf90:	0800c0e7 	.word	0x0800c0e7
 800bf94:	0800c0e7 	.word	0x0800c0e7
 800bf98:	0800c0e7 	.word	0x0800c0e7
 800bf9c:	0800c0e7 	.word	0x0800c0e7
 800bfa0:	0800bfd1 	.word	0x0800bfd1
 800bfa4:	0800bff9 	.word	0x0800bff9
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800bfae:	2b03      	cmp	r3, #3
 800bfb0:	d107      	bne.n	800bfc2 <USBD_MSC_Setup+0x11e>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800bfb2:	f107 030e 	add.w	r3, r7, #14
 800bfb6:	2202      	movs	r2, #2
 800bfb8:	4619      	mov	r1, r3
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f002 f8ba 	bl	800e134 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bfc0:	e098      	b.n	800c0f4 <USBD_MSC_Setup+0x250>
        USBD_CtlError (pdev, req);
 800bfc2:	6839      	ldr	r1, [r7, #0]
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f002 f84b 	bl	800e060 <USBD_CtlError>
        ret = USBD_FAIL;
 800bfca:	2302      	movs	r3, #2
 800bfcc:	75fb      	strb	r3, [r7, #23]
      break;
 800bfce:	e091      	b.n	800c0f4 <USBD_MSC_Setup+0x250>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800bfd6:	2b03      	cmp	r3, #3
 800bfd8:	d107      	bne.n	800bfea <USBD_MSC_Setup+0x146>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hmsc->interface, 1U);
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	3304      	adds	r3, #4
 800bfde:	2201      	movs	r2, #1
 800bfe0:	4619      	mov	r1, r3
 800bfe2:	6878      	ldr	r0, [r7, #4]
 800bfe4:	f002 f8a6 	bl	800e134 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bfe8:	e084      	b.n	800c0f4 <USBD_MSC_Setup+0x250>
        USBD_CtlError (pdev, req);
 800bfea:	6839      	ldr	r1, [r7, #0]
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f002 f837 	bl	800e060 <USBD_CtlError>
        ret = USBD_FAIL;
 800bff2:	2302      	movs	r3, #2
 800bff4:	75fb      	strb	r3, [r7, #23]
      break;
 800bff6:	e07d      	b.n	800c0f4 <USBD_MSC_Setup+0x250>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800bffe:	2b03      	cmp	r3, #3
 800c000:	d106      	bne.n	800c010 <USBD_MSC_Setup+0x16c>
      {
        hmsc->interface = (uint8_t)(req->wValue);
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	885b      	ldrh	r3, [r3, #2]
 800c006:	b2db      	uxtb	r3, r3
 800c008:	461a      	mov	r2, r3
 800c00a:	693b      	ldr	r3, [r7, #16]
 800c00c:	605a      	str	r2, [r3, #4]
      else
      {
        USBD_CtlError (pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c00e:	e071      	b.n	800c0f4 <USBD_MSC_Setup+0x250>
        USBD_CtlError (pdev, req);
 800c010:	6839      	ldr	r1, [r7, #0]
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f002 f824 	bl	800e060 <USBD_CtlError>
        ret = USBD_FAIL;
 800c018:	2302      	movs	r3, #2
 800c01a:	75fb      	strb	r3, [r7, #23]
      break;
 800c01c:	e06a      	b.n	800c0f4 <USBD_MSC_Setup+0x250>

    case USB_REQ_CLEAR_FEATURE:

      /* Flush the FIFO and Clear the stall status */
      USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	889b      	ldrh	r3, [r3, #4]
 800c022:	b2db      	uxtb	r3, r3
 800c024:	4619      	mov	r1, r3
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f005 fab8 	bl	801159c <USBD_LL_FlushEP>

      /* Reactivate the EP */
      USBD_LL_CloseEP (pdev , (uint8_t)req->wIndex);
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	889b      	ldrh	r3, [r3, #4]
 800c030:	b2db      	uxtb	r3, r3
 800c032:	4619      	mov	r1, r3
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f005 fa92 	bl	801155e <USBD_LL_CloseEP>
      if((((uint8_t)req->wIndex) & 0x80U) == 0x80U)
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	889b      	ldrh	r3, [r3, #4]
 800c03e:	b25b      	sxtb	r3, r3
 800c040:	2b00      	cmp	r3, #0
 800c042:	da23      	bge.n	800c08c <USBD_MSC_Setup+0x1e8>
      {
        pdev->ep_in[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	889b      	ldrh	r3, [r3, #4]
 800c048:	b2db      	uxtb	r3, r3
 800c04a:	f003 020f 	and.w	r2, r3, #15
 800c04e:	6879      	ldr	r1, [r7, #4]
 800c050:	4613      	mov	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	4413      	add	r3, r2
 800c056:	009b      	lsls	r3, r3, #2
 800c058:	440b      	add	r3, r1
 800c05a:	3318      	adds	r3, #24
 800c05c:	2200      	movs	r2, #0
 800c05e:	601a      	str	r2, [r3, #0]
        if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	7c1b      	ldrb	r3, [r3, #16]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d107      	bne.n	800c078 <USBD_MSC_Setup+0x1d4>
        {
          /* Open EP IN */
          USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 800c068:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c06c:	2202      	movs	r2, #2
 800c06e:	2181      	movs	r1, #129	; 0x81
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f005 fa4e 	bl	8011512 <USBD_LL_OpenEP>
 800c076:	e005      	b.n	800c084 <USBD_MSC_Setup+0x1e0>
                         MSC_MAX_HS_PACKET);
        }
        else
        {
          /* Open EP IN */
          USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 800c078:	2340      	movs	r3, #64	; 0x40
 800c07a:	2202      	movs	r2, #2
 800c07c:	2181      	movs	r1, #129	; 0x81
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f005 fa47 	bl	8011512 <USBD_LL_OpenEP>
                         MSC_MAX_FS_PACKET);
        }
        pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2201      	movs	r2, #1
 800c088:	62da      	str	r2, [r3, #44]	; 0x2c
 800c08a:	e024      	b.n	800c0d6 <USBD_MSC_Setup+0x232>
      }
      else
      {
        pdev->ep_out[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	889b      	ldrh	r3, [r3, #4]
 800c090:	b2db      	uxtb	r3, r3
 800c092:	f003 020f 	and.w	r2, r3, #15
 800c096:	6879      	ldr	r1, [r7, #4]
 800c098:	4613      	mov	r3, r2
 800c09a:	009b      	lsls	r3, r3, #2
 800c09c:	4413      	add	r3, r2
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	440b      	add	r3, r1
 800c0a2:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	601a      	str	r2, [r3, #0]
        if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	7c1b      	ldrb	r3, [r3, #16]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d107      	bne.n	800c0c2 <USBD_MSC_Setup+0x21e>
        {
          /* Open EP OUT */
          USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 800c0b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0b6:	2202      	movs	r2, #2
 800c0b8:	2101      	movs	r1, #1
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f005 fa29 	bl	8011512 <USBD_LL_OpenEP>
 800c0c0:	e005      	b.n	800c0ce <USBD_MSC_Setup+0x22a>
                         MSC_MAX_HS_PACKET);
        }
        else
        {
          /* Open EP OUT */
          USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 800c0c2:	2340      	movs	r3, #64	; 0x40
 800c0c4:	2202      	movs	r2, #2
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f005 fa22 	bl	8011512 <USBD_LL_OpenEP>
                         MSC_MAX_FS_PACKET);
        }
        pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
      }

      /* Handle BOT error */
      MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	889b      	ldrh	r3, [r3, #4]
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	4619      	mov	r1, r3
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 fa50 	bl	800c584 <MSC_BOT_CplClrFeature>
      break;
 800c0e4:	e006      	b.n	800c0f4 <USBD_MSC_Setup+0x250>

    default:
      USBD_CtlError (pdev, req);
 800c0e6:	6839      	ldr	r1, [r7, #0]
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f001 ffb9 	bl	800e060 <USBD_CtlError>
      ret = USBD_FAIL;
 800c0ee:	2302      	movs	r3, #2
 800c0f0:	75fb      	strb	r3, [r7, #23]
      break;
 800c0f2:	bf00      	nop
    }
    break;
 800c0f4:	e006      	b.n	800c104 <USBD_MSC_Setup+0x260>

  default:
    USBD_CtlError (pdev, req);
 800c0f6:	6839      	ldr	r1, [r7, #0]
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f001 ffb1 	bl	800e060 <USBD_CtlError>
    ret = USBD_FAIL;
 800c0fe:	2302      	movs	r3, #2
 800c100:	75fb      	strb	r3, [r7, #23]
    break;
 800c102:	bf00      	nop
  }

  return ret;
 800c104:	7dfb      	ldrb	r3, [r7, #23]
}
 800c106:	4618      	mov	r0, r3
 800c108:	3718      	adds	r7, #24
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop

0800c110 <USBD_MSC_DataIn>:
* @param  epnum: endpoint index
* @retval status
*/
uint8_t  USBD_MSC_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b082      	sub	sp, #8
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	460b      	mov	r3, r1
 800c11a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev , epnum);
 800c11c:	78fb      	ldrb	r3, [r7, #3]
 800c11e:	4619      	mov	r1, r3
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f000 f8c1 	bl	800c2a8 <MSC_BOT_DataIn>
  return USBD_OK;
 800c126:	2300      	movs	r3, #0
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3708      	adds	r7, #8
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <USBD_MSC_DataOut>:
* @param  epnum: endpoint index
* @retval status
*/
uint8_t  USBD_MSC_DataOut (USBD_HandleTypeDef *pdev,
                               uint8_t epnum)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	460b      	mov	r3, r1
 800c13a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev , epnum);
 800c13c:	78fb      	ldrb	r3, [r7, #3]
 800c13e:	4619      	mov	r1, r3
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f000 f8e2 	bl	800c30a <MSC_BOT_DataOut>
  return USBD_OK;
 800c146:	2300      	movs	r3, #0
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3708      	adds	r7, #8
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetHSCfgDesc (uint16_t *length)
{
 800c150:	b480      	push	{r7}
 800c152:	b083      	sub	sp, #12
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_CfgHSDesc);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2220      	movs	r2, #32
 800c15c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgHSDesc;
 800c15e:	4b03      	ldr	r3, [pc, #12]	; (800c16c <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 800c160:	4618      	mov	r0, r3
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	bc80      	pop	{r7}
 800c168:	4770      	bx	lr
 800c16a:	bf00      	nop
 800c16c:	20000060 	.word	0x20000060

0800c170 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetFSCfgDesc (uint16_t *length)
{
 800c170:	b480      	push	{r7}
 800c172:	b083      	sub	sp, #12
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_CfgFSDesc);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2220      	movs	r2, #32
 800c17c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgFSDesc;
 800c17e:	4b03      	ldr	r3, [pc, #12]	; (800c18c <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 800c180:	4618      	mov	r0, r3
 800c182:	370c      	adds	r7, #12
 800c184:	46bd      	mov	sp, r7
 800c186:	bc80      	pop	{r7}
 800c188:	4770      	bx	lr
 800c18a:	bf00      	nop
 800c18c:	20000080 	.word	0x20000080

0800c190 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800c190:	b480      	push	{r7}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_OtherSpeedCfgDesc);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2220      	movs	r2, #32
 800c19c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_OtherSpeedCfgDesc;
 800c19e:	4b03      	ldr	r3, [pc, #12]	; (800c1ac <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	370c      	adds	r7, #12
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bc80      	pop	{r7}
 800c1a8:	4770      	bx	lr
 800c1aa:	bf00      	nop
 800c1ac:	200000a0 	.word	0x200000a0

0800c1b0 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b083      	sub	sp, #12
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_DeviceQualifierDesc);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	220a      	movs	r2, #10
 800c1bc:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceQualifierDesc;
 800c1be:	4b03      	ldr	r3, [pc, #12]	; (800c1cc <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	370c      	adds	r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bc80      	pop	{r7}
 800c1c8:	4770      	bx	lr
 800c1ca:	bf00      	nop
 800c1cc:	200000c0 	.word	0x200000c0

0800c1d0 <USBD_MSC_RegisterStorage>:
* @param  fops: storage callback
* @retval status
*/
uint8_t  USBD_MSC_RegisterStorage  (USBD_HandleTypeDef   *pdev,
                                    USBD_StorageTypeDef *fops)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b083      	sub	sp, #12
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	6039      	str	r1, [r7, #0]
  if(fops != NULL)
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d003      	beq.n	800c1e8 <USBD_MSC_RegisterStorage+0x18>
  {
    pdev->pUserData = fops;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	683a      	ldr	r2, [r7, #0]
 800c1e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  }
  return USBD_OK;
 800c1e8:	2300      	movs	r3, #0
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	370c      	adds	r7, #12
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bc80      	pop	{r7}
 800c1f2:	4770      	bx	lr

0800c1f4 <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init (USBD_HandleTypeDef  *pdev)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c202:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2200      	movs	r2, #0
 800c208:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2200      	movs	r2, #0
 800c20e:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	2200      	movs	r2, #0
 800c214:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  hmsc->scsi_sense_head = 0U;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2200      	movs	r2, #0
 800c21c:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2000      	movs	r0, #0
 800c22a:	4798      	blx	r3

  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 800c22c:	2101      	movs	r1, #1
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f005 f9b4 	bl	801159c <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 800c234:	2181      	movs	r1, #129	; 0x81
 800c236:	6878      	ldr	r0, [r7, #4]
 800c238:	f005 f9b0 	bl	801159c <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800c242:	231f      	movs	r3, #31
 800c244:	2101      	movs	r1, #1
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f005 fa73 	bl	8011732 <USBD_LL_PrepareReceive>
                          USBD_BOT_CBW_LENGTH);
}
 800c24c:	bf00      	nop
 800c24e:	3710      	adds	r7, #16
 800c250:	46bd      	mov	sp, r7
 800c252:	bd80      	pop	{r7, pc}

0800c254 <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset (USBD_HandleTypeDef  *pdev)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b084      	sub	sp, #16
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c262:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2200      	movs	r2, #0
 800c268:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2201      	movs	r2, #1
 800c26e:	725a      	strb	r2, [r3, #9]

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800c276:	231f      	movs	r3, #31
 800c278:	2101      	movs	r1, #1
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f005 fa59 	bl	8011732 <USBD_LL_PrepareReceive>
                          USBD_BOT_CBW_LENGTH);
}
 800c280:	bf00      	nop
 800c282:	3710      	adds	r7, #16
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit (USBD_HandleTypeDef  *pdev)
{
 800c288:	b480      	push	{r7}
 800c28a:	b085      	sub	sp, #20
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c296:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state  = USBD_BOT_IDLE;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2200      	movs	r2, #0
 800c29c:	721a      	strb	r2, [r3, #8]
}
 800c29e:	bf00      	nop
 800c2a0:	3714      	adds	r7, #20
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bc80      	pop	{r7}
 800c2a6:	4770      	bx	lr

0800c2a8 <MSC_BOT_DataIn>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn (USBD_HandleTypeDef  *pdev,
                     uint8_t epnum)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b084      	sub	sp, #16
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c2ba:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	7a1b      	ldrb	r3, [r3, #8]
 800c2c0:	2b02      	cmp	r3, #2
 800c2c2:	d004      	beq.n	800c2ce <MSC_BOT_DataIn+0x26>
 800c2c4:	2b02      	cmp	r3, #2
 800c2c6:	db19      	blt.n	800c2fc <MSC_BOT_DataIn+0x54>
 800c2c8:	2b04      	cmp	r3, #4
 800c2ca:	dc17      	bgt.n	800c2fc <MSC_BOT_DataIn+0x54>
 800c2cc:	e011      	b.n	800c2f2 <MSC_BOT_DataIn+0x4a>
  {
  case USBD_BOT_DATA_IN:
    if(SCSI_ProcessCmd(pdev,
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 800c2da:	461a      	mov	r2, r3
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f000 f979 	bl	800c5d4 <SCSI_ProcessCmd>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	da0b      	bge.n	800c300 <MSC_BOT_DataIn+0x58>
                        hmsc->cbw.bLUN,
                        &hmsc->cbw.CB[0]) < 0)
    {
      MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800c2e8:	2101      	movs	r1, #1
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f000 f8f0 	bl	800c4d0 <MSC_BOT_SendCSW>
    }
    break;
 800c2f0:	e006      	b.n	800c300 <MSC_BOT_DataIn+0x58>

  case USBD_BOT_SEND_DATA:
  case USBD_BOT_LAST_DATA_IN:
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800c2f2:	2100      	movs	r1, #0
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f000 f8eb 	bl	800c4d0 <MSC_BOT_SendCSW>

    break;
 800c2fa:	e002      	b.n	800c302 <MSC_BOT_DataIn+0x5a>

  default:
    break;
 800c2fc:	bf00      	nop
 800c2fe:	e000      	b.n	800c302 <MSC_BOT_DataIn+0x5a>
    break;
 800c300:	bf00      	nop
  }
}
 800c302:	bf00      	nop
 800c304:	3710      	adds	r7, #16
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}

0800c30a <MSC_BOT_DataOut>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut (USBD_HandleTypeDef  *pdev,
                      uint8_t epnum)
{
 800c30a:	b580      	push	{r7, lr}
 800c30c:	b084      	sub	sp, #16
 800c30e:	af00      	add	r7, sp, #0
 800c310:	6078      	str	r0, [r7, #4]
 800c312:	460b      	mov	r3, r1
 800c314:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c31c:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	7a1b      	ldrb	r3, [r3, #8]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d002      	beq.n	800c32c <MSC_BOT_DataOut+0x22>
 800c326:	2b01      	cmp	r3, #1
 800c328:	d004      	beq.n	800c334 <MSC_BOT_DataOut+0x2a>
    }

    break;

  default:
    break;
 800c32a:	e015      	b.n	800c358 <MSC_BOT_DataOut+0x4e>
    MSC_BOT_CBW_Decode(pdev);
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f000 f817 	bl	800c360 <MSC_BOT_CBW_Decode>
    break;
 800c332:	e011      	b.n	800c358 <MSC_BOT_DataOut+0x4e>
    if(SCSI_ProcessCmd(pdev,
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f203 231b 	addw	r3, r3, #539	; 0x21b
 800c340:	461a      	mov	r2, r3
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f000 f946 	bl	800c5d4 <SCSI_ProcessCmd>
 800c348:	4603      	mov	r3, r0
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	da03      	bge.n	800c356 <MSC_BOT_DataOut+0x4c>
      MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800c34e:	2101      	movs	r1, #1
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f000 f8bd 	bl	800c4d0 <MSC_BOT_SendCSW>
    break;
 800c356:	bf00      	nop
  }
}
 800c358:	bf00      	nop
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode (USBD_HandleTypeDef  *pdev)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b084      	sub	sp, #16
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c36e:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800c388:	2101      	movs	r1, #1
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f005 f9f4 	bl	8011778 <USBD_LL_GetRxDataSize>
 800c390:	4603      	mov	r3, r0
 800c392:	2b1f      	cmp	r3, #31
 800c394:	d114      	bne.n	800c3c0 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800c39c:	4a32      	ldr	r2, [pc, #200]	; (800c468 <MSC_BOT_CBW_Decode+0x108>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d10e      	bne.n	800c3c0 <MSC_BOT_CBW_Decode+0x60>
        (hmsc->cbw.bLUN > 1U) ||
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	f893 3219 	ldrb.w	r3, [r3, #537]	; 0x219
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c3a8:	2b01      	cmp	r3, #1
 800c3aa:	d809      	bhi.n	800c3c0 <MSC_BOT_CBW_Decode+0x60>
          (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
        (hmsc->cbw.bLUN > 1U) ||
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d004      	beq.n	800c3c0 <MSC_BOT_CBW_Decode+0x60>
          (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 800c3bc:	2b10      	cmp	r3, #16
 800c3be:	d90e      	bls.n	800c3de <MSC_BOT_CBW_Decode+0x7e>
  {

    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800c3c6:	2320      	movs	r3, #32
 800c3c8:	2205      	movs	r2, #5
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f000 fc48 	bl	800cc60 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	2202      	movs	r2, #2
 800c3d4:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f000 f8a6 	bl	800c528 <MSC_BOT_Abort>
 800c3dc:	e041      	b.n	800c462 <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if(SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 f8f1 	bl	800c5d4 <SCSI_ProcessCmd>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	da0c      	bge.n	800c412 <MSC_BOT_CBW_Decode+0xb2>
    {
      if(hmsc->bot_state == USBD_BOT_NO_DATA)
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	7a1b      	ldrb	r3, [r3, #8]
 800c3fc:	2b05      	cmp	r3, #5
 800c3fe:	d104      	bne.n	800c40a <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800c400:	2101      	movs	r1, #1
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 f864 	bl	800c4d0 <MSC_BOT_SendCSW>
 800c408:	e02b      	b.n	800c462 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f000 f88c 	bl	800c528 <MSC_BOT_Abort>
 800c410:	e027      	b.n	800c462 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /*Burst xfer handled internally*/
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	7a1b      	ldrb	r3, [r3, #8]
 800c416:	2b02      	cmp	r3, #2
 800c418:	d022      	beq.n	800c460 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d01e      	beq.n	800c460 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c426:	2b03      	cmp	r3, #3
 800c428:	d01a      	beq.n	800c460 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	895b      	ldrh	r3, [r3, #10]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d009      	beq.n	800c446 <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f103 010c 	add.w	r1, r3, #12
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	895b      	ldrh	r3, [r3, #10]
 800c43c:	461a      	mov	r2, r3
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 f814 	bl	800c46c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800c444:	e00d      	b.n	800c462 <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	895b      	ldrh	r3, [r3, #10]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d104      	bne.n	800c458 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800c44e:	2100      	movs	r1, #0
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f000 f83d 	bl	800c4d0 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800c456:	e004      	b.n	800c462 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 f865 	bl	800c528 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800c45e:	e000      	b.n	800c462 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 800c460:	bf00      	nop
    }
  }
}
 800c462:	3710      	adds	r7, #16
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}
 800c468:	43425355 	.word	0x43425355

0800c46c <MSC_BOT_SendData>:
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t* pbuf,
                              uint16_t len)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b086      	sub	sp, #24
 800c470:	af00      	add	r7, sp, #0
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	60b9      	str	r1, [r7, #8]
 800c476:	4613      	mov	r3, r2
 800c478:	80fb      	strh	r3, [r7, #6]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c480:	617b      	str	r3, [r7, #20]

  uint16_t length = (uint16_t)MIN(hmsc->cbw.dDataLength, len);
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800c488:	88fb      	ldrh	r3, [r7, #6]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d204      	bcs.n	800c498 <MSC_BOT_SendData+0x2c>
 800c48e:	697b      	ldr	r3, [r7, #20]
 800c490:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c494:	b29b      	uxth	r3, r3
 800c496:	e000      	b.n	800c49a <MSC_BOT_SendData+0x2e>
 800c498:	88fb      	ldrh	r3, [r7, #6]
 800c49a:	827b      	strh	r3, [r7, #18]

  hmsc->csw.dDataResidue -= len;
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800c4a2:	88fb      	ldrh	r3, [r7, #6]
 800c4a4:	1ad2      	subs	r2, r2, r3
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800c4b4:	697b      	ldr	r3, [r7, #20]
 800c4b6:	2204      	movs	r2, #4
 800c4b8:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 800c4ba:	8a7b      	ldrh	r3, [r7, #18]
 800c4bc:	68ba      	ldr	r2, [r7, #8]
 800c4be:	2181      	movs	r1, #129	; 0x81
 800c4c0:	68f8      	ldr	r0, [r7, #12]
 800c4c2:	f005 f913 	bl	80116ec <USBD_LL_Transmit>
}
 800c4c6:	bf00      	nop
 800c4c8:	3718      	adds	r7, #24
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}
	...

0800c4d0 <MSC_BOT_SendCSW>:
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW (USBD_HandleTypeDef  *pdev,
                              uint8_t CSW_Status)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	460b      	mov	r3, r1
 800c4da:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c4e2:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	4a0f      	ldr	r2, [pc, #60]	; (800c524 <MSC_BOT_SendCSW+0x54>)
 800c4e8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
  hmsc->csw.bStatus = CSW_Status;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	78fa      	ldrb	r2, [r7, #3]
 800c4f0:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_IDLE;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, (uint8_t *)(void *)&hmsc->csw,
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	f503 720b 	add.w	r2, r3, #556	; 0x22c
 800c500:	230d      	movs	r3, #13
 800c502:	2181      	movs	r1, #129	; 0x81
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f005 f8f1 	bl	80116ec <USBD_LL_Transmit>
                    USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800c510:	231f      	movs	r3, #31
 800c512:	2101      	movs	r1, #1
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f005 f90c 	bl	8011732 <USBD_LL_PrepareReceive>
                          USBD_BOT_CBW_LENGTH);
}
 800c51a:	bf00      	nop
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
 800c522:	bf00      	nop
 800c524:	53425355 	.word	0x53425355

0800c528 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort (USBD_HandleTypeDef  *pdev)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b084      	sub	sp, #16
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c536:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d10c      	bne.n	800c55c <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  if ((hmsc->cbw.bmFlags == 0U) &&
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d007      	beq.n	800c55c <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800c550:	2b00      	cmp	r3, #0
 800c552:	d103      	bne.n	800c55c <MSC_BOT_Abort+0x34>
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR );
 800c554:	2101      	movs	r1, #1
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f005 f83f 	bl	80115da <USBD_LL_StallEP>
  }

  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800c55c:	2181      	movs	r1, #129	; 0x81
 800c55e:	6878      	ldr	r0, [r7, #4]
 800c560:	f005 f83b 	bl	80115da <USBD_LL_StallEP>

  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	7a5b      	ldrb	r3, [r3, #9]
 800c568:	2b02      	cmp	r3, #2
 800c56a:	d107      	bne.n	800c57c <MSC_BOT_Abort+0x54>
  {
    USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800c572:	231f      	movs	r3, #31
 800c574:	2101      	movs	r1, #1
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f005 f8db 	bl	8011732 <USBD_LL_PrepareReceive>
                            USBD_BOT_CBW_LENGTH);
  }
}
 800c57c:	bf00      	nop
 800c57e:	3710      	adds	r7, #16
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature (USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b084      	sub	sp, #16
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	460b      	mov	r3, r1
 800c58e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c596:	60fb      	str	r3, [r7, #12]

  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR)/* Bad CBW Signature */
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	7a5b      	ldrb	r3, [r3, #9]
 800c59c:	2b02      	cmp	r3, #2
 800c59e:	d107      	bne.n	800c5b0 <MSC_BOT_CplClrFeature+0x2c>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800c5a0:	2181      	movs	r1, #129	; 0x81
 800c5a2:	6878      	ldr	r0, [r7, #4]
 800c5a4:	f005 f819 	bl	80115da <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	725a      	strb	r2, [r3, #9]
 800c5ae:	e00d      	b.n	800c5cc <MSC_BOT_CplClrFeature+0x48>
  }
  else if(((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800c5b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	da08      	bge.n	800c5ca <MSC_BOT_CplClrFeature+0x46>
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	7a5b      	ldrb	r3, [r3, #9]
 800c5bc:	2b01      	cmp	r3, #1
 800c5be:	d004      	beq.n	800c5ca <MSC_BOT_CplClrFeature+0x46>
  {
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800c5c0:	2101      	movs	r1, #1
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f7ff ff84 	bl	800c4d0 <MSC_BOT_SendCSW>
 800c5c8:	e000      	b.n	800c5cc <MSC_BOT_CplClrFeature+0x48>
  }
  else
  {
    return;
 800c5ca:	bf00      	nop
  }
}
 800c5cc:	3710      	adds	r7, #16
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}
	...

0800c5d4 <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b084      	sub	sp, #16
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	460b      	mov	r3, r1
 800c5de:	607a      	str	r2, [r7, #4]
 800c5e0:	72fb      	strb	r3, [r7, #11]
  switch (cmd[0])
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	781b      	ldrb	r3, [r3, #0]
 800c5e6:	2b5a      	cmp	r3, #90	; 0x5a
 800c5e8:	f200 810e 	bhi.w	800c808 <SCSI_ProcessCmd+0x234>
 800c5ec:	a201      	add	r2, pc, #4	; (adr r2, 800c5f4 <SCSI_ProcessCmd+0x20>)
 800c5ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5f2:	bf00      	nop
 800c5f4:	0800c761 	.word	0x0800c761
 800c5f8:	0800c809 	.word	0x0800c809
 800c5fc:	0800c809 	.word	0x0800c809
 800c600:	0800c76f 	.word	0x0800c76f
 800c604:	0800c809 	.word	0x0800c809
 800c608:	0800c809 	.word	0x0800c809
 800c60c:	0800c809 	.word	0x0800c809
 800c610:	0800c809 	.word	0x0800c809
 800c614:	0800c809 	.word	0x0800c809
 800c618:	0800c809 	.word	0x0800c809
 800c61c:	0800c809 	.word	0x0800c809
 800c620:	0800c809 	.word	0x0800c809
 800c624:	0800c809 	.word	0x0800c809
 800c628:	0800c809 	.word	0x0800c809
 800c62c:	0800c809 	.word	0x0800c809
 800c630:	0800c809 	.word	0x0800c809
 800c634:	0800c809 	.word	0x0800c809
 800c638:	0800c809 	.word	0x0800c809
 800c63c:	0800c77d 	.word	0x0800c77d
 800c640:	0800c809 	.word	0x0800c809
 800c644:	0800c809 	.word	0x0800c809
 800c648:	0800c809 	.word	0x0800c809
 800c64c:	0800c809 	.word	0x0800c809
 800c650:	0800c809 	.word	0x0800c809
 800c654:	0800c809 	.word	0x0800c809
 800c658:	0800c809 	.word	0x0800c809
 800c65c:	0800c7a7 	.word	0x0800c7a7
 800c660:	0800c78b 	.word	0x0800c78b
 800c664:	0800c809 	.word	0x0800c809
 800c668:	0800c809 	.word	0x0800c809
 800c66c:	0800c799 	.word	0x0800c799
 800c670:	0800c809 	.word	0x0800c809
 800c674:	0800c809 	.word	0x0800c809
 800c678:	0800c809 	.word	0x0800c809
 800c67c:	0800c809 	.word	0x0800c809
 800c680:	0800c7c3 	.word	0x0800c7c3
 800c684:	0800c809 	.word	0x0800c809
 800c688:	0800c7d1 	.word	0x0800c7d1
 800c68c:	0800c809 	.word	0x0800c809
 800c690:	0800c809 	.word	0x0800c809
 800c694:	0800c7df 	.word	0x0800c7df
 800c698:	0800c809 	.word	0x0800c809
 800c69c:	0800c7ed 	.word	0x0800c7ed
 800c6a0:	0800c809 	.word	0x0800c809
 800c6a4:	0800c809 	.word	0x0800c809
 800c6a8:	0800c809 	.word	0x0800c809
 800c6ac:	0800c809 	.word	0x0800c809
 800c6b0:	0800c7fb 	.word	0x0800c7fb
 800c6b4:	0800c809 	.word	0x0800c809
 800c6b8:	0800c809 	.word	0x0800c809
 800c6bc:	0800c809 	.word	0x0800c809
 800c6c0:	0800c809 	.word	0x0800c809
 800c6c4:	0800c809 	.word	0x0800c809
 800c6c8:	0800c809 	.word	0x0800c809
 800c6cc:	0800c809 	.word	0x0800c809
 800c6d0:	0800c809 	.word	0x0800c809
 800c6d4:	0800c809 	.word	0x0800c809
 800c6d8:	0800c809 	.word	0x0800c809
 800c6dc:	0800c809 	.word	0x0800c809
 800c6e0:	0800c809 	.word	0x0800c809
 800c6e4:	0800c809 	.word	0x0800c809
 800c6e8:	0800c809 	.word	0x0800c809
 800c6ec:	0800c809 	.word	0x0800c809
 800c6f0:	0800c809 	.word	0x0800c809
 800c6f4:	0800c809 	.word	0x0800c809
 800c6f8:	0800c809 	.word	0x0800c809
 800c6fc:	0800c809 	.word	0x0800c809
 800c700:	0800c809 	.word	0x0800c809
 800c704:	0800c809 	.word	0x0800c809
 800c708:	0800c809 	.word	0x0800c809
 800c70c:	0800c809 	.word	0x0800c809
 800c710:	0800c809 	.word	0x0800c809
 800c714:	0800c809 	.word	0x0800c809
 800c718:	0800c809 	.word	0x0800c809
 800c71c:	0800c809 	.word	0x0800c809
 800c720:	0800c809 	.word	0x0800c809
 800c724:	0800c809 	.word	0x0800c809
 800c728:	0800c809 	.word	0x0800c809
 800c72c:	0800c809 	.word	0x0800c809
 800c730:	0800c809 	.word	0x0800c809
 800c734:	0800c809 	.word	0x0800c809
 800c738:	0800c809 	.word	0x0800c809
 800c73c:	0800c809 	.word	0x0800c809
 800c740:	0800c809 	.word	0x0800c809
 800c744:	0800c809 	.word	0x0800c809
 800c748:	0800c809 	.word	0x0800c809
 800c74c:	0800c809 	.word	0x0800c809
 800c750:	0800c809 	.word	0x0800c809
 800c754:	0800c809 	.word	0x0800c809
 800c758:	0800c809 	.word	0x0800c809
 800c75c:	0800c7b5 	.word	0x0800c7b5
  {
  case SCSI_TEST_UNIT_READY:
    SCSI_TestUnitReady(pdev, lun, cmd);
 800c760:	7afb      	ldrb	r3, [r7, #11]
 800c762:	687a      	ldr	r2, [r7, #4]
 800c764:	4619      	mov	r1, r3
 800c766:	68f8      	ldr	r0, [r7, #12]
 800c768:	f000 f85c 	bl	800c824 <SCSI_TestUnitReady>
    break;
 800c76c:	e055      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_REQUEST_SENSE:
    SCSI_RequestSense (pdev, lun, cmd);
 800c76e:	7afb      	ldrb	r3, [r7, #11]
 800c770:	687a      	ldr	r2, [r7, #4]
 800c772:	4619      	mov	r1, r3
 800c774:	68f8      	ldr	r0, [r7, #12]
 800c776:	f000 fa09 	bl	800cb8c <SCSI_RequestSense>
    break;
 800c77a:	e04e      	b.n	800c81a <SCSI_ProcessCmd+0x246>
  case SCSI_INQUIRY:
    SCSI_Inquiry(pdev, lun, cmd);
 800c77c:	7afb      	ldrb	r3, [r7, #11]
 800c77e:	687a      	ldr	r2, [r7, #4]
 800c780:	4619      	mov	r1, r3
 800c782:	68f8      	ldr	r0, [r7, #12]
 800c784:	f000 f888 	bl	800c898 <SCSI_Inquiry>
    break;
 800c788:	e047      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_START_STOP_UNIT:
    SCSI_StartStopUnit(pdev, lun, cmd);
 800c78a:	7afb      	ldrb	r3, [r7, #11]
 800c78c:	687a      	ldr	r2, [r7, #4]
 800c78e:	4619      	mov	r1, r3
 800c790:	68f8      	ldr	r0, [r7, #12]
 800c792:	f000 fa9e 	bl	800ccd2 <SCSI_StartStopUnit>
    break;
 800c796:	e040      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_ALLOW_MEDIUM_REMOVAL:
    SCSI_StartStopUnit(pdev, lun, cmd);
 800c798:	7afb      	ldrb	r3, [r7, #11]
 800c79a:	687a      	ldr	r2, [r7, #4]
 800c79c:	4619      	mov	r1, r3
 800c79e:	68f8      	ldr	r0, [r7, #12]
 800c7a0:	f000 fa97 	bl	800ccd2 <SCSI_StartStopUnit>
    break;
 800c7a4:	e039      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_MODE_SENSE6:
    SCSI_ModeSense6 (pdev, lun, cmd);
 800c7a6:	7afb      	ldrb	r3, [r7, #11]
 800c7a8:	687a      	ldr	r2, [r7, #4]
 800c7aa:	4619      	mov	r1, r3
 800c7ac:	68f8      	ldr	r0, [r7, #12]
 800c7ae:	f000 f99d 	bl	800caec <SCSI_ModeSense6>
    break;
 800c7b2:	e032      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_MODE_SENSE10:
    SCSI_ModeSense10 (pdev, lun, cmd);
 800c7b4:	7afb      	ldrb	r3, [r7, #11]
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	68f8      	ldr	r0, [r7, #12]
 800c7bc:	f000 f9be 	bl	800cb3c <SCSI_ModeSense10>
    break;
 800c7c0:	e02b      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_READ_FORMAT_CAPACITIES:
    SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800c7c2:	7afb      	ldrb	r3, [r7, #11]
 800c7c4:	687a      	ldr	r2, [r7, #4]
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	68f8      	ldr	r0, [r7, #12]
 800c7ca:	f000 f92a 	bl	800ca22 <SCSI_ReadFormatCapacity>
    break;
 800c7ce:	e024      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_READ_CAPACITY10:
    SCSI_ReadCapacity10(pdev, lun, cmd);
 800c7d0:	7afb      	ldrb	r3, [r7, #11]
 800c7d2:	687a      	ldr	r2, [r7, #4]
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	68f8      	ldr	r0, [r7, #12]
 800c7d8:	f000 f8bc 	bl	800c954 <SCSI_ReadCapacity10>
    break;
 800c7dc:	e01d      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_READ10:
    SCSI_Read10(pdev, lun, cmd);
 800c7de:	7afb      	ldrb	r3, [r7, #11]
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	68f8      	ldr	r0, [r7, #12]
 800c7e6:	f000 fa88 	bl	800ccfa <SCSI_Read10>
    break;
 800c7ea:	e016      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_WRITE10:
    SCSI_Write10(pdev, lun, cmd);
 800c7ec:	7afb      	ldrb	r3, [r7, #11]
 800c7ee:	687a      	ldr	r2, [r7, #4]
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	68f8      	ldr	r0, [r7, #12]
 800c7f4:	f000 fb0d 	bl	800ce12 <SCSI_Write10>
    break;
 800c7f8:	e00f      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  case SCSI_VERIFY10:
    SCSI_Verify10(pdev, lun, cmd);
 800c7fa:	7afb      	ldrb	r3, [r7, #11]
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	4619      	mov	r1, r3
 800c800:	68f8      	ldr	r0, [r7, #12]
 800c802:	f000 fbb6 	bl	800cf72 <SCSI_Verify10>
    break;
 800c806:	e008      	b.n	800c81a <SCSI_ProcessCmd+0x246>

  default:
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800c808:	7af9      	ldrb	r1, [r7, #11]
 800c80a:	2320      	movs	r3, #32
 800c80c:	2205      	movs	r2, #5
 800c80e:	68f8      	ldr	r0, [r7, #12]
 800c810:	f000 fa26 	bl	800cc60 <SCSI_SenseCode>
    return -1;
 800c814:	f04f 33ff 	mov.w	r3, #4294967295
 800c818:	e000      	b.n	800c81c <SCSI_ProcessCmd+0x248>
  }
  return 0;
 800c81a:	2300      	movs	r3, #0
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3710      	adds	r7, #16
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}

0800c824 <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b086      	sub	sp, #24
 800c828:	af00      	add	r7, sp, #0
 800c82a:	60f8      	str	r0, [r7, #12]
 800c82c:	460b      	mov	r3, r1
 800c82e:	607a      	str	r2, [r7, #4]
 800c830:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c838:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c840:	2b00      	cmp	r3, #0
 800c842:	d00a      	beq.n	800c85a <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800c84a:	2320      	movs	r3, #32
 800c84c:	2205      	movs	r2, #5
 800c84e:	68f8      	ldr	r0, [r7, #12]
 800c850:	f000 fa06 	bl	800cc60 <SCSI_SenseCode>

    return -1;
 800c854:	f04f 33ff 	mov.w	r3, #4294967295
 800c858:	e019      	b.n	800c88e <SCSI_TestUnitReady+0x6a>
  }

  if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	7afa      	ldrb	r2, [r7, #11]
 800c864:	4610      	mov	r0, r2
 800c866:	4798      	blx	r3
 800c868:	4603      	mov	r3, r0
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d00b      	beq.n	800c886 <SCSI_TestUnitReady+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c86e:	7af9      	ldrb	r1, [r7, #11]
 800c870:	233a      	movs	r3, #58	; 0x3a
 800c872:	2202      	movs	r2, #2
 800c874:	68f8      	ldr	r0, [r7, #12]
 800c876:	f000 f9f3 	bl	800cc60 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c87a:	697b      	ldr	r3, [r7, #20]
 800c87c:	2205      	movs	r2, #5
 800c87e:	721a      	strb	r2, [r3, #8]

    return -1;
 800c880:	f04f 33ff 	mov.w	r3, #4294967295
 800c884:	e003      	b.n	800c88e <SCSI_TestUnitReady+0x6a>
  }
  hmsc->bot_data_length = 0U;
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	2200      	movs	r2, #0
 800c88a:	815a      	strh	r2, [r3, #10]

  return 0;
 800c88c:	2300      	movs	r3, #0
}
 800c88e:	4618      	mov	r0, r3
 800c890:	3718      	adds	r7, #24
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}
	...

0800c898 <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t  SCSI_Inquiry(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800c898:	b480      	push	{r7}
 800c89a:	b089      	sub	sp, #36	; 0x24
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	60f8      	str	r0, [r7, #12]
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	607a      	str	r2, [r7, #4]
 800c8a4:	72fb      	strb	r3, [r7, #11]
  uint8_t* pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c8ac:	61bb      	str	r3, [r7, #24]

  if (params[1] & 0x01U)/*Evpd is set*/
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	781b      	ldrb	r3, [r3, #0]
 800c8b4:	f003 0301 	and.w	r3, r3, #1
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d014      	beq.n	800c8e6 <SCSI_Inquiry+0x4e>
  {
    len = LENGTH_INQUIRY_PAGE00;
 800c8bc:	2307      	movs	r3, #7
 800c8be:	83fb      	strh	r3, [r7, #30]
    hmsc->bot_data_length = len;
 800c8c0:	69bb      	ldr	r3, [r7, #24]
 800c8c2:	8bfa      	ldrh	r2, [r7, #30]
 800c8c4:	815a      	strh	r2, [r3, #10]

    while (len)
 800c8c6:	e00a      	b.n	800c8de <SCSI_Inquiry+0x46>
    {
      len--;
 800c8c8:	8bfb      	ldrh	r3, [r7, #30]
 800c8ca:	3b01      	subs	r3, #1
 800c8cc:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = MSC_Page00_Inquiry_Data[len];
 800c8ce:	8bfa      	ldrh	r2, [r7, #30]
 800c8d0:	8bfb      	ldrh	r3, [r7, #30]
 800c8d2:	491f      	ldr	r1, [pc, #124]	; (800c950 <SCSI_Inquiry+0xb8>)
 800c8d4:	5c89      	ldrb	r1, [r1, r2]
 800c8d6:	69ba      	ldr	r2, [r7, #24]
 800c8d8:	4413      	add	r3, r2
 800c8da:	460a      	mov	r2, r1
 800c8dc:	731a      	strb	r2, [r3, #12]
    while (len)
 800c8de:	8bfb      	ldrh	r3, [r7, #30]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d1f1      	bne.n	800c8c8 <SCSI_Inquiry+0x30>
 800c8e4:	e02e      	b.n	800c944 <SCSI_Inquiry+0xac>
    }
  }
  else
  {
    pPage = (uint8_t *)(void *)&((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c8ec:	69d9      	ldr	r1, [r3, #28]
 800c8ee:	7afa      	ldrb	r2, [r7, #11]
 800c8f0:	4613      	mov	r3, r2
 800c8f2:	00db      	lsls	r3, r3, #3
 800c8f4:	4413      	add	r3, r2
 800c8f6:	009b      	lsls	r3, r3, #2
 800c8f8:	440b      	add	r3, r1
 800c8fa:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	3304      	adds	r3, #4
 800c900:	781b      	ldrb	r3, [r3, #0]
 800c902:	b29b      	uxth	r3, r3
 800c904:	3305      	adds	r3, #5
 800c906:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	3304      	adds	r3, #4
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	b29b      	uxth	r3, r3
 800c910:	8bfa      	ldrh	r2, [r7, #30]
 800c912:	429a      	cmp	r2, r3
 800c914:	d303      	bcc.n	800c91e <SCSI_Inquiry+0x86>
    {
      len = params[4];
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	3304      	adds	r3, #4
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	83fb      	strh	r3, [r7, #30]
    }
    hmsc->bot_data_length = len;
 800c91e:	69bb      	ldr	r3, [r7, #24]
 800c920:	8bfa      	ldrh	r2, [r7, #30]
 800c922:	815a      	strh	r2, [r3, #10]

    while (len)
 800c924:	e00b      	b.n	800c93e <SCSI_Inquiry+0xa6>
    {
      len--;
 800c926:	8bfb      	ldrh	r3, [r7, #30]
 800c928:	3b01      	subs	r3, #1
 800c92a:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = pPage[len];
 800c92c:	8bfb      	ldrh	r3, [r7, #30]
 800c92e:	697a      	ldr	r2, [r7, #20]
 800c930:	441a      	add	r2, r3
 800c932:	8bfb      	ldrh	r3, [r7, #30]
 800c934:	7811      	ldrb	r1, [r2, #0]
 800c936:	69ba      	ldr	r2, [r7, #24]
 800c938:	4413      	add	r3, r2
 800c93a:	460a      	mov	r2, r1
 800c93c:	731a      	strb	r2, [r3, #12]
    while (len)
 800c93e:	8bfb      	ldrh	r3, [r7, #30]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d1f0      	bne.n	800c926 <SCSI_Inquiry+0x8e>
    }
  }

  return 0;
 800c944:	2300      	movs	r3, #0
}
 800c946:	4618      	mov	r0, r3
 800c948:	3724      	adds	r7, #36	; 0x24
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bc80      	pop	{r7}
 800c94e:	4770      	bx	lr
 800c950:	08019ab4 	.word	0x08019ab4

0800c954 <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b086      	sub	sp, #24
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	460b      	mov	r3, r1
 800c95e:	607a      	str	r2, [r7, #4]
 800c960:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c968:	617b      	str	r3, [r7, #20]

  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	697a      	ldr	r2, [r7, #20]
 800c974:	f502 7118 	add.w	r1, r2, #608	; 0x260
 800c978:	697a      	ldr	r2, [r7, #20]
 800c97a:	f202 225e 	addw	r2, r2, #606	; 0x25e
 800c97e:	7af8      	ldrb	r0, [r7, #11]
 800c980:	4798      	blx	r3
 800c982:	4603      	mov	r3, r0
 800c984:	2b00      	cmp	r3, #0
 800c986:	d008      	beq.n	800c99a <SCSI_ReadCapacity10+0x46>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c988:	7af9      	ldrb	r1, [r7, #11]
 800c98a:	233a      	movs	r3, #58	; 0x3a
 800c98c:	2202      	movs	r2, #2
 800c98e:	68f8      	ldr	r0, [r7, #12]
 800c990:	f000 f966 	bl	800cc60 <SCSI_SenseCode>
    return -1;
 800c994:	f04f 33ff 	mov.w	r3, #4294967295
 800c998:	e03f      	b.n	800ca1a <SCSI_ReadCapacity10+0xc6>
  }
  else
  {

    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c9a0:	3b01      	subs	r3, #1
 800c9a2:	0e1b      	lsrs	r3, r3, #24
 800c9a4:	b2da      	uxtb	r2, r3
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	731a      	strb	r2, [r3, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c9b0:	3b01      	subs	r3, #1
 800c9b2:	0c1b      	lsrs	r3, r3, #16
 800c9b4:	b2da      	uxtb	r2, r3
 800c9b6:	697b      	ldr	r3, [r7, #20]
 800c9b8:	735a      	strb	r2, [r3, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c9c0:	3b01      	subs	r3, #1
 800c9c2:	0a1b      	lsrs	r3, r3, #8
 800c9c4:	b2da      	uxtb	r2, r3
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	3b01      	subs	r3, #1
 800c9d4:	b2da      	uxtb	r2, r3
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	73da      	strb	r2, [r3, #15]

    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800c9e0:	161b      	asrs	r3, r3, #24
 800c9e2:	b2da      	uxtb	r2, r3
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800c9ee:	141b      	asrs	r3, r3, #16
 800c9f0:	b2da      	uxtb	r2, r3
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800c9fc:	0a1b      	lsrs	r3, r3, #8
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	b2da      	uxtb	r2, r3
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800ca0c:	b2da      	uxtb	r2, r3
 800ca0e:	697b      	ldr	r3, [r7, #20]
 800ca10:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data_length = 8U;
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	2208      	movs	r2, #8
 800ca16:	815a      	strh	r2, [r3, #10]
    return 0;
 800ca18:	2300      	movs	r3, #0
  }
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3718      	adds	r7, #24
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}

0800ca22 <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b088      	sub	sp, #32
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	60f8      	str	r0, [r7, #12]
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	607a      	str	r2, [r7, #4]
 800ca2e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ca36:	61bb      	str	r3, [r7, #24]

  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;

  for(i = 0U; i < 12U ; i++)
 800ca38:	2300      	movs	r3, #0
 800ca3a:	83fb      	strh	r3, [r7, #30]
 800ca3c:	e007      	b.n	800ca4e <SCSI_ReadFormatCapacity+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800ca3e:	8bfb      	ldrh	r3, [r7, #30]
 800ca40:	69ba      	ldr	r2, [r7, #24]
 800ca42:	4413      	add	r3, r2
 800ca44:	2200      	movs	r2, #0
 800ca46:	731a      	strb	r2, [r3, #12]
  for(i = 0U; i < 12U ; i++)
 800ca48:	8bfb      	ldrh	r3, [r7, #30]
 800ca4a:	3301      	adds	r3, #1
 800ca4c:	83fb      	strh	r3, [r7, #30]
 800ca4e:	8bfb      	ldrh	r3, [r7, #30]
 800ca50:	2b0b      	cmp	r3, #11
 800ca52:	d9f4      	bls.n	800ca3e <SCSI_ReadFormatCapacity+0x1c>
  }

  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0U)
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ca5a:	685b      	ldr	r3, [r3, #4]
 800ca5c:	f107 0216 	add.w	r2, r7, #22
 800ca60:	f107 0110 	add.w	r1, r7, #16
 800ca64:	7af8      	ldrb	r0, [r7, #11]
 800ca66:	4798      	blx	r3
 800ca68:	4603      	mov	r3, r0
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d008      	beq.n	800ca80 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ca6e:	7af9      	ldrb	r1, [r7, #11]
 800ca70:	233a      	movs	r3, #58	; 0x3a
 800ca72:	2202      	movs	r2, #2
 800ca74:	68f8      	ldr	r0, [r7, #12]
 800ca76:	f000 f8f3 	bl	800cc60 <SCSI_SenseCode>
    return -1;
 800ca7a:	f04f 33ff 	mov.w	r3, #4294967295
 800ca7e:	e030      	b.n	800cae2 <SCSI_ReadFormatCapacity+0xc0>
  }
  else
  {
    hmsc->bot_data[3] = 0x08U;
 800ca80:	69bb      	ldr	r3, [r7, #24]
 800ca82:	2208      	movs	r2, #8
 800ca84:	73da      	strb	r2, [r3, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800ca86:	693b      	ldr	r3, [r7, #16]
 800ca88:	3b01      	subs	r3, #1
 800ca8a:	0e1b      	lsrs	r3, r3, #24
 800ca8c:	b2da      	uxtb	r2, r3
 800ca8e:	69bb      	ldr	r3, [r7, #24]
 800ca90:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	3b01      	subs	r3, #1
 800ca96:	0c1b      	lsrs	r3, r3, #16
 800ca98:	b2da      	uxtb	r2, r3
 800ca9a:	69bb      	ldr	r3, [r7, #24]
 800ca9c:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	3b01      	subs	r3, #1
 800caa2:	0a1b      	lsrs	r3, r3, #8
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	69bb      	ldr	r3, [r7, #24]
 800caa8:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800caaa:	693b      	ldr	r3, [r7, #16]
 800caac:	b2db      	uxtb	r3, r3
 800caae:	3b01      	subs	r3, #1
 800cab0:	b2da      	uxtb	r2, r3
 800cab2:	69bb      	ldr	r3, [r7, #24]
 800cab4:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data[8] = 0x02U;
 800cab6:	69bb      	ldr	r3, [r7, #24]
 800cab8:	2202      	movs	r2, #2
 800caba:	751a      	strb	r2, [r3, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800cabc:	8afb      	ldrh	r3, [r7, #22]
 800cabe:	141b      	asrs	r3, r3, #16
 800cac0:	b2da      	uxtb	r2, r3
 800cac2:	69bb      	ldr	r3, [r7, #24]
 800cac4:	755a      	strb	r2, [r3, #21]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800cac6:	8afb      	ldrh	r3, [r7, #22]
 800cac8:	0a1b      	lsrs	r3, r3, #8
 800caca:	b29b      	uxth	r3, r3
 800cacc:	b2da      	uxtb	r2, r3
 800cace:	69bb      	ldr	r3, [r7, #24]
 800cad0:	759a      	strb	r2, [r3, #22]
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 800cad2:	8afb      	ldrh	r3, [r7, #22]
 800cad4:	b2da      	uxtb	r2, r3
 800cad6:	69bb      	ldr	r3, [r7, #24]
 800cad8:	75da      	strb	r2, [r3, #23]

    hmsc->bot_data_length = 12U;
 800cada:	69bb      	ldr	r3, [r7, #24]
 800cadc:	220c      	movs	r2, #12
 800cade:	815a      	strh	r2, [r3, #10]
    return 0;
 800cae0:	2300      	movs	r3, #0
  }
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3720      	adds	r7, #32
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}
	...

0800caec <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6 (USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800caec:	b480      	push	{r7}
 800caee:	b087      	sub	sp, #28
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	60f8      	str	r0, [r7, #12]
 800caf4:	460b      	mov	r3, r1
 800caf6:	607a      	str	r2, [r7, #4]
 800caf8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cb00:	613b      	str	r3, [r7, #16]
  uint16_t len = 8U;
 800cb02:	2308      	movs	r3, #8
 800cb04:	82fb      	strh	r3, [r7, #22]
  hmsc->bot_data_length = len;
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	8afa      	ldrh	r2, [r7, #22]
 800cb0a:	815a      	strh	r2, [r3, #10]

  while (len)
 800cb0c:	e00a      	b.n	800cb24 <SCSI_ModeSense6+0x38>
  {
    len--;
 800cb0e:	8afb      	ldrh	r3, [r7, #22]
 800cb10:	3b01      	subs	r3, #1
 800cb12:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 800cb14:	8afa      	ldrh	r2, [r7, #22]
 800cb16:	8afb      	ldrh	r3, [r7, #22]
 800cb18:	4907      	ldr	r1, [pc, #28]	; (800cb38 <SCSI_ModeSense6+0x4c>)
 800cb1a:	5c89      	ldrb	r1, [r1, r2]
 800cb1c:	693a      	ldr	r2, [r7, #16]
 800cb1e:	4413      	add	r3, r2
 800cb20:	460a      	mov	r2, r1
 800cb22:	731a      	strb	r2, [r3, #12]
  while (len)
 800cb24:	8afb      	ldrh	r3, [r7, #22]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d1f1      	bne.n	800cb0e <SCSI_ModeSense6+0x22>
  }
  return 0;
 800cb2a:	2300      	movs	r3, #0
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	371c      	adds	r7, #28
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bc80      	pop	{r7}
 800cb34:	4770      	bx	lr
 800cb36:	bf00      	nop
 800cb38:	08019abc 	.word	0x08019abc

0800cb3c <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10 (USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b087      	sub	sp, #28
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	60f8      	str	r0, [r7, #12]
 800cb44:	460b      	mov	r3, r1
 800cb46:	607a      	str	r2, [r7, #4]
 800cb48:	72fb      	strb	r3, [r7, #11]
  uint16_t len = 8U;
 800cb4a:	2308      	movs	r3, #8
 800cb4c:	82fb      	strh	r3, [r7, #22]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cb54:	613b      	str	r3, [r7, #16]

  hmsc->bot_data_length = len;
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	8afa      	ldrh	r2, [r7, #22]
 800cb5a:	815a      	strh	r2, [r3, #10]

  while (len)
 800cb5c:	e00a      	b.n	800cb74 <SCSI_ModeSense10+0x38>
  {
    len--;
 800cb5e:	8afb      	ldrh	r3, [r7, #22]
 800cb60:	3b01      	subs	r3, #1
 800cb62:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 800cb64:	8afa      	ldrh	r2, [r7, #22]
 800cb66:	8afb      	ldrh	r3, [r7, #22]
 800cb68:	4907      	ldr	r1, [pc, #28]	; (800cb88 <SCSI_ModeSense10+0x4c>)
 800cb6a:	5c89      	ldrb	r1, [r1, r2]
 800cb6c:	693a      	ldr	r2, [r7, #16]
 800cb6e:	4413      	add	r3, r2
 800cb70:	460a      	mov	r2, r1
 800cb72:	731a      	strb	r2, [r3, #12]
  while (len)
 800cb74:	8afb      	ldrh	r3, [r7, #22]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d1f1      	bne.n	800cb5e <SCSI_ModeSense10+0x22>
  }

  return 0;
 800cb7a:	2300      	movs	r3, #0
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	371c      	adds	r7, #28
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bc80      	pop	{r7}
 800cb84:	4770      	bx	lr
 800cb86:	bf00      	nop
 800cb88:	08019ac4 	.word	0x08019ac4

0800cb8c <SCSI_RequestSense>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_RequestSense (USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b087      	sub	sp, #28
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	60f8      	str	r0, [r7, #12]
 800cb94:	460b      	mov	r3, r1
 800cb96:	607a      	str	r2, [r7, #4]
 800cb98:	72fb      	strb	r3, [r7, #11]
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cba0:	613b      	str	r3, [r7, #16]

  for(i = 0U ;i < REQUEST_SENSE_DATA_LEN; i++)
 800cba2:	2300      	movs	r3, #0
 800cba4:	75fb      	strb	r3, [r7, #23]
 800cba6:	e007      	b.n	800cbb8 <SCSI_RequestSense+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800cba8:	7dfb      	ldrb	r3, [r7, #23]
 800cbaa:	693a      	ldr	r2, [r7, #16]
 800cbac:	4413      	add	r3, r2
 800cbae:	2200      	movs	r2, #0
 800cbb0:	731a      	strb	r2, [r3, #12]
  for(i = 0U ;i < REQUEST_SENSE_DATA_LEN; i++)
 800cbb2:	7dfb      	ldrb	r3, [r7, #23]
 800cbb4:	3301      	adds	r3, #1
 800cbb6:	75fb      	strb	r3, [r7, #23]
 800cbb8:	7dfb      	ldrb	r3, [r7, #23]
 800cbba:	2b11      	cmp	r3, #17
 800cbbc:	d9f4      	bls.n	800cba8 <SCSI_RequestSense+0x1c>
  }

  hmsc->bot_data[0]	= 0x70U;
 800cbbe:	693b      	ldr	r3, [r7, #16]
 800cbc0:	2270      	movs	r2, #112	; 0x70
 800cbc2:	731a      	strb	r2, [r3, #12]
  hmsc->bot_data[7]	= REQUEST_SENSE_DATA_LEN - 6U;
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	220c      	movs	r2, #12
 800cbc8:	74da      	strb	r2, [r3, #19]

  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	f893 225c 	ldrb.w	r2, [r3, #604]	; 0x25c
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d02e      	beq.n	800cc38 <SCSI_RequestSense+0xac>

    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800cbe0:	693a      	ldr	r2, [r7, #16]
 800cbe2:	3347      	adds	r3, #71	; 0x47
 800cbe4:	00db      	lsls	r3, r3, #3
 800cbe6:	4413      	add	r3, r2
 800cbe8:	791a      	ldrb	r2, [r3, #4]
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800cbf4:	693a      	ldr	r2, [r7, #16]
 800cbf6:	3347      	adds	r3, #71	; 0x47
 800cbf8:	00db      	lsls	r3, r3, #3
 800cbfa:	4413      	add	r3, r2
 800cbfc:	7a5a      	ldrb	r2, [r3, #9]
 800cbfe:	693b      	ldr	r3, [r7, #16]
 800cc00:	761a      	strb	r2, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800cc08:	693a      	ldr	r2, [r7, #16]
 800cc0a:	3347      	adds	r3, #71	; 0x47
 800cc0c:	00db      	lsls	r3, r3, #3
 800cc0e:	4413      	add	r3, r2
 800cc10:	7a1a      	ldrb	r2, [r3, #8]
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	765a      	strb	r2, [r3, #25]
    hmsc->scsi_sense_head++;
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	b2da      	uxtb	r2, r3
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800cc26:	693b      	ldr	r3, [r7, #16]
 800cc28:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800cc2c:	2b04      	cmp	r3, #4
 800cc2e:	d103      	bne.n	800cc38 <SCSI_RequestSense+0xac>
    {
      hmsc->scsi_sense_head = 0U;
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	2200      	movs	r2, #0
 800cc34:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
    }
  }
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	2212      	movs	r2, #18
 800cc3c:	815a      	strh	r2, [r3, #10]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	3304      	adds	r3, #4
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	2b12      	cmp	r3, #18
 800cc46:	d805      	bhi.n	800cc54 <SCSI_RequestSense+0xc8>
  {
    hmsc->bot_data_length = params[4];
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	3304      	adds	r3, #4
 800cc4c:	781b      	ldrb	r3, [r3, #0]
 800cc4e:	b29a      	uxth	r2, r3
 800cc50:	693b      	ldr	r3, [r7, #16]
 800cc52:	815a      	strh	r2, [r3, #10]
  }
  return 0;
 800cc54:	2300      	movs	r3, #0
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	371c      	adds	r7, #28
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bc80      	pop	{r7}
 800cc5e:	4770      	bx	lr

0800cc60 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800cc60:	b480      	push	{r7}
 800cc62:	b085      	sub	sp, #20
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
 800cc68:	4608      	mov	r0, r1
 800cc6a:	4611      	mov	r1, r2
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	4603      	mov	r3, r0
 800cc70:	70fb      	strb	r3, [r7, #3]
 800cc72:	460b      	mov	r3, r1
 800cc74:	70bb      	strb	r3, [r7, #2]
 800cc76:	4613      	mov	r3, r2
 800cc78:	707b      	strb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cc80:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800cc88:	68fa      	ldr	r2, [r7, #12]
 800cc8a:	3347      	adds	r3, #71	; 0x47
 800cc8c:	00db      	lsls	r3, r3, #3
 800cc8e:	4413      	add	r3, r2
 800cc90:	78ba      	ldrb	r2, [r7, #2]
 800cc92:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800cc9a:	68fa      	ldr	r2, [r7, #12]
 800cc9c:	3347      	adds	r3, #71	; 0x47
 800cc9e:	00db      	lsls	r3, r3, #3
 800cca0:	4413      	add	r3, r2
 800cca2:	2200      	movs	r2, #0
 800cca4:	721a      	strb	r2, [r3, #8]
  hmsc->scsi_sense_tail++;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800ccac:	3301      	adds	r3, #1
 800ccae:	b2da      	uxtb	r2, r3
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800ccbc:	2b04      	cmp	r3, #4
 800ccbe:	d103      	bne.n	800ccc8 <SCSI_SenseCode+0x68>
  {
    hmsc->scsi_sense_tail = 0U;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  }
}
 800ccc8:	bf00      	nop
 800ccca:	3714      	adds	r7, #20
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bc80      	pop	{r7}
 800ccd0:	4770      	bx	lr

0800ccd2 <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ccd2:	b480      	push	{r7}
 800ccd4:	b087      	sub	sp, #28
 800ccd6:	af00      	add	r7, sp, #0
 800ccd8:	60f8      	str	r0, [r7, #12]
 800ccda:	460b      	mov	r3, r1
 800ccdc:	607a      	str	r2, [r7, #4]
 800ccde:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cce6:	617b      	str	r3, [r7, #20]
  hmsc->bot_data_length = 0U;
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	2200      	movs	r2, #0
 800ccec:	815a      	strh	r2, [r3, #10]
  return 0;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	371c      	adds	r7, #28
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bc80      	pop	{r7}
 800ccf8:	4770      	bx	lr

0800ccfa <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ccfa:	b580      	push	{r7, lr}
 800ccfc:	b086      	sub	sp, #24
 800ccfe:	af00      	add	r7, sp, #0
 800cd00:	60f8      	str	r0, [r7, #12]
 800cd02:	460b      	mov	r3, r1
 800cd04:	607a      	str	r2, [r7, #4]
 800cd06:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cd0e:	617b      	str	r3, [r7, #20]

  if(hmsc->bot_state == USBD_BOT_IDLE)  /* Idle */
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	7a1b      	ldrb	r3, [r3, #8]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d16e      	bne.n	800cdf6 <SCSI_Read10+0xfc>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800cd1e:	b25b      	sxtb	r3, r3
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	db0a      	blt.n	800cd3a <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cd2a:	2320      	movs	r3, #32
 800cd2c:	2205      	movs	r2, #5
 800cd2e:	68f8      	ldr	r0, [r7, #12]
 800cd30:	f7ff ff96 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800cd34:	f04f 33ff 	mov.w	r3, #4294967295
 800cd38:	e067      	b.n	800ce0a <SCSI_Read10+0x110>
    }

    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cd40:	689b      	ldr	r3, [r3, #8]
 800cd42:	7afa      	ldrb	r2, [r7, #11]
 800cd44:	4610      	mov	r0, r2
 800cd46:	4798      	blx	r3
 800cd48:	4603      	mov	r3, r0
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d008      	beq.n	800cd60 <SCSI_Read10+0x66>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800cd4e:	7af9      	ldrb	r1, [r7, #11]
 800cd50:	233a      	movs	r3, #58	; 0x3a
 800cd52:	2202      	movs	r2, #2
 800cd54:	68f8      	ldr	r0, [r7, #12]
 800cd56:	f7ff ff83 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800cd5a:	f04f 33ff 	mov.w	r3, #4294967295
 800cd5e:	e054      	b.n	800ce0a <SCSI_Read10+0x110>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	3302      	adds	r3, #2
 800cd64:	781b      	ldrb	r3, [r3, #0]
 800cd66:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	3303      	adds	r3, #3
 800cd6c:	781b      	ldrb	r3, [r3, #0]
 800cd6e:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cd70:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	3304      	adds	r3, #4
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800cd7a:	4313      	orrs	r3, r2
                           (uint32_t)params[5];
 800cd7c:	687a      	ldr	r2, [r7, #4]
 800cd7e:	3205      	adds	r2, #5
 800cd80:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800cd82:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len =  ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	3307      	adds	r3, #7
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	021b      	lsls	r3, r3, #8
 800cd92:	687a      	ldr	r2, [r7, #4]
 800cd94:	3208      	adds	r2, #8
 800cd96:	7812      	ldrb	r2, [r2, #0]
 800cd98:	431a      	orrs	r2, r3
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    if(SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800cdac:	7af9      	ldrb	r1, [r7, #11]
 800cdae:	68f8      	ldr	r0, [r7, #12]
 800cdb0:	f000 f912 	bl	800cfd8 <SCSI_CheckAddressRange>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	da02      	bge.n	800cdc0 <SCSI_Read10+0xc6>
                              hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800cdba:	f04f 33ff 	mov.w	r3, #4294967295
 800cdbe:	e024      	b.n	800ce0a <SCSI_Read10+0x110>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	2202      	movs	r2, #2
 800cdc4:	721a      	strb	r2, [r3, #8]

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800cdcc:	697b      	ldr	r3, [r7, #20]
 800cdce:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800cdd2:	6979      	ldr	r1, [r7, #20]
 800cdd4:	f8b1 125e 	ldrh.w	r1, [r1, #606]	; 0x25e
 800cdd8:	fb01 f303 	mul.w	r3, r1, r3
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d00a      	beq.n	800cdf6 <SCSI_Read10+0xfc>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cde6:	2320      	movs	r3, #32
 800cde8:	2205      	movs	r2, #5
 800cdea:	68f8      	ldr	r0, [r7, #12]
 800cdec:	f7ff ff38 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800cdf0:	f04f 33ff 	mov.w	r3, #4294967295
 800cdf4:	e009      	b.n	800ce0a <SCSI_Read10+0x110>
    }
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cdfc:	815a      	strh	r2, [r3, #10]

  return SCSI_ProcessRead(pdev, lun);
 800cdfe:	7afb      	ldrb	r3, [r7, #11]
 800ce00:	4619      	mov	r1, r3
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f000 f90a 	bl	800d01c <SCSI_ProcessRead>
 800ce08:	4603      	mov	r3, r0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3718      	adds	r7, #24
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}

0800ce12 <SCSI_Write10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Write10 (USBD_HandleTypeDef  *pdev, uint8_t lun , uint8_t *params)
{
 800ce12:	b580      	push	{r7, lr}
 800ce14:	b086      	sub	sp, #24
 800ce16:	af00      	add	r7, sp, #0
 800ce18:	60f8      	str	r0, [r7, #12]
 800ce1a:	460b      	mov	r3, r1
 800ce1c:	607a      	str	r2, [r7, #4]
 800ce1e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ce26:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	7a1b      	ldrb	r3, [r3, #8]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	f040 8096 	bne.w	800cf5e <SCSI_Write10+0x14c>
  {
    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800ce32:	697b      	ldr	r3, [r7, #20]
 800ce34:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800ce38:	b25b      	sxtb	r3, r3
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	da0a      	bge.n	800ce54 <SCSI_Write10+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ce3e:	697b      	ldr	r3, [r7, #20]
 800ce40:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800ce44:	2320      	movs	r3, #32
 800ce46:	2205      	movs	r2, #5
 800ce48:	68f8      	ldr	r0, [r7, #12]
 800ce4a:	f7ff ff09 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800ce4e:	f04f 33ff 	mov.w	r3, #4294967295
 800ce52:	e08a      	b.n	800cf6a <SCSI_Write10+0x158>
    }

    /* Check whether Media is ready */
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ce5a:	689b      	ldr	r3, [r3, #8]
 800ce5c:	7afa      	ldrb	r2, [r7, #11]
 800ce5e:	4610      	mov	r0, r2
 800ce60:	4798      	blx	r3
 800ce62:	4603      	mov	r3, r0
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d008      	beq.n	800ce7a <SCSI_Write10+0x68>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ce68:	7af9      	ldrb	r1, [r7, #11]
 800ce6a:	233a      	movs	r3, #58	; 0x3a
 800ce6c:	2202      	movs	r2, #2
 800ce6e:	68f8      	ldr	r0, [r7, #12]
 800ce70:	f7ff fef6 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800ce74:	f04f 33ff 	mov.w	r3, #4294967295
 800ce78:	e077      	b.n	800cf6a <SCSI_Write10+0x158>
    }

    /* Check If media is write-protected */
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ce80:	68db      	ldr	r3, [r3, #12]
 800ce82:	7afa      	ldrb	r2, [r7, #11]
 800ce84:	4610      	mov	r0, r2
 800ce86:	4798      	blx	r3
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d008      	beq.n	800cea0 <SCSI_Write10+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800ce8e:	7af9      	ldrb	r1, [r7, #11]
 800ce90:	2327      	movs	r3, #39	; 0x27
 800ce92:	2202      	movs	r2, #2
 800ce94:	68f8      	ldr	r0, [r7, #12]
 800ce96:	f7ff fee3 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800ce9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce9e:	e064      	b.n	800cf6a <SCSI_Write10+0x158>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	3302      	adds	r3, #2
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	3303      	adds	r3, #3
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ceb0:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	3304      	adds	r3, #4
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800ceba:	4313      	orrs	r3, r2
                           (uint32_t)params[5];
 800cebc:	687a      	ldr	r2, [r7, #4]
 800cebe:	3205      	adds	r2, #5
 800cec0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800cec2:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	3307      	adds	r3, #7
 800cece:	781b      	ldrb	r3, [r3, #0]
 800ced0:	021b      	lsls	r3, r3, #8
                          (uint32_t)params[8];
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	3208      	adds	r2, #8
 800ced6:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800ced8:	431a      	orrs	r2, r3
 800ceda:	697b      	ldr	r3, [r7, #20]
 800cedc:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    /* check if LBA address is in the right range */
    if(SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800cee0:	697b      	ldr	r3, [r7, #20]
 800cee2:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ceec:	7af9      	ldrb	r1, [r7, #11]
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f000 f872 	bl	800cfd8 <SCSI_CheckAddressRange>
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	da02      	bge.n	800cf00 <SCSI_Write10+0xee>
                              hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800cefa:	f04f 33ff 	mov.w	r3, #4294967295
 800cefe:	e034      	b.n	800cf6a <SCSI_Write10+0x158>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800cf00:	697b      	ldr	r3, [r7, #20]
 800cf02:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800cf06:	697a      	ldr	r2, [r7, #20]
 800cf08:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800cf0c:	fb02 f303 	mul.w	r3, r2, r3
 800cf10:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cf18:	693a      	ldr	r2, [r7, #16]
 800cf1a:	429a      	cmp	r2, r3
 800cf1c:	d00a      	beq.n	800cf34 <SCSI_Write10+0x122>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cf24:	2320      	movs	r3, #32
 800cf26:	2205      	movs	r2, #5
 800cf28:	68f8      	ldr	r0, [r7, #12]
 800cf2a:	f7ff fe99 	bl	800cc60 <SCSI_SenseCode>
      return -1;
 800cf2e:	f04f 33ff 	mov.w	r3, #4294967295
 800cf32:	e01a      	b.n	800cf6a <SCSI_Write10+0x158>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800cf34:	693b      	ldr	r3, [r7, #16]
 800cf36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf3a:	bf28      	it	cs
 800cf3c:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800cf40:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	2201      	movs	r2, #1
 800cf46:	721a      	strb	r2, [r3, #8]
    USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	f103 020c 	add.w	r2, r3, #12
 800cf4e:	693b      	ldr	r3, [r7, #16]
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	2101      	movs	r1, #1
 800cf54:	68f8      	ldr	r0, [r7, #12]
 800cf56:	f004 fbec 	bl	8011732 <USBD_LL_PrepareReceive>
  }
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }
  return 0;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	e005      	b.n	800cf6a <SCSI_Write10+0x158>
    return SCSI_ProcessWrite(pdev, lun);
 800cf5e:	7afb      	ldrb	r3, [r7, #11]
 800cf60:	4619      	mov	r1, r3
 800cf62:	68f8      	ldr	r0, [r7, #12]
 800cf64:	f000 f8ce 	bl	800d104 <SCSI_ProcessWrite>
 800cf68:	4603      	mov	r3, r0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3718      	adds	r7, #24
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}

0800cf72 <SCSI_Verify10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Verify10(USBD_HandleTypeDef  *pdev, uint8_t lun , uint8_t *params)
{
 800cf72:	b580      	push	{r7, lr}
 800cf74:	b086      	sub	sp, #24
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	60f8      	str	r0, [r7, #12]
 800cf7a:	460b      	mov	r3, r1
 800cf7c:	607a      	str	r2, [r7, #4]
 800cf7e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cf86:	617b      	str	r3, [r7, #20]

  if ((params[1]& 0x02U) == 0x02U)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	3301      	adds	r3, #1
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	f003 0302 	and.w	r3, r3, #2
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d008      	beq.n	800cfa8 <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800cf96:	7af9      	ldrb	r1, [r7, #11]
 800cf98:	2324      	movs	r3, #36	; 0x24
 800cf9a:	2205      	movs	r2, #5
 800cf9c:	68f8      	ldr	r0, [r7, #12]
 800cf9e:	f7ff fe5f 	bl	800cc60 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800cfa2:	f04f 33ff 	mov.w	r3, #4294967295
 800cfa6:	e013      	b.n	800cfd0 <SCSI_Verify10+0x5e>
  }

  if(SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800cfb4:	7af9      	ldrb	r1, [r7, #11]
 800cfb6:	68f8      	ldr	r0, [r7, #12]
 800cfb8:	f000 f80e 	bl	800cfd8 <SCSI_CheckAddressRange>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	da02      	bge.n	800cfc8 <SCSI_Verify10+0x56>
                            hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */
 800cfc2:	f04f 33ff 	mov.w	r3, #4294967295
 800cfc6:	e003      	b.n	800cfd0 <SCSI_Verify10+0x5e>
  }
  hmsc->bot_data_length = 0U;
 800cfc8:	697b      	ldr	r3, [r7, #20]
 800cfca:	2200      	movs	r2, #0
 800cfcc:	815a      	strh	r2, [r3, #10]
  return 0;
 800cfce:	2300      	movs	r3, #0
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3718      	adds	r7, #24
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}

0800cfd8 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange (USBD_HandleTypeDef *pdev, uint8_t lun,
                                      uint32_t blk_offset, uint32_t blk_nbr)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b086      	sub	sp, #24
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	60f8      	str	r0, [r7, #12]
 800cfe0:	607a      	str	r2, [r7, #4]
 800cfe2:	603b      	str	r3, [r7, #0]
 800cfe4:	460b      	mov	r3, r1
 800cfe6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cfee:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800cff0:	687a      	ldr	r2, [r7, #4]
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	441a      	add	r2, r3
 800cff6:	697b      	ldr	r3, [r7, #20]
 800cff8:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800cffc:	429a      	cmp	r2, r3
 800cffe:	d908      	bls.n	800d012 <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800d000:	7af9      	ldrb	r1, [r7, #11]
 800d002:	2321      	movs	r3, #33	; 0x21
 800d004:	2205      	movs	r2, #5
 800d006:	68f8      	ldr	r0, [r7, #12]
 800d008:	f7ff fe2a 	bl	800cc60 <SCSI_SenseCode>
    return -1;
 800d00c:	f04f 33ff 	mov.w	r3, #4294967295
 800d010:	e000      	b.n	800d014 <SCSI_CheckAddressRange+0x3c>
  }
  return 0;
 800d012:	2300      	movs	r3, #0
}
 800d014:	4618      	mov	r0, r3
 800d016:	3718      	adds	r7, #24
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}

0800d01c <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead (USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 800d01c:	b590      	push	{r4, r7, lr}
 800d01e:	b085      	sub	sp, #20
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	460b      	mov	r3, r1
 800d026:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d02e:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d036:	68fa      	ldr	r2, [r7, #12]
 800d038:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d03c:	fb02 f303 	mul.w	r3, r2, r3
 800d040:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d048:	bf28      	it	cs
 800d04a:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d04e:	60bb      	str	r3, [r7, #8]

  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d056:	691c      	ldr	r4, [r3, #16]
                              hmsc->bot_data,
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f103 010c 	add.w	r1, r3, #12
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                              hmsc->scsi_blk_addr,
                              (len / hmsc->scsi_blk_size)) < 0)
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d06a:	4618      	mov	r0, r3
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	fbb3 f3f0 	udiv	r3, r3, r0
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800d072:	b29b      	uxth	r3, r3
 800d074:	78f8      	ldrb	r0, [r7, #3]
 800d076:	47a0      	blx	r4
 800d078:	4603      	mov	r3, r0
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	da08      	bge.n	800d090 <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800d07e:	78f9      	ldrb	r1, [r7, #3]
 800d080:	2311      	movs	r3, #17
 800d082:	2204      	movs	r2, #4
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f7ff fdeb 	bl	800cc60 <SCSI_SenseCode>
    return -1;
 800d08a:	f04f 33ff 	mov.w	r3, #4294967295
 800d08e:	e035      	b.n	800d0fc <SCSI_ProcessRead+0xe0>
  }

  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f103 020c 	add.w	r2, r3, #12
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	b29b      	uxth	r3, r3
 800d09a:	2181      	movs	r1, #129	; 0x81
 800d09c:	6878      	ldr	r0, [r7, #4]
 800d09e:	f004 fb25 	bl	80116ec <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	fbb3 f3f1 	udiv	r3, r3, r1
 800d0b6:	441a      	add	r2, r3
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800d0d2:	1ad2      	subs	r2, r2, r3
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	1ad2      	subs	r2, r2, r3
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d102      	bne.n	800d0fa <SCSI_ProcessRead+0xde>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2203      	movs	r2, #3
 800d0f8:	721a      	strb	r2, [r3, #8]
  }
  return 0;
 800d0fa:	2300      	movs	r3, #0
}
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	3714      	adds	r7, #20
 800d100:	46bd      	mov	sp, r7
 800d102:	bd90      	pop	{r4, r7, pc}

0800d104 <SCSI_ProcessWrite>:
* @param  lun: Logical unit number
* @retval status
*/

static int8_t SCSI_ProcessWrite (USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 800d104:	b590      	push	{r4, r7, lr}
 800d106:	b085      	sub	sp, #20
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	460b      	mov	r3, r1
 800d10e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d116:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d11e:	68fa      	ldr	r2, [r7, #12]
 800d120:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d124:	fb02 f303 	mul.w	r3, r2, r3
 800d128:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d130:	bf28      	it	cs
 800d132:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d136:	60bb      	str	r3, [r7, #8]

  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d13e:	695c      	ldr	r4, [r3, #20]
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	f103 010c 	add.w	r1, r3, #12
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                             hmsc->scsi_blk_addr,
                             (len / hmsc->scsi_blk_size)) < 0)
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d152:	4618      	mov	r0, r3
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	fbb3 f3f0 	udiv	r3, r3, r0
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800d15a:	b29b      	uxth	r3, r3
 800d15c:	78f8      	ldrb	r0, [r7, #3]
 800d15e:	47a0      	blx	r4
 800d160:	4603      	mov	r3, r0
 800d162:	2b00      	cmp	r3, #0
 800d164:	da08      	bge.n	800d178 <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800d166:	78f9      	ldrb	r1, [r7, #3]
 800d168:	2303      	movs	r3, #3
 800d16a:	2204      	movs	r2, #4
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f7ff fd77 	bl	800cc60 <SCSI_SenseCode>

    return -1;
 800d172:	f04f 33ff 	mov.w	r3, #4294967295
 800d176:	e045      	b.n	800d204 <SCSI_ProcessWrite+0x100>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d184:	4619      	mov	r1, r3
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	fbb3 f3f1 	udiv	r3, r3, r1
 800d18c:	441a      	add	r2, r3
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d1a0:	4619      	mov	r1, r3
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	fbb3 f3f1 	udiv	r3, r3, r1
 800d1a8:	1ad2      	subs	r2, r2, r3
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	1ad2      	subs	r2, r2, r3
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d104      	bne.n	800d1d4 <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800d1ca:	2100      	movs	r1, #0
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	f7ff f97f 	bl	800c4d0 <MSC_BOT_SendCSW>
 800d1d2:	e016      	b.n	800d202 <SCSI_ProcessWrite+0xfe>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d1da:	68fa      	ldr	r2, [r7, #12]
 800d1dc:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d1e0:	fb02 f303 	mul.w	r3, r2, r3
 800d1e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d1e8:	bf28      	it	cs
 800d1ea:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d1ee:	60bb      	str	r3, [r7, #8]
    /* Prepare EP to Receive next packet */
    USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	f103 020c 	add.w	r2, r3, #12
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	b29b      	uxth	r3, r3
 800d1fa:	2101      	movs	r1, #1
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f004 fa98 	bl	8011732 <USBD_LL_PrepareReceive>
  }

  return 0;
 800d202:	2300      	movs	r3, #0
}
 800d204:	4618      	mov	r0, r3
 800d206:	3714      	adds	r7, #20
 800d208:	46bd      	mov	sp, r7
 800d20a:	bd90      	pop	{r4, r7, pc}

0800d20c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b084      	sub	sp, #16
 800d210:	af00      	add	r7, sp, #0
 800d212:	60f8      	str	r0, [r7, #12]
 800d214:	60b9      	str	r1, [r7, #8]
 800d216:	4613      	mov	r3, r2
 800d218:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d101      	bne.n	800d224 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d220:	2302      	movs	r3, #2
 800d222:	e01a      	b.n	800d25a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d003      	beq.n	800d236 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	2200      	movs	r2, #0
 800d232:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d003      	beq.n	800d244 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	68ba      	ldr	r2, [r7, #8]
 800d240:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	2201      	movs	r2, #1
 800d248:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	79fa      	ldrb	r2, [r7, #7]
 800d250:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d252:	68f8      	ldr	r0, [r7, #12]
 800d254:	f004 f8f2 	bl	801143c <USBD_LL_Init>

  return USBD_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3710      	adds	r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}

0800d262 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d262:	b480      	push	{r7}
 800d264:	b085      	sub	sp, #20
 800d266:	af00      	add	r7, sp, #0
 800d268:	6078      	str	r0, [r7, #4]
 800d26a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800d26c:	2300      	movs	r3, #0
 800d26e:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d006      	beq.n	800d284 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	683a      	ldr	r2, [r7, #0]
 800d27a:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800d27e:	2300      	movs	r3, #0
 800d280:	73fb      	strb	r3, [r7, #15]
 800d282:	e001      	b.n	800d288 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d284:	2302      	movs	r3, #2
 800d286:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d288:	7bfb      	ldrb	r3, [r7, #15]
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3714      	adds	r7, #20
 800d28e:	46bd      	mov	sp, r7
 800d290:	bc80      	pop	{r7}
 800d292:	4770      	bx	lr

0800d294 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b082      	sub	sp, #8
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f004 f91d 	bl	80114dc <USBD_LL_Start>

  return USBD_OK;
 800d2a2:	2300      	movs	r3, #0
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	3708      	adds	r7, #8
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b083      	sub	sp, #12
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d2b4:	2300      	movs	r3, #0
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	370c      	adds	r7, #12
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bc80      	pop	{r7}
 800d2be:	4770      	bx	lr

0800d2c0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b084      	sub	sp, #16
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	460b      	mov	r3, r1
 800d2ca:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800d2cc:	2302      	movs	r3, #2
 800d2ce:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d00c      	beq.n	800d2f4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	78fa      	ldrb	r2, [r7, #3]
 800d2e4:	4611      	mov	r1, r2
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	4798      	blx	r3
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d101      	bne.n	800d2f4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800d2f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3710      	adds	r7, #16
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd80      	pop	{r7, pc}

0800d2fe <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d2fe:	b580      	push	{r7, lr}
 800d300:	b082      	sub	sp, #8
 800d302:	af00      	add	r7, sp, #0
 800d304:	6078      	str	r0, [r7, #4]
 800d306:	460b      	mov	r3, r1
 800d308:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d310:	685b      	ldr	r3, [r3, #4]
 800d312:	78fa      	ldrb	r2, [r7, #3]
 800d314:	4611      	mov	r1, r2
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	4798      	blx	r3
  return USBD_OK;
 800d31a:	2300      	movs	r3, #0
}
 800d31c:	4618      	mov	r0, r3
 800d31e:	3708      	adds	r7, #8
 800d320:	46bd      	mov	sp, r7
 800d322:	bd80      	pop	{r7, pc}

0800d324 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b082      	sub	sp, #8
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d334:	6839      	ldr	r1, [r7, #0]
 800d336:	4618      	mov	r0, r3
 800d338:	f000 fe56 	bl	800dfe8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2201      	movs	r2, #1
 800d340:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800d34a:	461a      	mov	r2, r3
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800d358:	f003 031f 	and.w	r3, r3, #31
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d00c      	beq.n	800d37a <USBD_LL_SetupStage+0x56>
 800d360:	2b01      	cmp	r3, #1
 800d362:	d302      	bcc.n	800d36a <USBD_LL_SetupStage+0x46>
 800d364:	2b02      	cmp	r3, #2
 800d366:	d010      	beq.n	800d38a <USBD_LL_SetupStage+0x66>
 800d368:	e017      	b.n	800d39a <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d370:	4619      	mov	r1, r3
 800d372:	6878      	ldr	r0, [r7, #4]
 800d374:	f000 f9c6 	bl	800d704 <USBD_StdDevReq>
    break;
 800d378:	e01a      	b.n	800d3b0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d380:	4619      	mov	r1, r3
 800d382:	6878      	ldr	r0, [r7, #4]
 800d384:	f000 fa28 	bl	800d7d8 <USBD_StdItfReq>
    break;
 800d388:	e012      	b.n	800d3b0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d390:	4619      	mov	r1, r3
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f000 fa66 	bl	800d864 <USBD_StdEPReq>
    break;
 800d398:	e00a      	b.n	800d3b0 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800d3a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d3a4:	b2db      	uxtb	r3, r3
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	6878      	ldr	r0, [r7, #4]
 800d3aa:	f004 f916 	bl	80115da <USBD_LL_StallEP>
    break;
 800d3ae:	bf00      	nop
  }

  return USBD_OK;
 800d3b0:	2300      	movs	r3, #0
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	3708      	adds	r7, #8
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}

0800d3ba <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d3ba:	b580      	push	{r7, lr}
 800d3bc:	b086      	sub	sp, #24
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	60f8      	str	r0, [r7, #12]
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	607a      	str	r2, [r7, #4]
 800d3c6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800d3c8:	7afb      	ldrb	r3, [r7, #11]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d14b      	bne.n	800d466 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d3d4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d3dc:	2b03      	cmp	r3, #3
 800d3de:	d134      	bne.n	800d44a <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800d3e0:	697b      	ldr	r3, [r7, #20]
 800d3e2:	68da      	ldr	r2, [r3, #12]
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	691b      	ldr	r3, [r3, #16]
 800d3e8:	429a      	cmp	r2, r3
 800d3ea:	d919      	bls.n	800d420 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	68da      	ldr	r2, [r3, #12]
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	691b      	ldr	r3, [r3, #16]
 800d3f4:	1ad2      	subs	r2, r2, r3
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	68da      	ldr	r2, [r3, #12]
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800d402:	429a      	cmp	r2, r3
 800d404:	d203      	bcs.n	800d40e <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d406:	697b      	ldr	r3, [r7, #20]
 800d408:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800d40a:	b29b      	uxth	r3, r3
 800d40c:	e002      	b.n	800d414 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d40e:	697b      	ldr	r3, [r7, #20]
 800d410:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800d412:	b29b      	uxth	r3, r3
 800d414:	461a      	mov	r2, r3
 800d416:	6879      	ldr	r1, [r7, #4]
 800d418:	68f8      	ldr	r0, [r7, #12]
 800d41a:	f000 feb9 	bl	800e190 <USBD_CtlContinueRx>
 800d41e:	e038      	b.n	800d492 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d426:	691b      	ldr	r3, [r3, #16]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d00a      	beq.n	800d442 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800d432:	2b03      	cmp	r3, #3
 800d434:	d105      	bne.n	800d442 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d43c:	691b      	ldr	r3, [r3, #16]
 800d43e:	68f8      	ldr	r0, [r7, #12]
 800d440:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d442:	68f8      	ldr	r0, [r7, #12]
 800d444:	f000 feb6 	bl	800e1b4 <USBD_CtlSendStatus>
 800d448:	e023      	b.n	800d492 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d450:	2b05      	cmp	r3, #5
 800d452:	d11e      	bne.n	800d492 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	2200      	movs	r2, #0
 800d458:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800d45c:	2100      	movs	r1, #0
 800d45e:	68f8      	ldr	r0, [r7, #12]
 800d460:	f004 f8bb 	bl	80115da <USBD_LL_StallEP>
 800d464:	e015      	b.n	800d492 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d46c:	699b      	ldr	r3, [r3, #24]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d00d      	beq.n	800d48e <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800d478:	2b03      	cmp	r3, #3
 800d47a:	d108      	bne.n	800d48e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d482:	699b      	ldr	r3, [r3, #24]
 800d484:	7afa      	ldrb	r2, [r7, #11]
 800d486:	4611      	mov	r1, r2
 800d488:	68f8      	ldr	r0, [r7, #12]
 800d48a:	4798      	blx	r3
 800d48c:	e001      	b.n	800d492 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d48e:	2302      	movs	r3, #2
 800d490:	e000      	b.n	800d494 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800d492:	2300      	movs	r3, #0
}
 800d494:	4618      	mov	r0, r3
 800d496:	3718      	adds	r7, #24
 800d498:	46bd      	mov	sp, r7
 800d49a:	bd80      	pop	{r7, pc}

0800d49c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b086      	sub	sp, #24
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	460b      	mov	r3, r1
 800d4a6:	607a      	str	r2, [r7, #4]
 800d4a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800d4aa:	7afb      	ldrb	r3, [r7, #11]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d17f      	bne.n	800d5b0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	3314      	adds	r3, #20
 800d4b4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d4bc:	2b02      	cmp	r3, #2
 800d4be:	d15c      	bne.n	800d57a <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	68da      	ldr	r2, [r3, #12]
 800d4c4:	697b      	ldr	r3, [r7, #20]
 800d4c6:	691b      	ldr	r3, [r3, #16]
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	d915      	bls.n	800d4f8 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800d4cc:	697b      	ldr	r3, [r7, #20]
 800d4ce:	68da      	ldr	r2, [r3, #12]
 800d4d0:	697b      	ldr	r3, [r7, #20]
 800d4d2:	691b      	ldr	r3, [r3, #16]
 800d4d4:	1ad2      	subs	r2, r2, r3
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800d4da:	697b      	ldr	r3, [r7, #20]
 800d4dc:	68db      	ldr	r3, [r3, #12]
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	6879      	ldr	r1, [r7, #4]
 800d4e4:	68f8      	ldr	r0, [r7, #12]
 800d4e6:	f000 fe41 	bl	800e16c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	2100      	movs	r1, #0
 800d4f0:	68f8      	ldr	r0, [r7, #12]
 800d4f2:	f004 f91e 	bl	8011732 <USBD_LL_PrepareReceive>
 800d4f6:	e04e      	b.n	800d596 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	689b      	ldr	r3, [r3, #8]
 800d4fc:	697a      	ldr	r2, [r7, #20]
 800d4fe:	6912      	ldr	r2, [r2, #16]
 800d500:	fbb3 f1f2 	udiv	r1, r3, r2
 800d504:	fb02 f201 	mul.w	r2, r2, r1
 800d508:	1a9b      	subs	r3, r3, r2
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d11c      	bne.n	800d548 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800d50e:	697b      	ldr	r3, [r7, #20]
 800d510:	689a      	ldr	r2, [r3, #8]
 800d512:	697b      	ldr	r3, [r7, #20]
 800d514:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800d516:	429a      	cmp	r2, r3
 800d518:	d316      	bcc.n	800d548 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800d51a:	697b      	ldr	r3, [r7, #20]
 800d51c:	689a      	ldr	r2, [r3, #8]
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800d524:	429a      	cmp	r2, r3
 800d526:	d20f      	bcs.n	800d548 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d528:	2200      	movs	r2, #0
 800d52a:	2100      	movs	r1, #0
 800d52c:	68f8      	ldr	r0, [r7, #12]
 800d52e:	f000 fe1d 	bl	800e16c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	2200      	movs	r2, #0
 800d536:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800d53a:	2300      	movs	r3, #0
 800d53c:	2200      	movs	r2, #0
 800d53e:	2100      	movs	r1, #0
 800d540:	68f8      	ldr	r0, [r7, #12]
 800d542:	f004 f8f6 	bl	8011732 <USBD_LL_PrepareReceive>
 800d546:	e026      	b.n	800d596 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d54e:	68db      	ldr	r3, [r3, #12]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d00a      	beq.n	800d56a <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800d55a:	2b03      	cmp	r3, #3
 800d55c:	d105      	bne.n	800d56a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d564:	68db      	ldr	r3, [r3, #12]
 800d566:	68f8      	ldr	r0, [r7, #12]
 800d568:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800d56a:	2180      	movs	r1, #128	; 0x80
 800d56c:	68f8      	ldr	r0, [r7, #12]
 800d56e:	f004 f834 	bl	80115da <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800d572:	68f8      	ldr	r0, [r7, #12]
 800d574:	f000 fe31 	bl	800e1da <USBD_CtlReceiveStatus>
 800d578:	e00d      	b.n	800d596 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d580:	2b04      	cmp	r3, #4
 800d582:	d004      	beq.n	800d58e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d103      	bne.n	800d596 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800d58e:	2180      	movs	r1, #128	; 0x80
 800d590:	68f8      	ldr	r0, [r7, #12]
 800d592:	f004 f822 	bl	80115da <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800d59c:	2b01      	cmp	r3, #1
 800d59e:	d11d      	bne.n	800d5dc <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800d5a0:	68f8      	ldr	r0, [r7, #12]
 800d5a2:	f7ff fe83 	bl	800d2ac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800d5ae:	e015      	b.n	800d5dc <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d5b6:	695b      	ldr	r3, [r3, #20]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d00d      	beq.n	800d5d8 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800d5c2:	2b03      	cmp	r3, #3
 800d5c4:	d108      	bne.n	800d5d8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d5cc:	695b      	ldr	r3, [r3, #20]
 800d5ce:	7afa      	ldrb	r2, [r7, #11]
 800d5d0:	4611      	mov	r1, r2
 800d5d2:	68f8      	ldr	r0, [r7, #12]
 800d5d4:	4798      	blx	r3
 800d5d6:	e001      	b.n	800d5dc <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d5d8:	2302      	movs	r3, #2
 800d5da:	e000      	b.n	800d5de <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800d5dc:	2300      	movs	r3, #0
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3718      	adds	r7, #24
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}

0800d5e6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800d5e6:	b580      	push	{r7, lr}
 800d5e8:	b082      	sub	sp, #8
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d5ee:	2340      	movs	r3, #64	; 0x40
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	2100      	movs	r1, #0
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f003 ff8c 	bl	8011512 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2240      	movs	r2, #64	; 0x40
 800d606:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d60a:	2340      	movs	r3, #64	; 0x40
 800d60c:	2200      	movs	r2, #0
 800d60e:	2180      	movs	r1, #128	; 0x80
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f003 ff7e 	bl	8011512 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	2201      	movs	r2, #1
 800d61a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2240      	movs	r2, #64	; 0x40
 800d620:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2201      	movs	r2, #1
 800d626:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2200      	movs	r2, #0
 800d62e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2200      	movs	r2, #0
 800d636:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2200      	movs	r2, #0
 800d63c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d646:	2b00      	cmp	r3, #0
 800d648:	d009      	beq.n	800d65e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d650:	685b      	ldr	r3, [r3, #4]
 800d652:	687a      	ldr	r2, [r7, #4]
 800d654:	6852      	ldr	r2, [r2, #4]
 800d656:	b2d2      	uxtb	r2, r2
 800d658:	4611      	mov	r1, r2
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	4798      	blx	r3
  }

  return USBD_OK;
 800d65e:	2300      	movs	r3, #0
}
 800d660:	4618      	mov	r0, r3
 800d662:	3708      	adds	r7, #8
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}

0800d668 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800d668:	b480      	push	{r7}
 800d66a:	b083      	sub	sp, #12
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
 800d670:	460b      	mov	r3, r1
 800d672:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	78fa      	ldrb	r2, [r7, #3]
 800d678:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800d67a:	2300      	movs	r3, #0
}
 800d67c:	4618      	mov	r0, r3
 800d67e:	370c      	adds	r7, #12
 800d680:	46bd      	mov	sp, r7
 800d682:	bc80      	pop	{r7}
 800d684:	4770      	bx	lr

0800d686 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800d686:	b480      	push	{r7}
 800d688:	b083      	sub	sp, #12
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2204      	movs	r2, #4
 800d69e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800d6a2:	2300      	movs	r3, #0
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	370c      	adds	r7, #12
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bc80      	pop	{r7}
 800d6ac:	4770      	bx	lr

0800d6ae <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800d6ae:	b480      	push	{r7}
 800d6b0:	b083      	sub	sp, #12
 800d6b2:	af00      	add	r7, sp, #0
 800d6b4:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800d6c2:	2300      	movs	r3, #0
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	370c      	adds	r7, #12
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bc80      	pop	{r7}
 800d6cc:	4770      	bx	lr

0800d6ce <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800d6ce:	b580      	push	{r7, lr}
 800d6d0:	b082      	sub	sp, #8
 800d6d2:	af00      	add	r7, sp, #0
 800d6d4:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d6dc:	2b03      	cmp	r3, #3
 800d6de:	d10b      	bne.n	800d6f8 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d6e6:	69db      	ldr	r3, [r3, #28]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d005      	beq.n	800d6f8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d6f2:	69db      	ldr	r3, [r3, #28]
 800d6f4:	6878      	ldr	r0, [r7, #4]
 800d6f6:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800d6f8:	2300      	movs	r3, #0
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3708      	adds	r7, #8
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
	...

0800d704 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b084      	sub	sp, #16
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d70e:	2300      	movs	r3, #0
 800d710:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d71a:	2b20      	cmp	r3, #32
 800d71c:	d004      	beq.n	800d728 <USBD_StdDevReq+0x24>
 800d71e:	2b40      	cmp	r3, #64	; 0x40
 800d720:	d002      	beq.n	800d728 <USBD_StdDevReq+0x24>
 800d722:	2b00      	cmp	r3, #0
 800d724:	d008      	beq.n	800d738 <USBD_StdDevReq+0x34>
 800d726:	e04c      	b.n	800d7c2 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d72e:	689b      	ldr	r3, [r3, #8]
 800d730:	6839      	ldr	r1, [r7, #0]
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	4798      	blx	r3
    break;
 800d736:	e049      	b.n	800d7cc <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	785b      	ldrb	r3, [r3, #1]
 800d73c:	2b09      	cmp	r3, #9
 800d73e:	d83a      	bhi.n	800d7b6 <USBD_StdDevReq+0xb2>
 800d740:	a201      	add	r2, pc, #4	; (adr r2, 800d748 <USBD_StdDevReq+0x44>)
 800d742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d746:	bf00      	nop
 800d748:	0800d799 	.word	0x0800d799
 800d74c:	0800d7ad 	.word	0x0800d7ad
 800d750:	0800d7b7 	.word	0x0800d7b7
 800d754:	0800d7a3 	.word	0x0800d7a3
 800d758:	0800d7b7 	.word	0x0800d7b7
 800d75c:	0800d77b 	.word	0x0800d77b
 800d760:	0800d771 	.word	0x0800d771
 800d764:	0800d7b7 	.word	0x0800d7b7
 800d768:	0800d78f 	.word	0x0800d78f
 800d76c:	0800d785 	.word	0x0800d785
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800d770:	6839      	ldr	r1, [r7, #0]
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f000 f9d2 	bl	800db1c <USBD_GetDescriptor>
      break;
 800d778:	e022      	b.n	800d7c0 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800d77a:	6839      	ldr	r1, [r7, #0]
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f000 fac7 	bl	800dd10 <USBD_SetAddress>
      break;
 800d782:	e01d      	b.n	800d7c0 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800d784:	6839      	ldr	r1, [r7, #0]
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f000 fb04 	bl	800dd94 <USBD_SetConfig>
      break;
 800d78c:	e018      	b.n	800d7c0 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800d78e:	6839      	ldr	r1, [r7, #0]
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f000 fb8d 	bl	800deb0 <USBD_GetConfig>
      break;
 800d796:	e013      	b.n	800d7c0 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800d798:	6839      	ldr	r1, [r7, #0]
 800d79a:	6878      	ldr	r0, [r7, #4]
 800d79c:	f000 fbbc 	bl	800df18 <USBD_GetStatus>
      break;
 800d7a0:	e00e      	b.n	800d7c0 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800d7a2:	6839      	ldr	r1, [r7, #0]
 800d7a4:	6878      	ldr	r0, [r7, #4]
 800d7a6:	f000 fbea 	bl	800df7e <USBD_SetFeature>
      break;
 800d7aa:	e009      	b.n	800d7c0 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800d7ac:	6839      	ldr	r1, [r7, #0]
 800d7ae:	6878      	ldr	r0, [r7, #4]
 800d7b0:	f000 fbf9 	bl	800dfa6 <USBD_ClrFeature>
      break;
 800d7b4:	e004      	b.n	800d7c0 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800d7b6:	6839      	ldr	r1, [r7, #0]
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f000 fc51 	bl	800e060 <USBD_CtlError>
      break;
 800d7be:	bf00      	nop
    }
    break;
 800d7c0:	e004      	b.n	800d7cc <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800d7c2:	6839      	ldr	r1, [r7, #0]
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f000 fc4b 	bl	800e060 <USBD_CtlError>
    break;
 800d7ca:	bf00      	nop
  }

  return ret;
 800d7cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	3710      	adds	r7, #16
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bd80      	pop	{r7, pc}
 800d7d6:	bf00      	nop

0800d7d8 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b084      	sub	sp, #16
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
 800d7e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	781b      	ldrb	r3, [r3, #0]
 800d7ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d7ee:	2b20      	cmp	r3, #32
 800d7f0:	d003      	beq.n	800d7fa <USBD_StdItfReq+0x22>
 800d7f2:	2b40      	cmp	r3, #64	; 0x40
 800d7f4:	d001      	beq.n	800d7fa <USBD_StdItfReq+0x22>
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d12a      	bne.n	800d850 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d800:	3b01      	subs	r3, #1
 800d802:	2b02      	cmp	r3, #2
 800d804:	d81d      	bhi.n	800d842 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	889b      	ldrh	r3, [r3, #4]
 800d80a:	b2db      	uxtb	r3, r3
 800d80c:	2b01      	cmp	r3, #1
 800d80e:	d813      	bhi.n	800d838 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	6839      	ldr	r1, [r7, #0]
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	4798      	blx	r3
 800d81e:	4603      	mov	r3, r0
 800d820:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	88db      	ldrh	r3, [r3, #6]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d110      	bne.n	800d84c <USBD_StdItfReq+0x74>
 800d82a:	7bfb      	ldrb	r3, [r7, #15]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d10d      	bne.n	800d84c <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800d830:	6878      	ldr	r0, [r7, #4]
 800d832:	f000 fcbf 	bl	800e1b4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800d836:	e009      	b.n	800d84c <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800d838:	6839      	ldr	r1, [r7, #0]
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f000 fc10 	bl	800e060 <USBD_CtlError>
      break;
 800d840:	e004      	b.n	800d84c <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800d842:	6839      	ldr	r1, [r7, #0]
 800d844:	6878      	ldr	r0, [r7, #4]
 800d846:	f000 fc0b 	bl	800e060 <USBD_CtlError>
      break;
 800d84a:	e000      	b.n	800d84e <USBD_StdItfReq+0x76>
      break;
 800d84c:	bf00      	nop
    }
    break;
 800d84e:	e004      	b.n	800d85a <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800d850:	6839      	ldr	r1, [r7, #0]
 800d852:	6878      	ldr	r0, [r7, #4]
 800d854:	f000 fc04 	bl	800e060 <USBD_CtlError>
    break;
 800d858:	bf00      	nop
  }

  return USBD_OK;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3710      	adds	r7, #16
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}

0800d864 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b084      	sub	sp, #16
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
 800d86c:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d86e:	2300      	movs	r3, #0
 800d870:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	889b      	ldrh	r3, [r3, #4]
 800d876:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d880:	2b20      	cmp	r3, #32
 800d882:	d004      	beq.n	800d88e <USBD_StdEPReq+0x2a>
 800d884:	2b40      	cmp	r3, #64	; 0x40
 800d886:	d002      	beq.n	800d88e <USBD_StdEPReq+0x2a>
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d008      	beq.n	800d89e <USBD_StdEPReq+0x3a>
 800d88c:	e13b      	b.n	800db06 <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d894:	689b      	ldr	r3, [r3, #8]
 800d896:	6839      	ldr	r1, [r7, #0]
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	4798      	blx	r3
    break;
 800d89c:	e138      	b.n	800db10 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d8a6:	2b20      	cmp	r3, #32
 800d8a8:	d10a      	bne.n	800d8c0 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	6839      	ldr	r1, [r7, #0]
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	4798      	blx	r3
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	73fb      	strb	r3, [r7, #15]

      return ret;
 800d8bc:	7bfb      	ldrb	r3, [r7, #15]
 800d8be:	e128      	b.n	800db12 <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	785b      	ldrb	r3, [r3, #1]
 800d8c4:	2b01      	cmp	r3, #1
 800d8c6:	d03e      	beq.n	800d946 <USBD_StdEPReq+0xe2>
 800d8c8:	2b03      	cmp	r3, #3
 800d8ca:	d002      	beq.n	800d8d2 <USBD_StdEPReq+0x6e>
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d070      	beq.n	800d9b2 <USBD_StdEPReq+0x14e>
 800d8d0:	e113      	b.n	800dafa <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d8d8:	2b02      	cmp	r3, #2
 800d8da:	d002      	beq.n	800d8e2 <USBD_StdEPReq+0x7e>
 800d8dc:	2b03      	cmp	r3, #3
 800d8de:	d015      	beq.n	800d90c <USBD_StdEPReq+0xa8>
 800d8e0:	e02b      	b.n	800d93a <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d8e2:	7bbb      	ldrb	r3, [r7, #14]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d00c      	beq.n	800d902 <USBD_StdEPReq+0x9e>
 800d8e8:	7bbb      	ldrb	r3, [r7, #14]
 800d8ea:	2b80      	cmp	r3, #128	; 0x80
 800d8ec:	d009      	beq.n	800d902 <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800d8ee:	7bbb      	ldrb	r3, [r7, #14]
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f003 fe71 	bl	80115da <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800d8f8:	2180      	movs	r1, #128	; 0x80
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f003 fe6d 	bl	80115da <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d900:	e020      	b.n	800d944 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800d902:	6839      	ldr	r1, [r7, #0]
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f000 fbab 	bl	800e060 <USBD_CtlError>
        break;
 800d90a:	e01b      	b.n	800d944 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	885b      	ldrh	r3, [r3, #2]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d10e      	bne.n	800d932 <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d914:	7bbb      	ldrb	r3, [r7, #14]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d00b      	beq.n	800d932 <USBD_StdEPReq+0xce>
 800d91a:	7bbb      	ldrb	r3, [r7, #14]
 800d91c:	2b80      	cmp	r3, #128	; 0x80
 800d91e:	d008      	beq.n	800d932 <USBD_StdEPReq+0xce>
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	88db      	ldrh	r3, [r3, #6]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d104      	bne.n	800d932 <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800d928:	7bbb      	ldrb	r3, [r7, #14]
 800d92a:	4619      	mov	r1, r3
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f003 fe54 	bl	80115da <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 fc3e 	bl	800e1b4 <USBD_CtlSendStatus>

        break;
 800d938:	e004      	b.n	800d944 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800d93a:	6839      	ldr	r1, [r7, #0]
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f000 fb8f 	bl	800e060 <USBD_CtlError>
        break;
 800d942:	bf00      	nop
      }
      break;
 800d944:	e0de      	b.n	800db04 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d94c:	2b02      	cmp	r3, #2
 800d94e:	d002      	beq.n	800d956 <USBD_StdEPReq+0xf2>
 800d950:	2b03      	cmp	r3, #3
 800d952:	d015      	beq.n	800d980 <USBD_StdEPReq+0x11c>
 800d954:	e026      	b.n	800d9a4 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d956:	7bbb      	ldrb	r3, [r7, #14]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d00c      	beq.n	800d976 <USBD_StdEPReq+0x112>
 800d95c:	7bbb      	ldrb	r3, [r7, #14]
 800d95e:	2b80      	cmp	r3, #128	; 0x80
 800d960:	d009      	beq.n	800d976 <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800d962:	7bbb      	ldrb	r3, [r7, #14]
 800d964:	4619      	mov	r1, r3
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f003 fe37 	bl	80115da <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800d96c:	2180      	movs	r1, #128	; 0x80
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f003 fe33 	bl	80115da <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d974:	e01c      	b.n	800d9b0 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800d976:	6839      	ldr	r1, [r7, #0]
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 fb71 	bl	800e060 <USBD_CtlError>
        break;
 800d97e:	e017      	b.n	800d9b0 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	885b      	ldrh	r3, [r3, #2]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d112      	bne.n	800d9ae <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d988:	7bbb      	ldrb	r3, [r7, #14]
 800d98a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d004      	beq.n	800d99c <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800d992:	7bbb      	ldrb	r3, [r7, #14]
 800d994:	4619      	mov	r1, r3
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f003 fe3e 	bl	8011618 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f000 fc09 	bl	800e1b4 <USBD_CtlSendStatus>
        }
        break;
 800d9a2:	e004      	b.n	800d9ae <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800d9a4:	6839      	ldr	r1, [r7, #0]
 800d9a6:	6878      	ldr	r0, [r7, #4]
 800d9a8:	f000 fb5a 	bl	800e060 <USBD_CtlError>
        break;
 800d9ac:	e000      	b.n	800d9b0 <USBD_StdEPReq+0x14c>
        break;
 800d9ae:	bf00      	nop
      }
      break;
 800d9b0:	e0a8      	b.n	800db04 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d9b8:	2b02      	cmp	r3, #2
 800d9ba:	d002      	beq.n	800d9c2 <USBD_StdEPReq+0x15e>
 800d9bc:	2b03      	cmp	r3, #3
 800d9be:	d031      	beq.n	800da24 <USBD_StdEPReq+0x1c0>
 800d9c0:	e095      	b.n	800daee <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d9c2:	7bbb      	ldrb	r3, [r7, #14]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d007      	beq.n	800d9d8 <USBD_StdEPReq+0x174>
 800d9c8:	7bbb      	ldrb	r3, [r7, #14]
 800d9ca:	2b80      	cmp	r3, #128	; 0x80
 800d9cc:	d004      	beq.n	800d9d8 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800d9ce:	6839      	ldr	r1, [r7, #0]
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 fb45 	bl	800e060 <USBD_CtlError>
          break;
 800d9d6:	e08f      	b.n	800daf8 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d9d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	da0b      	bge.n	800d9f8 <USBD_StdEPReq+0x194>
 800d9e0:	7bbb      	ldrb	r3, [r7, #14]
 800d9e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d9e6:	4613      	mov	r3, r2
 800d9e8:	009b      	lsls	r3, r3, #2
 800d9ea:	4413      	add	r3, r2
 800d9ec:	009b      	lsls	r3, r3, #2
 800d9ee:	3310      	adds	r3, #16
 800d9f0:	687a      	ldr	r2, [r7, #4]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	3304      	adds	r3, #4
 800d9f6:	e00a      	b.n	800da0e <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800d9f8:	7bbb      	ldrb	r3, [r7, #14]
 800d9fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d9fe:	4613      	mov	r3, r2
 800da00:	009b      	lsls	r3, r3, #2
 800da02:	4413      	add	r3, r2
 800da04:	009b      	lsls	r3, r3, #2
 800da06:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800da0a:	687a      	ldr	r2, [r7, #4]
 800da0c:	4413      	add	r3, r2
 800da0e:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	2200      	movs	r2, #0
 800da14:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800da16:	68bb      	ldr	r3, [r7, #8]
 800da18:	2202      	movs	r2, #2
 800da1a:	4619      	mov	r1, r3
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	f000 fb89 	bl	800e134 <USBD_CtlSendData>
          break;
 800da22:	e069      	b.n	800daf8 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800da24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	da11      	bge.n	800da50 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800da2c:	7bbb      	ldrb	r3, [r7, #14]
 800da2e:	f003 020f 	and.w	r2, r3, #15
 800da32:	6879      	ldr	r1, [r7, #4]
 800da34:	4613      	mov	r3, r2
 800da36:	009b      	lsls	r3, r3, #2
 800da38:	4413      	add	r3, r2
 800da3a:	009b      	lsls	r3, r3, #2
 800da3c:	440b      	add	r3, r1
 800da3e:	3318      	adds	r3, #24
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d117      	bne.n	800da76 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800da46:	6839      	ldr	r1, [r7, #0]
 800da48:	6878      	ldr	r0, [r7, #4]
 800da4a:	f000 fb09 	bl	800e060 <USBD_CtlError>
            break;
 800da4e:	e053      	b.n	800daf8 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800da50:	7bbb      	ldrb	r3, [r7, #14]
 800da52:	f003 020f 	and.w	r2, r3, #15
 800da56:	6879      	ldr	r1, [r7, #4]
 800da58:	4613      	mov	r3, r2
 800da5a:	009b      	lsls	r3, r3, #2
 800da5c:	4413      	add	r3, r2
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	440b      	add	r3, r1
 800da62:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d104      	bne.n	800da76 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800da6c:	6839      	ldr	r1, [r7, #0]
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f000 faf6 	bl	800e060 <USBD_CtlError>
            break;
 800da74:	e040      	b.n	800daf8 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800da76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	da0b      	bge.n	800da96 <USBD_StdEPReq+0x232>
 800da7e:	7bbb      	ldrb	r3, [r7, #14]
 800da80:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800da84:	4613      	mov	r3, r2
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	4413      	add	r3, r2
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	3310      	adds	r3, #16
 800da8e:	687a      	ldr	r2, [r7, #4]
 800da90:	4413      	add	r3, r2
 800da92:	3304      	adds	r3, #4
 800da94:	e00a      	b.n	800daac <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800da96:	7bbb      	ldrb	r3, [r7, #14]
 800da98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800da9c:	4613      	mov	r3, r2
 800da9e:	009b      	lsls	r3, r3, #2
 800daa0:	4413      	add	r3, r2
 800daa2:	009b      	lsls	r3, r3, #2
 800daa4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800daa8:	687a      	ldr	r2, [r7, #4]
 800daaa:	4413      	add	r3, r2
 800daac:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800daae:	7bbb      	ldrb	r3, [r7, #14]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d002      	beq.n	800daba <USBD_StdEPReq+0x256>
 800dab4:	7bbb      	ldrb	r3, [r7, #14]
 800dab6:	2b80      	cmp	r3, #128	; 0x80
 800dab8:	d103      	bne.n	800dac2 <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	2200      	movs	r2, #0
 800dabe:	601a      	str	r2, [r3, #0]
 800dac0:	e00e      	b.n	800dae0 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800dac2:	7bbb      	ldrb	r3, [r7, #14]
 800dac4:	4619      	mov	r1, r3
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f003 fdc5 	bl	8011656 <USBD_LL_IsStallEP>
 800dacc:	4603      	mov	r3, r0
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d003      	beq.n	800dada <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	2201      	movs	r2, #1
 800dad6:	601a      	str	r2, [r3, #0]
 800dad8:	e002      	b.n	800dae0 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800dada:	68bb      	ldr	r3, [r7, #8]
 800dadc:	2200      	movs	r2, #0
 800dade:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800dae0:	68bb      	ldr	r3, [r7, #8]
 800dae2:	2202      	movs	r2, #2
 800dae4:	4619      	mov	r1, r3
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f000 fb24 	bl	800e134 <USBD_CtlSendData>
          break;
 800daec:	e004      	b.n	800daf8 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800daee:	6839      	ldr	r1, [r7, #0]
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f000 fab5 	bl	800e060 <USBD_CtlError>
        break;
 800daf6:	bf00      	nop
      }
      break;
 800daf8:	e004      	b.n	800db04 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800dafa:	6839      	ldr	r1, [r7, #0]
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f000 faaf 	bl	800e060 <USBD_CtlError>
      break;
 800db02:	bf00      	nop
    }
    break;
 800db04:	e004      	b.n	800db10 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800db06:	6839      	ldr	r1, [r7, #0]
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f000 faa9 	bl	800e060 <USBD_CtlError>
    break;
 800db0e:	bf00      	nop
  }

  return ret;
 800db10:	7bfb      	ldrb	r3, [r7, #15]
}
 800db12:	4618      	mov	r0, r3
 800db14:	3710      	adds	r7, #16
 800db16:	46bd      	mov	sp, r7
 800db18:	bd80      	pop	{r7, pc}
	...

0800db1c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b084      	sub	sp, #16
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
 800db24:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	885b      	ldrh	r3, [r3, #2]
 800db2a:	0a1b      	lsrs	r3, r3, #8
 800db2c:	b29b      	uxth	r3, r3
 800db2e:	3b01      	subs	r3, #1
 800db30:	2b06      	cmp	r3, #6
 800db32:	f200 80c9 	bhi.w	800dcc8 <USBD_GetDescriptor+0x1ac>
 800db36:	a201      	add	r2, pc, #4	; (adr r2, 800db3c <USBD_GetDescriptor+0x20>)
 800db38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db3c:	0800db59 	.word	0x0800db59
 800db40:	0800db71 	.word	0x0800db71
 800db44:	0800dbb1 	.word	0x0800dbb1
 800db48:	0800dcc9 	.word	0x0800dcc9
 800db4c:	0800dcc9 	.word	0x0800dcc9
 800db50:	0800dc75 	.word	0x0800dc75
 800db54:	0800dc9b 	.word	0x0800dc9b
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	687a      	ldr	r2, [r7, #4]
 800db62:	7c12      	ldrb	r2, [r2, #16]
 800db64:	f107 010a 	add.w	r1, r7, #10
 800db68:	4610      	mov	r0, r2
 800db6a:	4798      	blx	r3
 800db6c:	60f8      	str	r0, [r7, #12]
    break;
 800db6e:	e0b0      	b.n	800dcd2 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	7c1b      	ldrb	r3, [r3, #16]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d10d      	bne.n	800db94 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db80:	f107 020a 	add.w	r2, r7, #10
 800db84:	4610      	mov	r0, r2
 800db86:	4798      	blx	r3
 800db88:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	3301      	adds	r3, #1
 800db8e:	2202      	movs	r2, #2
 800db90:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800db92:	e09e      	b.n	800dcd2 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db9c:	f107 020a 	add.w	r2, r7, #10
 800dba0:	4610      	mov	r0, r2
 800dba2:	4798      	blx	r3
 800dba4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	3301      	adds	r3, #1
 800dbaa:	2202      	movs	r2, #2
 800dbac:	701a      	strb	r2, [r3, #0]
    break;
 800dbae:	e090      	b.n	800dcd2 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	885b      	ldrh	r3, [r3, #2]
 800dbb4:	b2db      	uxtb	r3, r3
 800dbb6:	2b05      	cmp	r3, #5
 800dbb8:	d856      	bhi.n	800dc68 <USBD_GetDescriptor+0x14c>
 800dbba:	a201      	add	r2, pc, #4	; (adr r2, 800dbc0 <USBD_GetDescriptor+0xa4>)
 800dbbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbc0:	0800dbd9 	.word	0x0800dbd9
 800dbc4:	0800dbf1 	.word	0x0800dbf1
 800dbc8:	0800dc09 	.word	0x0800dc09
 800dbcc:	0800dc21 	.word	0x0800dc21
 800dbd0:	0800dc39 	.word	0x0800dc39
 800dbd4:	0800dc51 	.word	0x0800dc51
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	687a      	ldr	r2, [r7, #4]
 800dbe2:	7c12      	ldrb	r2, [r2, #16]
 800dbe4:	f107 010a 	add.w	r1, r7, #10
 800dbe8:	4610      	mov	r0, r2
 800dbea:	4798      	blx	r3
 800dbec:	60f8      	str	r0, [r7, #12]
      break;
 800dbee:	e040      	b.n	800dc72 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800dbf6:	689b      	ldr	r3, [r3, #8]
 800dbf8:	687a      	ldr	r2, [r7, #4]
 800dbfa:	7c12      	ldrb	r2, [r2, #16]
 800dbfc:	f107 010a 	add.w	r1, r7, #10
 800dc00:	4610      	mov	r0, r2
 800dc02:	4798      	blx	r3
 800dc04:	60f8      	str	r0, [r7, #12]
      break;
 800dc06:	e034      	b.n	800dc72 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	687a      	ldr	r2, [r7, #4]
 800dc12:	7c12      	ldrb	r2, [r2, #16]
 800dc14:	f107 010a 	add.w	r1, r7, #10
 800dc18:	4610      	mov	r0, r2
 800dc1a:	4798      	blx	r3
 800dc1c:	60f8      	str	r0, [r7, #12]
      break;
 800dc1e:	e028      	b.n	800dc72 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800dc26:	691b      	ldr	r3, [r3, #16]
 800dc28:	687a      	ldr	r2, [r7, #4]
 800dc2a:	7c12      	ldrb	r2, [r2, #16]
 800dc2c:	f107 010a 	add.w	r1, r7, #10
 800dc30:	4610      	mov	r0, r2
 800dc32:	4798      	blx	r3
 800dc34:	60f8      	str	r0, [r7, #12]
      break;
 800dc36:	e01c      	b.n	800dc72 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800dc3e:	695b      	ldr	r3, [r3, #20]
 800dc40:	687a      	ldr	r2, [r7, #4]
 800dc42:	7c12      	ldrb	r2, [r2, #16]
 800dc44:	f107 010a 	add.w	r1, r7, #10
 800dc48:	4610      	mov	r0, r2
 800dc4a:	4798      	blx	r3
 800dc4c:	60f8      	str	r0, [r7, #12]
      break;
 800dc4e:	e010      	b.n	800dc72 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800dc56:	699b      	ldr	r3, [r3, #24]
 800dc58:	687a      	ldr	r2, [r7, #4]
 800dc5a:	7c12      	ldrb	r2, [r2, #16]
 800dc5c:	f107 010a 	add.w	r1, r7, #10
 800dc60:	4610      	mov	r0, r2
 800dc62:	4798      	blx	r3
 800dc64:	60f8      	str	r0, [r7, #12]
      break;
 800dc66:	e004      	b.n	800dc72 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800dc68:	6839      	ldr	r1, [r7, #0]
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f000 f9f8 	bl	800e060 <USBD_CtlError>
      return;
 800dc70:	e04b      	b.n	800dd0a <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800dc72:	e02e      	b.n	800dcd2 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	7c1b      	ldrb	r3, [r3, #16]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d109      	bne.n	800dc90 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc84:	f107 020a 	add.w	r2, r7, #10
 800dc88:	4610      	mov	r0, r2
 800dc8a:	4798      	blx	r3
 800dc8c:	60f8      	str	r0, [r7, #12]
      break;
 800dc8e:	e020      	b.n	800dcd2 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800dc90:	6839      	ldr	r1, [r7, #0]
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 f9e4 	bl	800e060 <USBD_CtlError>
      return;
 800dc98:	e037      	b.n	800dd0a <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	7c1b      	ldrb	r3, [r3, #16]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d10d      	bne.n	800dcbe <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcaa:	f107 020a 	add.w	r2, r7, #10
 800dcae:	4610      	mov	r0, r2
 800dcb0:	4798      	blx	r3
 800dcb2:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	2207      	movs	r2, #7
 800dcba:	701a      	strb	r2, [r3, #0]
      break;
 800dcbc:	e009      	b.n	800dcd2 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800dcbe:	6839      	ldr	r1, [r7, #0]
 800dcc0:	6878      	ldr	r0, [r7, #4]
 800dcc2:	f000 f9cd 	bl	800e060 <USBD_CtlError>
      return;
 800dcc6:	e020      	b.n	800dd0a <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800dcc8:	6839      	ldr	r1, [r7, #0]
 800dcca:	6878      	ldr	r0, [r7, #4]
 800dccc:	f000 f9c8 	bl	800e060 <USBD_CtlError>
    return;
 800dcd0:	e01b      	b.n	800dd0a <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800dcd2:	897b      	ldrh	r3, [r7, #10]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d011      	beq.n	800dcfc <USBD_GetDescriptor+0x1e0>
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	88db      	ldrh	r3, [r3, #6]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d00d      	beq.n	800dcfc <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	88da      	ldrh	r2, [r3, #6]
 800dce4:	897b      	ldrh	r3, [r7, #10]
 800dce6:	4293      	cmp	r3, r2
 800dce8:	bf28      	it	cs
 800dcea:	4613      	movcs	r3, r2
 800dcec:	b29b      	uxth	r3, r3
 800dcee:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800dcf0:	897b      	ldrh	r3, [r7, #10]
 800dcf2:	461a      	mov	r2, r3
 800dcf4:	68f9      	ldr	r1, [r7, #12]
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 fa1c 	bl	800e134 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	88db      	ldrh	r3, [r3, #6]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d102      	bne.n	800dd0a <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f000 fa55 	bl	800e1b4 <USBD_CtlSendStatus>
  }
}
 800dd0a:	3710      	adds	r7, #16
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}

0800dd10 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
 800dd18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	889b      	ldrh	r3, [r3, #4]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d130      	bne.n	800dd84 <USBD_SetAddress+0x74>
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	88db      	ldrh	r3, [r3, #6]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d12c      	bne.n	800dd84 <USBD_SetAddress+0x74>
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	885b      	ldrh	r3, [r3, #2]
 800dd2e:	2b7f      	cmp	r3, #127	; 0x7f
 800dd30:	d828      	bhi.n	800dd84 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	885b      	ldrh	r3, [r3, #2]
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dd44:	2b03      	cmp	r3, #3
 800dd46:	d104      	bne.n	800dd52 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800dd48:	6839      	ldr	r1, [r7, #0]
 800dd4a:	6878      	ldr	r0, [r7, #4]
 800dd4c:	f000 f988 	bl	800e060 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd50:	e01c      	b.n	800dd8c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	7bfa      	ldrb	r2, [r7, #15]
 800dd56:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dd5a:	7bfb      	ldrb	r3, [r7, #15]
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	f003 fca5 	bl	80116ae <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800dd64:	6878      	ldr	r0, [r7, #4]
 800dd66:	f000 fa25 	bl	800e1b4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dd6a:	7bfb      	ldrb	r3, [r7, #15]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d004      	beq.n	800dd7a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2202      	movs	r2, #2
 800dd74:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd78:	e008      	b.n	800dd8c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2201      	movs	r2, #1
 800dd7e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd82:	e003      	b.n	800dd8c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 f96a 	bl	800e060 <USBD_CtlError>
  }
}
 800dd8c:	bf00      	nop
 800dd8e:	3710      	adds	r7, #16
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
 800dd9c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	885b      	ldrh	r3, [r3, #2]
 800dda2:	b2da      	uxtb	r2, r3
 800dda4:	4b41      	ldr	r3, [pc, #260]	; (800deac <USBD_SetConfig+0x118>)
 800dda6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dda8:	4b40      	ldr	r3, [pc, #256]	; (800deac <USBD_SetConfig+0x118>)
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	d904      	bls.n	800ddba <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800ddb0:	6839      	ldr	r1, [r7, #0]
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f000 f954 	bl	800e060 <USBD_CtlError>
 800ddb8:	e075      	b.n	800dea6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ddc0:	2b02      	cmp	r3, #2
 800ddc2:	d002      	beq.n	800ddca <USBD_SetConfig+0x36>
 800ddc4:	2b03      	cmp	r3, #3
 800ddc6:	d023      	beq.n	800de10 <USBD_SetConfig+0x7c>
 800ddc8:	e062      	b.n	800de90 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800ddca:	4b38      	ldr	r3, [pc, #224]	; (800deac <USBD_SetConfig+0x118>)
 800ddcc:	781b      	ldrb	r3, [r3, #0]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d01a      	beq.n	800de08 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800ddd2:	4b36      	ldr	r3, [pc, #216]	; (800deac <USBD_SetConfig+0x118>)
 800ddd4:	781b      	ldrb	r3, [r3, #0]
 800ddd6:	461a      	mov	r2, r3
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2203      	movs	r2, #3
 800dde0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800dde4:	4b31      	ldr	r3, [pc, #196]	; (800deac <USBD_SetConfig+0x118>)
 800dde6:	781b      	ldrb	r3, [r3, #0]
 800dde8:	4619      	mov	r1, r3
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f7ff fa68 	bl	800d2c0 <USBD_SetClassConfig>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	2b02      	cmp	r3, #2
 800ddf4:	d104      	bne.n	800de00 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800ddf6:	6839      	ldr	r1, [r7, #0]
 800ddf8:	6878      	ldr	r0, [r7, #4]
 800ddfa:	f000 f931 	bl	800e060 <USBD_CtlError>
          return;
 800ddfe:	e052      	b.n	800dea6 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f000 f9d7 	bl	800e1b4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800de06:	e04e      	b.n	800dea6 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f000 f9d3 	bl	800e1b4 <USBD_CtlSendStatus>
      break;
 800de0e:	e04a      	b.n	800dea6 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800de10:	4b26      	ldr	r3, [pc, #152]	; (800deac <USBD_SetConfig+0x118>)
 800de12:	781b      	ldrb	r3, [r3, #0]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d112      	bne.n	800de3e <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2202      	movs	r2, #2
 800de1c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800de20:	4b22      	ldr	r3, [pc, #136]	; (800deac <USBD_SetConfig+0x118>)
 800de22:	781b      	ldrb	r3, [r3, #0]
 800de24:	461a      	mov	r2, r3
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800de2a:	4b20      	ldr	r3, [pc, #128]	; (800deac <USBD_SetConfig+0x118>)
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	4619      	mov	r1, r3
 800de30:	6878      	ldr	r0, [r7, #4]
 800de32:	f7ff fa64 	bl	800d2fe <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f000 f9bc 	bl	800e1b4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800de3c:	e033      	b.n	800dea6 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800de3e:	4b1b      	ldr	r3, [pc, #108]	; (800deac <USBD_SetConfig+0x118>)
 800de40:	781b      	ldrb	r3, [r3, #0]
 800de42:	461a      	mov	r2, r3
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	429a      	cmp	r2, r3
 800de4a:	d01d      	beq.n	800de88 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	685b      	ldr	r3, [r3, #4]
 800de50:	b2db      	uxtb	r3, r3
 800de52:	4619      	mov	r1, r3
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f7ff fa52 	bl	800d2fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800de5a:	4b14      	ldr	r3, [pc, #80]	; (800deac <USBD_SetConfig+0x118>)
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	461a      	mov	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800de64:	4b11      	ldr	r3, [pc, #68]	; (800deac <USBD_SetConfig+0x118>)
 800de66:	781b      	ldrb	r3, [r3, #0]
 800de68:	4619      	mov	r1, r3
 800de6a:	6878      	ldr	r0, [r7, #4]
 800de6c:	f7ff fa28 	bl	800d2c0 <USBD_SetClassConfig>
 800de70:	4603      	mov	r3, r0
 800de72:	2b02      	cmp	r3, #2
 800de74:	d104      	bne.n	800de80 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800de76:	6839      	ldr	r1, [r7, #0]
 800de78:	6878      	ldr	r0, [r7, #4]
 800de7a:	f000 f8f1 	bl	800e060 <USBD_CtlError>
          return;
 800de7e:	e012      	b.n	800dea6 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f000 f997 	bl	800e1b4 <USBD_CtlSendStatus>
      break;
 800de86:	e00e      	b.n	800dea6 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	f000 f993 	bl	800e1b4 <USBD_CtlSendStatus>
      break;
 800de8e:	e00a      	b.n	800dea6 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800de90:	6839      	ldr	r1, [r7, #0]
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	f000 f8e4 	bl	800e060 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800de98:	4b04      	ldr	r3, [pc, #16]	; (800deac <USBD_SetConfig+0x118>)
 800de9a:	781b      	ldrb	r3, [r3, #0]
 800de9c:	4619      	mov	r1, r3
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f7ff fa2d 	bl	800d2fe <USBD_ClrClassConfig>
      break;
 800dea4:	bf00      	nop
    }
  }
}
 800dea6:	3708      	adds	r7, #8
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	20000332 	.word	0x20000332

0800deb0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b082      	sub	sp, #8
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
 800deb8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	88db      	ldrh	r3, [r3, #6]
 800debe:	2b01      	cmp	r3, #1
 800dec0:	d004      	beq.n	800decc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800dec2:	6839      	ldr	r1, [r7, #0]
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 f8cb 	bl	800e060 <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800deca:	e021      	b.n	800df10 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ded2:	2b01      	cmp	r3, #1
 800ded4:	db17      	blt.n	800df06 <USBD_GetConfig+0x56>
 800ded6:	2b02      	cmp	r3, #2
 800ded8:	dd02      	ble.n	800dee0 <USBD_GetConfig+0x30>
 800deda:	2b03      	cmp	r3, #3
 800dedc:	d00b      	beq.n	800def6 <USBD_GetConfig+0x46>
 800dede:	e012      	b.n	800df06 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2200      	movs	r2, #0
 800dee4:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	3308      	adds	r3, #8
 800deea:	2201      	movs	r2, #1
 800deec:	4619      	mov	r1, r3
 800deee:	6878      	ldr	r0, [r7, #4]
 800def0:	f000 f920 	bl	800e134 <USBD_CtlSendData>
      break;
 800def4:	e00c      	b.n	800df10 <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	3304      	adds	r3, #4
 800defa:	2201      	movs	r2, #1
 800defc:	4619      	mov	r1, r3
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f000 f918 	bl	800e134 <USBD_CtlSendData>
      break;
 800df04:	e004      	b.n	800df10 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800df06:	6839      	ldr	r1, [r7, #0]
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f000 f8a9 	bl	800e060 <USBD_CtlError>
      break;
 800df0e:	bf00      	nop
}
 800df10:	bf00      	nop
 800df12:	3708      	adds	r7, #8
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}

0800df18 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b082      	sub	sp, #8
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
 800df20:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800df28:	3b01      	subs	r3, #1
 800df2a:	2b02      	cmp	r3, #2
 800df2c:	d81e      	bhi.n	800df6c <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	88db      	ldrh	r3, [r3, #6]
 800df32:	2b02      	cmp	r3, #2
 800df34:	d004      	beq.n	800df40 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800df36:	6839      	ldr	r1, [r7, #0]
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f000 f891 	bl	800e060 <USBD_CtlError>
      break;
 800df3e:	e01a      	b.n	800df76 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2201      	movs	r2, #1
 800df44:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d005      	beq.n	800df5c <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	68db      	ldr	r3, [r3, #12]
 800df54:	f043 0202 	orr.w	r2, r3, #2
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	330c      	adds	r3, #12
 800df60:	2202      	movs	r2, #2
 800df62:	4619      	mov	r1, r3
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f000 f8e5 	bl	800e134 <USBD_CtlSendData>
    break;
 800df6a:	e004      	b.n	800df76 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800df6c:	6839      	ldr	r1, [r7, #0]
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f000 f876 	bl	800e060 <USBD_CtlError>
    break;
 800df74:	bf00      	nop
  }
}
 800df76:	bf00      	nop
 800df78:	3708      	adds	r7, #8
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}

0800df7e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800df7e:	b580      	push	{r7, lr}
 800df80:	b082      	sub	sp, #8
 800df82:	af00      	add	r7, sp, #0
 800df84:	6078      	str	r0, [r7, #4]
 800df86:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	885b      	ldrh	r3, [r3, #2]
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	d106      	bne.n	800df9e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2201      	movs	r2, #1
 800df94:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f000 f90b 	bl	800e1b4 <USBD_CtlSendStatus>
  }

}
 800df9e:	bf00      	nop
 800dfa0:	3708      	adds	r7, #8
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}

0800dfa6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800dfa6:	b580      	push	{r7, lr}
 800dfa8:	b082      	sub	sp, #8
 800dfaa:	af00      	add	r7, sp, #0
 800dfac:	6078      	str	r0, [r7, #4]
 800dfae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dfb6:	3b01      	subs	r3, #1
 800dfb8:	2b02      	cmp	r3, #2
 800dfba:	d80b      	bhi.n	800dfd4 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	885b      	ldrh	r3, [r3, #2]
 800dfc0:	2b01      	cmp	r3, #1
 800dfc2:	d10c      	bne.n	800dfde <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800dfcc:	6878      	ldr	r0, [r7, #4]
 800dfce:	f000 f8f1 	bl	800e1b4 <USBD_CtlSendStatus>
    }
    break;
 800dfd2:	e004      	b.n	800dfde <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800dfd4:	6839      	ldr	r1, [r7, #0]
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f000 f842 	bl	800e060 <USBD_CtlError>
    break;
 800dfdc:	e000      	b.n	800dfe0 <USBD_ClrFeature+0x3a>
    break;
 800dfde:	bf00      	nop
  }
}
 800dfe0:	bf00      	nop
 800dfe2:	3708      	adds	r7, #8
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	bd80      	pop	{r7, pc}

0800dfe8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dfe8:	b480      	push	{r7}
 800dfea:	b083      	sub	sp, #12
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
 800dff0:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	781a      	ldrb	r2, [r3, #0]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	785a      	ldrb	r2, [r3, #1]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	3302      	adds	r3, #2
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	b29a      	uxth	r2, r3
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	3303      	adds	r3, #3
 800e00e:	781b      	ldrb	r3, [r3, #0]
 800e010:	b29b      	uxth	r3, r3
 800e012:	021b      	lsls	r3, r3, #8
 800e014:	b29b      	uxth	r3, r3
 800e016:	4413      	add	r3, r2
 800e018:	b29a      	uxth	r2, r3
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	3304      	adds	r3, #4
 800e022:	781b      	ldrb	r3, [r3, #0]
 800e024:	b29a      	uxth	r2, r3
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	3305      	adds	r3, #5
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	021b      	lsls	r3, r3, #8
 800e030:	b29b      	uxth	r3, r3
 800e032:	4413      	add	r3, r2
 800e034:	b29a      	uxth	r2, r3
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	3306      	adds	r3, #6
 800e03e:	781b      	ldrb	r3, [r3, #0]
 800e040:	b29a      	uxth	r2, r3
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	3307      	adds	r3, #7
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	b29b      	uxth	r3, r3
 800e04a:	021b      	lsls	r3, r3, #8
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	4413      	add	r3, r2
 800e050:	b29a      	uxth	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	80da      	strh	r2, [r3, #6]

}
 800e056:	bf00      	nop
 800e058:	370c      	adds	r7, #12
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bc80      	pop	{r7}
 800e05e:	4770      	bx	lr

0800e060 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b082      	sub	sp, #8
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
 800e068:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800e06a:	2180      	movs	r1, #128	; 0x80
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f003 fab4 	bl	80115da <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800e072:	2100      	movs	r1, #0
 800e074:	6878      	ldr	r0, [r7, #4]
 800e076:	f003 fab0 	bl	80115da <USBD_LL_StallEP>
}
 800e07a:	bf00      	nop
 800e07c:	3708      	adds	r7, #8
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}

0800e082 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b086      	sub	sp, #24
 800e086:	af00      	add	r7, sp, #0
 800e088:	60f8      	str	r0, [r7, #12]
 800e08a:	60b9      	str	r1, [r7, #8]
 800e08c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e08e:	2300      	movs	r3, #0
 800e090:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d032      	beq.n	800e0fe <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e098:	68f8      	ldr	r0, [r7, #12]
 800e09a:	f000 f834 	bl	800e106 <USBD_GetLen>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	b29b      	uxth	r3, r3
 800e0a4:	005b      	lsls	r3, r3, #1
 800e0a6:	b29a      	uxth	r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e0ac:	7dfb      	ldrb	r3, [r7, #23]
 800e0ae:	1c5a      	adds	r2, r3, #1
 800e0b0:	75fa      	strb	r2, [r7, #23]
 800e0b2:	461a      	mov	r2, r3
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	4413      	add	r3, r2
 800e0b8:	687a      	ldr	r2, [r7, #4]
 800e0ba:	7812      	ldrb	r2, [r2, #0]
 800e0bc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e0be:	7dfb      	ldrb	r3, [r7, #23]
 800e0c0:	1c5a      	adds	r2, r3, #1
 800e0c2:	75fa      	strb	r2, [r7, #23]
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	4413      	add	r3, r2
 800e0ca:	2203      	movs	r2, #3
 800e0cc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e0ce:	e012      	b.n	800e0f6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	1c5a      	adds	r2, r3, #1
 800e0d4:	60fa      	str	r2, [r7, #12]
 800e0d6:	7dfa      	ldrb	r2, [r7, #23]
 800e0d8:	1c51      	adds	r1, r2, #1
 800e0da:	75f9      	strb	r1, [r7, #23]
 800e0dc:	4611      	mov	r1, r2
 800e0de:	68ba      	ldr	r2, [r7, #8]
 800e0e0:	440a      	add	r2, r1
 800e0e2:	781b      	ldrb	r3, [r3, #0]
 800e0e4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e0e6:	7dfb      	ldrb	r3, [r7, #23]
 800e0e8:	1c5a      	adds	r2, r3, #1
 800e0ea:	75fa      	strb	r2, [r7, #23]
 800e0ec:	461a      	mov	r2, r3
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	4413      	add	r3, r2
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d1e8      	bne.n	800e0d0 <USBD_GetString+0x4e>
    }
  }
}
 800e0fe:	bf00      	nop
 800e100:	3718      	adds	r7, #24
 800e102:	46bd      	mov	sp, r7
 800e104:	bd80      	pop	{r7, pc}

0800e106 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e106:	b480      	push	{r7}
 800e108:	b085      	sub	sp, #20
 800e10a:	af00      	add	r7, sp, #0
 800e10c:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800e10e:	2300      	movs	r3, #0
 800e110:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800e112:	e005      	b.n	800e120 <USBD_GetLen+0x1a>
    {
        len++;
 800e114:	7bfb      	ldrb	r3, [r7, #15]
 800e116:	3301      	adds	r3, #1
 800e118:	73fb      	strb	r3, [r7, #15]
        buf++;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	3301      	adds	r3, #1
 800e11e:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	781b      	ldrb	r3, [r3, #0]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d1f5      	bne.n	800e114 <USBD_GetLen+0xe>
    }

    return len;
 800e128:	7bfb      	ldrb	r3, [r7, #15]
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3714      	adds	r7, #20
 800e12e:	46bd      	mov	sp, r7
 800e130:	bc80      	pop	{r7}
 800e132:	4770      	bx	lr

0800e134 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b084      	sub	sp, #16
 800e138:	af00      	add	r7, sp, #0
 800e13a:	60f8      	str	r0, [r7, #12]
 800e13c:	60b9      	str	r1, [r7, #8]
 800e13e:	4613      	mov	r3, r2
 800e140:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	2202      	movs	r2, #2
 800e146:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800e14a:	88fa      	ldrh	r2, [r7, #6]
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e150:	88fa      	ldrh	r2, [r7, #6]
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e156:	88fb      	ldrh	r3, [r7, #6]
 800e158:	68ba      	ldr	r2, [r7, #8]
 800e15a:	2100      	movs	r1, #0
 800e15c:	68f8      	ldr	r0, [r7, #12]
 800e15e:	f003 fac5 	bl	80116ec <USBD_LL_Transmit>

  return USBD_OK;
 800e162:	2300      	movs	r3, #0
}
 800e164:	4618      	mov	r0, r3
 800e166:	3710      	adds	r7, #16
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b084      	sub	sp, #16
 800e170:	af00      	add	r7, sp, #0
 800e172:	60f8      	str	r0, [r7, #12]
 800e174:	60b9      	str	r1, [r7, #8]
 800e176:	4613      	mov	r3, r2
 800e178:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e17a:	88fb      	ldrh	r3, [r7, #6]
 800e17c:	68ba      	ldr	r2, [r7, #8]
 800e17e:	2100      	movs	r1, #0
 800e180:	68f8      	ldr	r0, [r7, #12]
 800e182:	f003 fab3 	bl	80116ec <USBD_LL_Transmit>

  return USBD_OK;
 800e186:	2300      	movs	r3, #0
}
 800e188:	4618      	mov	r0, r3
 800e18a:	3710      	adds	r7, #16
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}

0800e190 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	60f8      	str	r0, [r7, #12]
 800e198:	60b9      	str	r1, [r7, #8]
 800e19a:	4613      	mov	r3, r2
 800e19c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e19e:	88fb      	ldrh	r3, [r7, #6]
 800e1a0:	68ba      	ldr	r2, [r7, #8]
 800e1a2:	2100      	movs	r1, #0
 800e1a4:	68f8      	ldr	r0, [r7, #12]
 800e1a6:	f003 fac4 	bl	8011732 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e1aa:	2300      	movs	r3, #0
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3710      	adds	r7, #16
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2204      	movs	r2, #4
 800e1c0:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	2200      	movs	r2, #0
 800e1c8:	2100      	movs	r1, #0
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f003 fa8e 	bl	80116ec <USBD_LL_Transmit>

  return USBD_OK;
 800e1d0:	2300      	movs	r3, #0
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3708      	adds	r7, #8
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}

0800e1da <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800e1da:	b580      	push	{r7, lr}
 800e1dc:	b082      	sub	sp, #8
 800e1de:	af00      	add	r7, sp, #0
 800e1e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2205      	movs	r2, #5
 800e1e6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	2100      	movs	r1, #0
 800e1f0:	6878      	ldr	r0, [r7, #4]
 800e1f2:	f003 fa9e 	bl	8011732 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e1f6:	2300      	movs	r3, #0
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	3708      	adds	r7, #8
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e200:	b480      	push	{r7}
 800e202:	b087      	sub	sp, #28
 800e204:	af00      	add	r7, sp, #0
 800e206:	60f8      	str	r0, [r7, #12]
 800e208:	60b9      	str	r1, [r7, #8]
 800e20a:	4613      	mov	r3, r2
 800e20c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e20e:	2301      	movs	r3, #1
 800e210:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e212:	2300      	movs	r3, #0
 800e214:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e216:	4b1e      	ldr	r3, [pc, #120]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e218:	7a5b      	ldrb	r3, [r3, #9]
 800e21a:	b2db      	uxtb	r3, r3
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d131      	bne.n	800e284 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e220:	4b1b      	ldr	r3, [pc, #108]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e222:	7a5b      	ldrb	r3, [r3, #9]
 800e224:	b2db      	uxtb	r3, r3
 800e226:	461a      	mov	r2, r3
 800e228:	4b19      	ldr	r3, [pc, #100]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e22a:	2100      	movs	r1, #0
 800e22c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e22e:	4b18      	ldr	r3, [pc, #96]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e230:	7a5b      	ldrb	r3, [r3, #9]
 800e232:	b2db      	uxtb	r3, r3
 800e234:	4a16      	ldr	r2, [pc, #88]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e236:	009b      	lsls	r3, r3, #2
 800e238:	4413      	add	r3, r2
 800e23a:	68fa      	ldr	r2, [r7, #12]
 800e23c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e23e:	4b14      	ldr	r3, [pc, #80]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e240:	7a5b      	ldrb	r3, [r3, #9]
 800e242:	b2db      	uxtb	r3, r3
 800e244:	461a      	mov	r2, r3
 800e246:	4b12      	ldr	r3, [pc, #72]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e248:	4413      	add	r3, r2
 800e24a:	79fa      	ldrb	r2, [r7, #7]
 800e24c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e24e:	4b10      	ldr	r3, [pc, #64]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e250:	7a5b      	ldrb	r3, [r3, #9]
 800e252:	b2db      	uxtb	r3, r3
 800e254:	1c5a      	adds	r2, r3, #1
 800e256:	b2d1      	uxtb	r1, r2
 800e258:	4a0d      	ldr	r2, [pc, #52]	; (800e290 <FATFS_LinkDriverEx+0x90>)
 800e25a:	7251      	strb	r1, [r2, #9]
 800e25c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e25e:	7dbb      	ldrb	r3, [r7, #22]
 800e260:	3330      	adds	r3, #48	; 0x30
 800e262:	b2da      	uxtb	r2, r3
 800e264:	68bb      	ldr	r3, [r7, #8]
 800e266:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	3301      	adds	r3, #1
 800e26c:	223a      	movs	r2, #58	; 0x3a
 800e26e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	3302      	adds	r3, #2
 800e274:	222f      	movs	r2, #47	; 0x2f
 800e276:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	3303      	adds	r3, #3
 800e27c:	2200      	movs	r2, #0
 800e27e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e280:	2300      	movs	r3, #0
 800e282:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e284:	7dfb      	ldrb	r3, [r7, #23]
}
 800e286:	4618      	mov	r0, r3
 800e288:	371c      	adds	r7, #28
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bc80      	pop	{r7}
 800e28e:	4770      	bx	lr
 800e290:	20000334 	.word	0x20000334

0800e294 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e29e:	2200      	movs	r2, #0
 800e2a0:	6839      	ldr	r1, [r7, #0]
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f7ff ffac 	bl	800e200 <FATFS_LinkDriverEx>
 800e2a8:	4603      	mov	r3, r0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3708      	adds	r7, #8
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}
	...

0800e2b4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e2b4:	b480      	push	{r7}
 800e2b6:	b085      	sub	sp, #20
 800e2b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e2ba:	f3ef 8305 	mrs	r3, IPSR
 800e2be:	60bb      	str	r3, [r7, #8]
  return(result);
 800e2c0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d10f      	bne.n	800e2e6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2c6:	f3ef 8310 	mrs	r3, PRIMASK
 800e2ca:	607b      	str	r3, [r7, #4]
  return(result);
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d109      	bne.n	800e2e6 <osKernelInitialize+0x32>
 800e2d2:	4b10      	ldr	r3, [pc, #64]	; (800e314 <osKernelInitialize+0x60>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	2b02      	cmp	r3, #2
 800e2d8:	d109      	bne.n	800e2ee <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e2da:	f3ef 8311 	mrs	r3, BASEPRI
 800e2de:	603b      	str	r3, [r7, #0]
  return(result);
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d003      	beq.n	800e2ee <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800e2e6:	f06f 0305 	mvn.w	r3, #5
 800e2ea:	60fb      	str	r3, [r7, #12]
 800e2ec:	e00c      	b.n	800e308 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e2ee:	4b09      	ldr	r3, [pc, #36]	; (800e314 <osKernelInitialize+0x60>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d105      	bne.n	800e302 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800e2f6:	4b07      	ldr	r3, [pc, #28]	; (800e314 <osKernelInitialize+0x60>)
 800e2f8:	2201      	movs	r2, #1
 800e2fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	60fb      	str	r3, [r7, #12]
 800e300:	e002      	b.n	800e308 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800e302:	f04f 33ff 	mov.w	r3, #4294967295
 800e306:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e308:	68fb      	ldr	r3, [r7, #12]
}
 800e30a:	4618      	mov	r0, r3
 800e30c:	3714      	adds	r7, #20
 800e30e:	46bd      	mov	sp, r7
 800e310:	bc80      	pop	{r7}
 800e312:	4770      	bx	lr
 800e314:	20000340 	.word	0x20000340

0800e318 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e318:	b580      	push	{r7, lr}
 800e31a:	b084      	sub	sp, #16
 800e31c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e31e:	f3ef 8305 	mrs	r3, IPSR
 800e322:	60bb      	str	r3, [r7, #8]
  return(result);
 800e324:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e326:	2b00      	cmp	r3, #0
 800e328:	d10f      	bne.n	800e34a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e32a:	f3ef 8310 	mrs	r3, PRIMASK
 800e32e:	607b      	str	r3, [r7, #4]
  return(result);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d109      	bne.n	800e34a <osKernelStart+0x32>
 800e336:	4b11      	ldr	r3, [pc, #68]	; (800e37c <osKernelStart+0x64>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	2b02      	cmp	r3, #2
 800e33c:	d109      	bne.n	800e352 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e33e:	f3ef 8311 	mrs	r3, BASEPRI
 800e342:	603b      	str	r3, [r7, #0]
  return(result);
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d003      	beq.n	800e352 <osKernelStart+0x3a>
    stat = osErrorISR;
 800e34a:	f06f 0305 	mvn.w	r3, #5
 800e34e:	60fb      	str	r3, [r7, #12]
 800e350:	e00e      	b.n	800e370 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800e352:	4b0a      	ldr	r3, [pc, #40]	; (800e37c <osKernelStart+0x64>)
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	2b01      	cmp	r3, #1
 800e358:	d107      	bne.n	800e36a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800e35a:	4b08      	ldr	r3, [pc, #32]	; (800e37c <osKernelStart+0x64>)
 800e35c:	2202      	movs	r2, #2
 800e35e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800e360:	f001 fa14 	bl	800f78c <vTaskStartScheduler>
      stat = osOK;
 800e364:	2300      	movs	r3, #0
 800e366:	60fb      	str	r3, [r7, #12]
 800e368:	e002      	b.n	800e370 <osKernelStart+0x58>
    } else {
      stat = osError;
 800e36a:	f04f 33ff 	mov.w	r3, #4294967295
 800e36e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e370:	68fb      	ldr	r3, [r7, #12]
}
 800e372:	4618      	mov	r0, r3
 800e374:	3710      	adds	r7, #16
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	20000340 	.word	0x20000340

0800e380 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e380:	b580      	push	{r7, lr}
 800e382:	b092      	sub	sp, #72	; 0x48
 800e384:	af04      	add	r7, sp, #16
 800e386:	60f8      	str	r0, [r7, #12]
 800e388:	60b9      	str	r1, [r7, #8]
 800e38a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e38c:	2300      	movs	r3, #0
 800e38e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e390:	f3ef 8305 	mrs	r3, IPSR
 800e394:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800e396:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800e398:	2b00      	cmp	r3, #0
 800e39a:	f040 8094 	bne.w	800e4c6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e39e:	f3ef 8310 	mrs	r3, PRIMASK
 800e3a2:	623b      	str	r3, [r7, #32]
  return(result);
 800e3a4:	6a3b      	ldr	r3, [r7, #32]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	f040 808d 	bne.w	800e4c6 <osThreadNew+0x146>
 800e3ac:	4b48      	ldr	r3, [pc, #288]	; (800e4d0 <osThreadNew+0x150>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	2b02      	cmp	r3, #2
 800e3b2:	d106      	bne.n	800e3c2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e3b4:	f3ef 8311 	mrs	r3, BASEPRI
 800e3b8:	61fb      	str	r3, [r7, #28]
  return(result);
 800e3ba:	69fb      	ldr	r3, [r7, #28]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	f040 8082 	bne.w	800e4c6 <osThreadNew+0x146>
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d07e      	beq.n	800e4c6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800e3c8:	2380      	movs	r3, #128	; 0x80
 800e3ca:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800e3cc:	2318      	movs	r3, #24
 800e3ce:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 800e3d4:	f107 031b 	add.w	r3, r7, #27
 800e3d8:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800e3da:	f04f 33ff 	mov.w	r3, #4294967295
 800e3de:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d045      	beq.n	800e472 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d002      	beq.n	800e3f4 <osThreadNew+0x74>
        name = attr->name;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	699b      	ldr	r3, [r3, #24]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d002      	beq.n	800e402 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	699b      	ldr	r3, [r3, #24]
 800e400:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e404:	2b00      	cmp	r3, #0
 800e406:	d008      	beq.n	800e41a <osThreadNew+0x9a>
 800e408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e40a:	2b38      	cmp	r3, #56	; 0x38
 800e40c:	d805      	bhi.n	800e41a <osThreadNew+0x9a>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	f003 0301 	and.w	r3, r3, #1
 800e416:	2b00      	cmp	r3, #0
 800e418:	d001      	beq.n	800e41e <osThreadNew+0x9e>
        return (NULL);
 800e41a:	2300      	movs	r3, #0
 800e41c:	e054      	b.n	800e4c8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	695b      	ldr	r3, [r3, #20]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d003      	beq.n	800e42e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	695b      	ldr	r3, [r3, #20]
 800e42a:	089b      	lsrs	r3, r3, #2
 800e42c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	689b      	ldr	r3, [r3, #8]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d00e      	beq.n	800e454 <osThreadNew+0xd4>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	68db      	ldr	r3, [r3, #12]
 800e43a:	2b63      	cmp	r3, #99	; 0x63
 800e43c:	d90a      	bls.n	800e454 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e442:	2b00      	cmp	r3, #0
 800e444:	d006      	beq.n	800e454 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	695b      	ldr	r3, [r3, #20]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d002      	beq.n	800e454 <osThreadNew+0xd4>
        mem = 1;
 800e44e:	2301      	movs	r3, #1
 800e450:	62bb      	str	r3, [r7, #40]	; 0x28
 800e452:	e010      	b.n	800e476 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	689b      	ldr	r3, [r3, #8]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d10c      	bne.n	800e476 <osThreadNew+0xf6>
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	68db      	ldr	r3, [r3, #12]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d108      	bne.n	800e476 <osThreadNew+0xf6>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	691b      	ldr	r3, [r3, #16]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d104      	bne.n	800e476 <osThreadNew+0xf6>
          mem = 0;
 800e46c:	2300      	movs	r3, #0
 800e46e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e470:	e001      	b.n	800e476 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800e472:	2300      	movs	r3, #0
 800e474:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800e476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e478:	2b01      	cmp	r3, #1
 800e47a:	d110      	bne.n	800e49e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800e480:	687a      	ldr	r2, [r7, #4]
 800e482:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e484:	9202      	str	r2, [sp, #8]
 800e486:	9301      	str	r3, [sp, #4]
 800e488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e48a:	9300      	str	r3, [sp, #0]
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e490:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e492:	68f8      	ldr	r0, [r7, #12]
 800e494:	f000 ffac 	bl	800f3f0 <xTaskCreateStatic>
 800e498:	4603      	mov	r3, r0
 800e49a:	617b      	str	r3, [r7, #20]
 800e49c:	e013      	b.n	800e4c6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800e49e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d110      	bne.n	800e4c6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4a6:	b29a      	uxth	r2, r3
 800e4a8:	f107 0314 	add.w	r3, r7, #20
 800e4ac:	9301      	str	r3, [sp, #4]
 800e4ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b0:	9300      	str	r3, [sp, #0]
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e4b6:	68f8      	ldr	r0, [r7, #12]
 800e4b8:	f000 fff3 	bl	800f4a2 <xTaskCreate>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	2b01      	cmp	r3, #1
 800e4c0:	d001      	beq.n	800e4c6 <osThreadNew+0x146>
          hTask = NULL;
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e4c6:	697b      	ldr	r3, [r7, #20]
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	3738      	adds	r7, #56	; 0x38
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}
 800e4d0:	20000340 	.word	0x20000340

0800e4d4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b086      	sub	sp, #24
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e4dc:	f3ef 8305 	mrs	r3, IPSR
 800e4e0:	613b      	str	r3, [r7, #16]
  return(result);
 800e4e2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d10f      	bne.n	800e508 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800e4ec:	60fb      	str	r3, [r7, #12]
  return(result);
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d109      	bne.n	800e508 <osDelay+0x34>
 800e4f4:	4b0d      	ldr	r3, [pc, #52]	; (800e52c <osDelay+0x58>)
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	2b02      	cmp	r3, #2
 800e4fa:	d109      	bne.n	800e510 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e4fc:	f3ef 8311 	mrs	r3, BASEPRI
 800e500:	60bb      	str	r3, [r7, #8]
  return(result);
 800e502:	68bb      	ldr	r3, [r7, #8]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d003      	beq.n	800e510 <osDelay+0x3c>
    stat = osErrorISR;
 800e508:	f06f 0305 	mvn.w	r3, #5
 800e50c:	617b      	str	r3, [r7, #20]
 800e50e:	e007      	b.n	800e520 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800e510:	2300      	movs	r3, #0
 800e512:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d002      	beq.n	800e520 <osDelay+0x4c>
      vTaskDelay(ticks);
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f001 f902 	bl	800f724 <vTaskDelay>
    }
  }

  return (stat);
 800e520:	697b      	ldr	r3, [r7, #20]
}
 800e522:	4618      	mov	r0, r3
 800e524:	3718      	adds	r7, #24
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	20000340 	.word	0x20000340

0800e530 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800e530:	b580      	push	{r7, lr}
 800e532:	b08a      	sub	sp, #40	; 0x28
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800e538:	2300      	movs	r3, #0
 800e53a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e53c:	f3ef 8305 	mrs	r3, IPSR
 800e540:	613b      	str	r3, [r7, #16]
  return(result);
 800e542:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800e544:	2b00      	cmp	r3, #0
 800e546:	f040 8085 	bne.w	800e654 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e54a:	f3ef 8310 	mrs	r3, PRIMASK
 800e54e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d17e      	bne.n	800e654 <osMutexNew+0x124>
 800e556:	4b42      	ldr	r3, [pc, #264]	; (800e660 <osMutexNew+0x130>)
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	2b02      	cmp	r3, #2
 800e55c:	d105      	bne.n	800e56a <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e55e:	f3ef 8311 	mrs	r3, BASEPRI
 800e562:	60bb      	str	r3, [r7, #8]
  return(result);
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d174      	bne.n	800e654 <osMutexNew+0x124>
    if (attr != NULL) {
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d003      	beq.n	800e578 <osMutexNew+0x48>
      type = attr->attr_bits;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	685b      	ldr	r3, [r3, #4]
 800e574:	623b      	str	r3, [r7, #32]
 800e576:	e001      	b.n	800e57c <osMutexNew+0x4c>
    } else {
      type = 0U;
 800e578:	2300      	movs	r3, #0
 800e57a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800e57c:	6a3b      	ldr	r3, [r7, #32]
 800e57e:	f003 0301 	and.w	r3, r3, #1
 800e582:	2b00      	cmp	r3, #0
 800e584:	d002      	beq.n	800e58c <osMutexNew+0x5c>
      rmtx = 1U;
 800e586:	2301      	movs	r3, #1
 800e588:	61fb      	str	r3, [r7, #28]
 800e58a:	e001      	b.n	800e590 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800e58c:	2300      	movs	r3, #0
 800e58e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800e590:	6a3b      	ldr	r3, [r7, #32]
 800e592:	f003 0308 	and.w	r3, r3, #8
 800e596:	2b00      	cmp	r3, #0
 800e598:	d15c      	bne.n	800e654 <osMutexNew+0x124>
      mem = -1;
 800e59a:	f04f 33ff 	mov.w	r3, #4294967295
 800e59e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d015      	beq.n	800e5d2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	689b      	ldr	r3, [r3, #8]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d006      	beq.n	800e5bc <osMutexNew+0x8c>
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	68db      	ldr	r3, [r3, #12]
 800e5b2:	2b4f      	cmp	r3, #79	; 0x4f
 800e5b4:	d902      	bls.n	800e5bc <osMutexNew+0x8c>
          mem = 1;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	61bb      	str	r3, [r7, #24]
 800e5ba:	e00c      	b.n	800e5d6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	689b      	ldr	r3, [r3, #8]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d108      	bne.n	800e5d6 <osMutexNew+0xa6>
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	68db      	ldr	r3, [r3, #12]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d104      	bne.n	800e5d6 <osMutexNew+0xa6>
            mem = 0;
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	61bb      	str	r3, [r7, #24]
 800e5d0:	e001      	b.n	800e5d6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800e5d6:	69bb      	ldr	r3, [r7, #24]
 800e5d8:	2b01      	cmp	r3, #1
 800e5da:	d112      	bne.n	800e602 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d007      	beq.n	800e5f2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	689b      	ldr	r3, [r3, #8]
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	2004      	movs	r0, #4
 800e5ea:	f000 fb0f 	bl	800ec0c <xQueueCreateMutexStatic>
 800e5ee:	6278      	str	r0, [r7, #36]	; 0x24
 800e5f0:	e016      	b.n	800e620 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	689b      	ldr	r3, [r3, #8]
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	2001      	movs	r0, #1
 800e5fa:	f000 fb07 	bl	800ec0c <xQueueCreateMutexStatic>
 800e5fe:	6278      	str	r0, [r7, #36]	; 0x24
 800e600:	e00e      	b.n	800e620 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800e602:	69bb      	ldr	r3, [r7, #24]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d10b      	bne.n	800e620 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800e608:	69fb      	ldr	r3, [r7, #28]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d004      	beq.n	800e618 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800e60e:	2004      	movs	r0, #4
 800e610:	f000 fae4 	bl	800ebdc <xQueueCreateMutex>
 800e614:	6278      	str	r0, [r7, #36]	; 0x24
 800e616:	e003      	b.n	800e620 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800e618:	2001      	movs	r0, #1
 800e61a:	f000 fadf 	bl	800ebdc <xQueueCreateMutex>
 800e61e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800e620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e622:	2b00      	cmp	r3, #0
 800e624:	d00c      	beq.n	800e640 <osMutexNew+0x110>
        if (attr != NULL) {
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d003      	beq.n	800e634 <osMutexNew+0x104>
          name = attr->name;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	617b      	str	r3, [r7, #20]
 800e632:	e001      	b.n	800e638 <osMutexNew+0x108>
        } else {
          name = NULL;
 800e634:	2300      	movs	r3, #0
 800e636:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800e638:	6979      	ldr	r1, [r7, #20]
 800e63a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e63c:	f000 fe7c 	bl	800f338 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800e640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e642:	2b00      	cmp	r3, #0
 800e644:	d006      	beq.n	800e654 <osMutexNew+0x124>
 800e646:	69fb      	ldr	r3, [r7, #28]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d003      	beq.n	800e654 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800e64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e64e:	f043 0301 	orr.w	r3, r3, #1
 800e652:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800e654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e656:	4618      	mov	r0, r3
 800e658:	3728      	adds	r7, #40	; 0x28
 800e65a:	46bd      	mov	sp, r7
 800e65c:	bd80      	pop	{r7, pc}
 800e65e:	bf00      	nop
 800e660:	20000340 	.word	0x20000340

0800e664 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e664:	b580      	push	{r7, lr}
 800e666:	b08c      	sub	sp, #48	; 0x30
 800e668:	af02      	add	r7, sp, #8
 800e66a:	60f8      	str	r0, [r7, #12]
 800e66c:	60b9      	str	r1, [r7, #8]
 800e66e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e670:	2300      	movs	r3, #0
 800e672:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e674:	f3ef 8305 	mrs	r3, IPSR
 800e678:	61bb      	str	r3, [r7, #24]
  return(result);
 800e67a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d170      	bne.n	800e762 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e680:	f3ef 8310 	mrs	r3, PRIMASK
 800e684:	617b      	str	r3, [r7, #20]
  return(result);
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d16a      	bne.n	800e762 <osMessageQueueNew+0xfe>
 800e68c:	4b37      	ldr	r3, [pc, #220]	; (800e76c <osMessageQueueNew+0x108>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	2b02      	cmp	r3, #2
 800e692:	d105      	bne.n	800e6a0 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e694:	f3ef 8311 	mrs	r3, BASEPRI
 800e698:	613b      	str	r3, [r7, #16]
  return(result);
 800e69a:	693b      	ldr	r3, [r7, #16]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d160      	bne.n	800e762 <osMessageQueueNew+0xfe>
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d05d      	beq.n	800e762 <osMessageQueueNew+0xfe>
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d05a      	beq.n	800e762 <osMessageQueueNew+0xfe>
    mem = -1;
 800e6ac:	f04f 33ff 	mov.w	r3, #4294967295
 800e6b0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d029      	beq.n	800e70c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	689b      	ldr	r3, [r3, #8]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d012      	beq.n	800e6e6 <osMessageQueueNew+0x82>
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	68db      	ldr	r3, [r3, #12]
 800e6c4:	2b4f      	cmp	r3, #79	; 0x4f
 800e6c6:	d90e      	bls.n	800e6e6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d00a      	beq.n	800e6e6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	695a      	ldr	r2, [r3, #20]
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	68b9      	ldr	r1, [r7, #8]
 800e6d8:	fb01 f303 	mul.w	r3, r1, r3
 800e6dc:	429a      	cmp	r2, r3
 800e6de:	d302      	bcc.n	800e6e6 <osMessageQueueNew+0x82>
        mem = 1;
 800e6e0:	2301      	movs	r3, #1
 800e6e2:	623b      	str	r3, [r7, #32]
 800e6e4:	e014      	b.n	800e710 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	689b      	ldr	r3, [r3, #8]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d110      	bne.n	800e710 <osMessageQueueNew+0xac>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	68db      	ldr	r3, [r3, #12]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d10c      	bne.n	800e710 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d108      	bne.n	800e710 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	695b      	ldr	r3, [r3, #20]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d104      	bne.n	800e710 <osMessageQueueNew+0xac>
          mem = 0;
 800e706:	2300      	movs	r3, #0
 800e708:	623b      	str	r3, [r7, #32]
 800e70a:	e001      	b.n	800e710 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800e70c:	2300      	movs	r3, #0
 800e70e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800e710:	6a3b      	ldr	r3, [r7, #32]
 800e712:	2b01      	cmp	r3, #1
 800e714:	d10c      	bne.n	800e730 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	691a      	ldr	r2, [r3, #16]
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	6899      	ldr	r1, [r3, #8]
 800e71e:	2300      	movs	r3, #0
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	460b      	mov	r3, r1
 800e724:	68b9      	ldr	r1, [r7, #8]
 800e726:	68f8      	ldr	r0, [r7, #12]
 800e728:	f000 f96c 	bl	800ea04 <xQueueGenericCreateStatic>
 800e72c:	6278      	str	r0, [r7, #36]	; 0x24
 800e72e:	e008      	b.n	800e742 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800e730:	6a3b      	ldr	r3, [r7, #32]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d105      	bne.n	800e742 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800e736:	2200      	movs	r2, #0
 800e738:	68b9      	ldr	r1, [r7, #8]
 800e73a:	68f8      	ldr	r0, [r7, #12]
 800e73c:	f000 f9d4 	bl	800eae8 <xQueueGenericCreate>
 800e740:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800e742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e744:	2b00      	cmp	r3, #0
 800e746:	d00c      	beq.n	800e762 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d003      	beq.n	800e756 <osMessageQueueNew+0xf2>
        name = attr->name;
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	61fb      	str	r3, [r7, #28]
 800e754:	e001      	b.n	800e75a <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800e756:	2300      	movs	r3, #0
 800e758:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800e75a:	69f9      	ldr	r1, [r7, #28]
 800e75c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e75e:	f000 fdeb 	bl	800f338 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800e762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e764:	4618      	mov	r0, r3
 800e766:	3728      	adds	r7, #40	; 0x28
 800e768:	46bd      	mov	sp, r7
 800e76a:	bd80      	pop	{r7, pc}
 800e76c:	20000340 	.word	0x20000340

0800e770 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e770:	b480      	push	{r7}
 800e772:	b085      	sub	sp, #20
 800e774:	af00      	add	r7, sp, #0
 800e776:	60f8      	str	r0, [r7, #12]
 800e778:	60b9      	str	r1, [r7, #8]
 800e77a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	4a06      	ldr	r2, [pc, #24]	; (800e798 <vApplicationGetIdleTaskMemory+0x28>)
 800e780:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	4a05      	ldr	r2, [pc, #20]	; (800e79c <vApplicationGetIdleTaskMemory+0x2c>)
 800e786:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2280      	movs	r2, #128	; 0x80
 800e78c:	601a      	str	r2, [r3, #0]
}
 800e78e:	bf00      	nop
 800e790:	3714      	adds	r7, #20
 800e792:	46bd      	mov	sp, r7
 800e794:	bc80      	pop	{r7}
 800e796:	4770      	bx	lr
 800e798:	20000344 	.word	0x20000344
 800e79c:	200003a8 	.word	0x200003a8

0800e7a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e7a0:	b480      	push	{r7}
 800e7a2:	b085      	sub	sp, #20
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	60f8      	str	r0, [r7, #12]
 800e7a8:	60b9      	str	r1, [r7, #8]
 800e7aa:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	4a07      	ldr	r2, [pc, #28]	; (800e7cc <vApplicationGetTimerTaskMemory+0x2c>)
 800e7b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e7b2:	68bb      	ldr	r3, [r7, #8]
 800e7b4:	4a06      	ldr	r2, [pc, #24]	; (800e7d0 <vApplicationGetTimerTaskMemory+0x30>)
 800e7b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e7be:	601a      	str	r2, [r3, #0]
}
 800e7c0:	bf00      	nop
 800e7c2:	3714      	adds	r7, #20
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bc80      	pop	{r7}
 800e7c8:	4770      	bx	lr
 800e7ca:	bf00      	nop
 800e7cc:	200005a8 	.word	0x200005a8
 800e7d0:	2000060c 	.word	0x2000060c

0800e7d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e7d4:	b480      	push	{r7}
 800e7d6:	b083      	sub	sp, #12
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f103 0208 	add.w	r2, r3, #8
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e7ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	f103 0208 	add.w	r2, r3, #8
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	f103 0208 	add.w	r2, r3, #8
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2200      	movs	r2, #0
 800e806:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e808:	bf00      	nop
 800e80a:	370c      	adds	r7, #12
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bc80      	pop	{r7}
 800e810:	4770      	bx	lr

0800e812 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e812:	b480      	push	{r7}
 800e814:	b083      	sub	sp, #12
 800e816:	af00      	add	r7, sp, #0
 800e818:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	2200      	movs	r2, #0
 800e81e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e820:	bf00      	nop
 800e822:	370c      	adds	r7, #12
 800e824:	46bd      	mov	sp, r7
 800e826:	bc80      	pop	{r7}
 800e828:	4770      	bx	lr

0800e82a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e82a:	b480      	push	{r7}
 800e82c:	b085      	sub	sp, #20
 800e82e:	af00      	add	r7, sp, #0
 800e830:	6078      	str	r0, [r7, #4]
 800e832:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	685b      	ldr	r3, [r3, #4]
 800e838:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	68fa      	ldr	r2, [r7, #12]
 800e83e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	689a      	ldr	r2, [r3, #8]
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	689b      	ldr	r3, [r3, #8]
 800e84c:	683a      	ldr	r2, [r7, #0]
 800e84e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	683a      	ldr	r2, [r7, #0]
 800e854:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	687a      	ldr	r2, [r7, #4]
 800e85a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	1c5a      	adds	r2, r3, #1
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	601a      	str	r2, [r3, #0]
}
 800e866:	bf00      	nop
 800e868:	3714      	adds	r7, #20
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bc80      	pop	{r7}
 800e86e:	4770      	bx	lr

0800e870 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e870:	b480      	push	{r7}
 800e872:	b085      	sub	sp, #20
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e886:	d103      	bne.n	800e890 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	691b      	ldr	r3, [r3, #16]
 800e88c:	60fb      	str	r3, [r7, #12]
 800e88e:	e00c      	b.n	800e8aa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	3308      	adds	r3, #8
 800e894:	60fb      	str	r3, [r7, #12]
 800e896:	e002      	b.n	800e89e <vListInsert+0x2e>
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	685b      	ldr	r3, [r3, #4]
 800e89c:	60fb      	str	r3, [r7, #12]
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	685b      	ldr	r3, [r3, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	68ba      	ldr	r2, [r7, #8]
 800e8a6:	429a      	cmp	r2, r3
 800e8a8:	d2f6      	bcs.n	800e898 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	685a      	ldr	r2, [r3, #4]
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	685b      	ldr	r3, [r3, #4]
 800e8b6:	683a      	ldr	r2, [r7, #0]
 800e8b8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	683a      	ldr	r2, [r7, #0]
 800e8c4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	1c5a      	adds	r2, r3, #1
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	601a      	str	r2, [r3, #0]
}
 800e8d6:	bf00      	nop
 800e8d8:	3714      	adds	r7, #20
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	bc80      	pop	{r7}
 800e8de:	4770      	bx	lr

0800e8e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b085      	sub	sp, #20
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	691b      	ldr	r3, [r3, #16]
 800e8ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	685b      	ldr	r3, [r3, #4]
 800e8f2:	687a      	ldr	r2, [r7, #4]
 800e8f4:	6892      	ldr	r2, [r2, #8]
 800e8f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	689b      	ldr	r3, [r3, #8]
 800e8fc:	687a      	ldr	r2, [r7, #4]
 800e8fe:	6852      	ldr	r2, [r2, #4]
 800e900:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	687a      	ldr	r2, [r7, #4]
 800e908:	429a      	cmp	r2, r3
 800e90a:	d103      	bne.n	800e914 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	689a      	ldr	r2, [r3, #8]
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	2200      	movs	r2, #0
 800e918:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	1e5a      	subs	r2, r3, #1
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	681b      	ldr	r3, [r3, #0]
}
 800e928:	4618      	mov	r0, r3
 800e92a:	3714      	adds	r7, #20
 800e92c:	46bd      	mov	sp, r7
 800e92e:	bc80      	pop	{r7}
 800e930:	4770      	bx	lr
	...

0800e934 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b084      	sub	sp, #16
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
 800e93c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d109      	bne.n	800e95c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e94c:	f383 8811 	msr	BASEPRI, r3
 800e950:	f3bf 8f6f 	isb	sy
 800e954:	f3bf 8f4f 	dsb	sy
 800e958:	60bb      	str	r3, [r7, #8]
 800e95a:	e7fe      	b.n	800e95a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800e95c:	f002 f844 	bl	80109e8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681a      	ldr	r2, [r3, #0]
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e968:	68f9      	ldr	r1, [r7, #12]
 800e96a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e96c:	fb01 f303 	mul.w	r3, r1, r3
 800e970:	441a      	add	r2, r3
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	2200      	movs	r2, #0
 800e97a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	681a      	ldr	r2, [r3, #0]
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e98c:	3b01      	subs	r3, #1
 800e98e:	68f9      	ldr	r1, [r7, #12]
 800e990:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e992:	fb01 f303 	mul.w	r3, r1, r3
 800e996:	441a      	add	r2, r3
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	22ff      	movs	r2, #255	; 0xff
 800e9a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	22ff      	movs	r2, #255	; 0xff
 800e9a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d114      	bne.n	800e9dc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	691b      	ldr	r3, [r3, #16]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d01a      	beq.n	800e9f0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	3310      	adds	r3, #16
 800e9be:	4618      	mov	r0, r3
 800e9c0:	f001 f986 	bl	800fcd0 <xTaskRemoveFromEventList>
 800e9c4:	4603      	mov	r3, r0
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d012      	beq.n	800e9f0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e9ca:	4b0d      	ldr	r3, [pc, #52]	; (800ea00 <xQueueGenericReset+0xcc>)
 800e9cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e9d0:	601a      	str	r2, [r3, #0]
 800e9d2:	f3bf 8f4f 	dsb	sy
 800e9d6:	f3bf 8f6f 	isb	sy
 800e9da:	e009      	b.n	800e9f0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	3310      	adds	r3, #16
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7ff fef7 	bl	800e7d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	3324      	adds	r3, #36	; 0x24
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f7ff fef2 	bl	800e7d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e9f0:	f002 f828 	bl	8010a44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e9f4:	2301      	movs	r3, #1
}
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	3710      	adds	r7, #16
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bd80      	pop	{r7, pc}
 800e9fe:	bf00      	nop
 800ea00:	e000ed04 	.word	0xe000ed04

0800ea04 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b08e      	sub	sp, #56	; 0x38
 800ea08:	af02      	add	r7, sp, #8
 800ea0a:	60f8      	str	r0, [r7, #12]
 800ea0c:	60b9      	str	r1, [r7, #8]
 800ea0e:	607a      	str	r2, [r7, #4]
 800ea10:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d109      	bne.n	800ea2c <xQueueGenericCreateStatic+0x28>
 800ea18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea1c:	f383 8811 	msr	BASEPRI, r3
 800ea20:	f3bf 8f6f 	isb	sy
 800ea24:	f3bf 8f4f 	dsb	sy
 800ea28:	62bb      	str	r3, [r7, #40]	; 0x28
 800ea2a:	e7fe      	b.n	800ea2a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d109      	bne.n	800ea46 <xQueueGenericCreateStatic+0x42>
 800ea32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea36:	f383 8811 	msr	BASEPRI, r3
 800ea3a:	f3bf 8f6f 	isb	sy
 800ea3e:	f3bf 8f4f 	dsb	sy
 800ea42:	627b      	str	r3, [r7, #36]	; 0x24
 800ea44:	e7fe      	b.n	800ea44 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d002      	beq.n	800ea52 <xQueueGenericCreateStatic+0x4e>
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d001      	beq.n	800ea56 <xQueueGenericCreateStatic+0x52>
 800ea52:	2301      	movs	r3, #1
 800ea54:	e000      	b.n	800ea58 <xQueueGenericCreateStatic+0x54>
 800ea56:	2300      	movs	r3, #0
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d109      	bne.n	800ea70 <xQueueGenericCreateStatic+0x6c>
 800ea5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea60:	f383 8811 	msr	BASEPRI, r3
 800ea64:	f3bf 8f6f 	isb	sy
 800ea68:	f3bf 8f4f 	dsb	sy
 800ea6c:	623b      	str	r3, [r7, #32]
 800ea6e:	e7fe      	b.n	800ea6e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d102      	bne.n	800ea7c <xQueueGenericCreateStatic+0x78>
 800ea76:	68bb      	ldr	r3, [r7, #8]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d101      	bne.n	800ea80 <xQueueGenericCreateStatic+0x7c>
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	e000      	b.n	800ea82 <xQueueGenericCreateStatic+0x7e>
 800ea80:	2300      	movs	r3, #0
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d109      	bne.n	800ea9a <xQueueGenericCreateStatic+0x96>
 800ea86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea8a:	f383 8811 	msr	BASEPRI, r3
 800ea8e:	f3bf 8f6f 	isb	sy
 800ea92:	f3bf 8f4f 	dsb	sy
 800ea96:	61fb      	str	r3, [r7, #28]
 800ea98:	e7fe      	b.n	800ea98 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ea9a:	2350      	movs	r3, #80	; 0x50
 800ea9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ea9e:	697b      	ldr	r3, [r7, #20]
 800eaa0:	2b50      	cmp	r3, #80	; 0x50
 800eaa2:	d009      	beq.n	800eab8 <xQueueGenericCreateStatic+0xb4>
 800eaa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaa8:	f383 8811 	msr	BASEPRI, r3
 800eaac:	f3bf 8f6f 	isb	sy
 800eab0:	f3bf 8f4f 	dsb	sy
 800eab4:	61bb      	str	r3, [r7, #24]
 800eab6:	e7fe      	b.n	800eab6 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eab8:	683b      	ldr	r3, [r7, #0]
 800eaba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800eabc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d00d      	beq.n	800eade <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800eac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eac4:	2201      	movs	r2, #1
 800eac6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eaca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800eace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ead0:	9300      	str	r3, [sp, #0]
 800ead2:	4613      	mov	r3, r2
 800ead4:	687a      	ldr	r2, [r7, #4]
 800ead6:	68b9      	ldr	r1, [r7, #8]
 800ead8:	68f8      	ldr	r0, [r7, #12]
 800eada:	f000 f842 	bl	800eb62 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800eade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3730      	adds	r7, #48	; 0x30
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b08a      	sub	sp, #40	; 0x28
 800eaec:	af02      	add	r7, sp, #8
 800eaee:	60f8      	str	r0, [r7, #12]
 800eaf0:	60b9      	str	r1, [r7, #8]
 800eaf2:	4613      	mov	r3, r2
 800eaf4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d109      	bne.n	800eb10 <xQueueGenericCreate+0x28>
 800eafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb00:	f383 8811 	msr	BASEPRI, r3
 800eb04:	f3bf 8f6f 	isb	sy
 800eb08:	f3bf 8f4f 	dsb	sy
 800eb0c:	613b      	str	r3, [r7, #16]
 800eb0e:	e7fe      	b.n	800eb0e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d102      	bne.n	800eb1c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800eb16:	2300      	movs	r3, #0
 800eb18:	61fb      	str	r3, [r7, #28]
 800eb1a:	e004      	b.n	800eb26 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	68ba      	ldr	r2, [r7, #8]
 800eb20:	fb02 f303 	mul.w	r3, r2, r3
 800eb24:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800eb26:	69fb      	ldr	r3, [r7, #28]
 800eb28:	3350      	adds	r3, #80	; 0x50
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f002 f852 	bl	8010bd4 <pvPortMalloc>
 800eb30:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800eb32:	69bb      	ldr	r3, [r7, #24]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d00f      	beq.n	800eb58 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800eb38:	69bb      	ldr	r3, [r7, #24]
 800eb3a:	3350      	adds	r3, #80	; 0x50
 800eb3c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800eb3e:	69bb      	ldr	r3, [r7, #24]
 800eb40:	2200      	movs	r2, #0
 800eb42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eb46:	79fa      	ldrb	r2, [r7, #7]
 800eb48:	69bb      	ldr	r3, [r7, #24]
 800eb4a:	9300      	str	r3, [sp, #0]
 800eb4c:	4613      	mov	r3, r2
 800eb4e:	697a      	ldr	r2, [r7, #20]
 800eb50:	68b9      	ldr	r1, [r7, #8]
 800eb52:	68f8      	ldr	r0, [r7, #12]
 800eb54:	f000 f805 	bl	800eb62 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800eb58:	69bb      	ldr	r3, [r7, #24]
	}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3720      	adds	r7, #32
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}

0800eb62 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800eb62:	b580      	push	{r7, lr}
 800eb64:	b084      	sub	sp, #16
 800eb66:	af00      	add	r7, sp, #0
 800eb68:	60f8      	str	r0, [r7, #12]
 800eb6a:	60b9      	str	r1, [r7, #8]
 800eb6c:	607a      	str	r2, [r7, #4]
 800eb6e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d103      	bne.n	800eb7e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800eb76:	69bb      	ldr	r3, [r7, #24]
 800eb78:	69ba      	ldr	r2, [r7, #24]
 800eb7a:	601a      	str	r2, [r3, #0]
 800eb7c:	e002      	b.n	800eb84 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800eb7e:	69bb      	ldr	r3, [r7, #24]
 800eb80:	687a      	ldr	r2, [r7, #4]
 800eb82:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800eb84:	69bb      	ldr	r3, [r7, #24]
 800eb86:	68fa      	ldr	r2, [r7, #12]
 800eb88:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800eb8a:	69bb      	ldr	r3, [r7, #24]
 800eb8c:	68ba      	ldr	r2, [r7, #8]
 800eb8e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800eb90:	2101      	movs	r1, #1
 800eb92:	69b8      	ldr	r0, [r7, #24]
 800eb94:	f7ff fece 	bl	800e934 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800eb98:	69bb      	ldr	r3, [r7, #24]
 800eb9a:	78fa      	ldrb	r2, [r7, #3]
 800eb9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800eba0:	bf00      	nop
 800eba2:	3710      	adds	r7, #16
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}

0800eba8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b082      	sub	sp, #8
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d00e      	beq.n	800ebd4 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	2200      	movs	r2, #0
 800ebba:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ebc8:	2300      	movs	r3, #0
 800ebca:	2200      	movs	r2, #0
 800ebcc:	2100      	movs	r1, #0
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f000 f838 	bl	800ec44 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ebd4:	bf00      	nop
 800ebd6:	3708      	adds	r7, #8
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}

0800ebdc <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b086      	sub	sp, #24
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ebe6:	2301      	movs	r3, #1
 800ebe8:	617b      	str	r3, [r7, #20]
 800ebea:	2300      	movs	r3, #0
 800ebec:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ebee:	79fb      	ldrb	r3, [r7, #7]
 800ebf0:	461a      	mov	r2, r3
 800ebf2:	6939      	ldr	r1, [r7, #16]
 800ebf4:	6978      	ldr	r0, [r7, #20]
 800ebf6:	f7ff ff77 	bl	800eae8 <xQueueGenericCreate>
 800ebfa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800ebfc:	68f8      	ldr	r0, [r7, #12]
 800ebfe:	f7ff ffd3 	bl	800eba8 <prvInitialiseMutex>

		return pxNewQueue;
 800ec02:	68fb      	ldr	r3, [r7, #12]
	}
 800ec04:	4618      	mov	r0, r3
 800ec06:	3718      	adds	r7, #24
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}

0800ec0c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b088      	sub	sp, #32
 800ec10:	af02      	add	r7, sp, #8
 800ec12:	4603      	mov	r3, r0
 800ec14:	6039      	str	r1, [r7, #0]
 800ec16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ec18:	2301      	movs	r3, #1
 800ec1a:	617b      	str	r3, [r7, #20]
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ec20:	79fb      	ldrb	r3, [r7, #7]
 800ec22:	9300      	str	r3, [sp, #0]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	2200      	movs	r2, #0
 800ec28:	6939      	ldr	r1, [r7, #16]
 800ec2a:	6978      	ldr	r0, [r7, #20]
 800ec2c:	f7ff feea 	bl	800ea04 <xQueueGenericCreateStatic>
 800ec30:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800ec32:	68f8      	ldr	r0, [r7, #12]
 800ec34:	f7ff ffb8 	bl	800eba8 <prvInitialiseMutex>

		return pxNewQueue;
 800ec38:	68fb      	ldr	r3, [r7, #12]
	}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3718      	adds	r7, #24
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
	...

0800ec44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b08e      	sub	sp, #56	; 0x38
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	60f8      	str	r0, [r7, #12]
 800ec4c:	60b9      	str	r1, [r7, #8]
 800ec4e:	607a      	str	r2, [r7, #4]
 800ec50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ec52:	2300      	movs	r3, #0
 800ec54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ec5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d109      	bne.n	800ec74 <xQueueGenericSend+0x30>
 800ec60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec64:	f383 8811 	msr	BASEPRI, r3
 800ec68:	f3bf 8f6f 	isb	sy
 800ec6c:	f3bf 8f4f 	dsb	sy
 800ec70:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec72:	e7fe      	b.n	800ec72 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ec74:	68bb      	ldr	r3, [r7, #8]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d103      	bne.n	800ec82 <xQueueGenericSend+0x3e>
 800ec7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d101      	bne.n	800ec86 <xQueueGenericSend+0x42>
 800ec82:	2301      	movs	r3, #1
 800ec84:	e000      	b.n	800ec88 <xQueueGenericSend+0x44>
 800ec86:	2300      	movs	r3, #0
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d109      	bne.n	800eca0 <xQueueGenericSend+0x5c>
 800ec8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec90:	f383 8811 	msr	BASEPRI, r3
 800ec94:	f3bf 8f6f 	isb	sy
 800ec98:	f3bf 8f4f 	dsb	sy
 800ec9c:	627b      	str	r3, [r7, #36]	; 0x24
 800ec9e:	e7fe      	b.n	800ec9e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	2b02      	cmp	r3, #2
 800eca4:	d103      	bne.n	800ecae <xQueueGenericSend+0x6a>
 800eca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ecaa:	2b01      	cmp	r3, #1
 800ecac:	d101      	bne.n	800ecb2 <xQueueGenericSend+0x6e>
 800ecae:	2301      	movs	r3, #1
 800ecb0:	e000      	b.n	800ecb4 <xQueueGenericSend+0x70>
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d109      	bne.n	800eccc <xQueueGenericSend+0x88>
 800ecb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecbc:	f383 8811 	msr	BASEPRI, r3
 800ecc0:	f3bf 8f6f 	isb	sy
 800ecc4:	f3bf 8f4f 	dsb	sy
 800ecc8:	623b      	str	r3, [r7, #32]
 800ecca:	e7fe      	b.n	800ecca <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eccc:	f001 f9ba 	bl	8010044 <xTaskGetSchedulerState>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d102      	bne.n	800ecdc <xQueueGenericSend+0x98>
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d101      	bne.n	800ece0 <xQueueGenericSend+0x9c>
 800ecdc:	2301      	movs	r3, #1
 800ecde:	e000      	b.n	800ece2 <xQueueGenericSend+0x9e>
 800ece0:	2300      	movs	r3, #0
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d109      	bne.n	800ecfa <xQueueGenericSend+0xb6>
 800ece6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecea:	f383 8811 	msr	BASEPRI, r3
 800ecee:	f3bf 8f6f 	isb	sy
 800ecf2:	f3bf 8f4f 	dsb	sy
 800ecf6:	61fb      	str	r3, [r7, #28]
 800ecf8:	e7fe      	b.n	800ecf8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ecfa:	f001 fe75 	bl	80109e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ecfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ed02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed06:	429a      	cmp	r2, r3
 800ed08:	d302      	bcc.n	800ed10 <xQueueGenericSend+0xcc>
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	2b02      	cmp	r3, #2
 800ed0e:	d129      	bne.n	800ed64 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ed10:	683a      	ldr	r2, [r7, #0]
 800ed12:	68b9      	ldr	r1, [r7, #8]
 800ed14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ed16:	f000 f9ff 	bl	800f118 <prvCopyDataToQueue>
 800ed1a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ed1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d010      	beq.n	800ed46 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ed24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed26:	3324      	adds	r3, #36	; 0x24
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f000 ffd1 	bl	800fcd0 <xTaskRemoveFromEventList>
 800ed2e:	4603      	mov	r3, r0
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d013      	beq.n	800ed5c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ed34:	4b3f      	ldr	r3, [pc, #252]	; (800ee34 <xQueueGenericSend+0x1f0>)
 800ed36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed3a:	601a      	str	r2, [r3, #0]
 800ed3c:	f3bf 8f4f 	dsb	sy
 800ed40:	f3bf 8f6f 	isb	sy
 800ed44:	e00a      	b.n	800ed5c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ed46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d007      	beq.n	800ed5c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ed4c:	4b39      	ldr	r3, [pc, #228]	; (800ee34 <xQueueGenericSend+0x1f0>)
 800ed4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed52:	601a      	str	r2, [r3, #0]
 800ed54:	f3bf 8f4f 	dsb	sy
 800ed58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ed5c:	f001 fe72 	bl	8010a44 <vPortExitCritical>
				return pdPASS;
 800ed60:	2301      	movs	r3, #1
 800ed62:	e063      	b.n	800ee2c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d103      	bne.n	800ed72 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ed6a:	f001 fe6b 	bl	8010a44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ed6e:	2300      	movs	r3, #0
 800ed70:	e05c      	b.n	800ee2c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ed72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d106      	bne.n	800ed86 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ed78:	f107 0314 	add.w	r3, r7, #20
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f001 f809 	bl	800fd94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ed82:	2301      	movs	r3, #1
 800ed84:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ed86:	f001 fe5d 	bl	8010a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ed8a:	f000 fd65 	bl	800f858 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ed8e:	f001 fe2b 	bl	80109e8 <vPortEnterCritical>
 800ed92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ed98:	b25b      	sxtb	r3, r3
 800ed9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed9e:	d103      	bne.n	800eda8 <xQueueGenericSend+0x164>
 800eda0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eda2:	2200      	movs	r2, #0
 800eda4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800edae:	b25b      	sxtb	r3, r3
 800edb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edb4:	d103      	bne.n	800edbe <xQueueGenericSend+0x17a>
 800edb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edb8:	2200      	movs	r2, #0
 800edba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800edbe:	f001 fe41 	bl	8010a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800edc2:	1d3a      	adds	r2, r7, #4
 800edc4:	f107 0314 	add.w	r3, r7, #20
 800edc8:	4611      	mov	r1, r2
 800edca:	4618      	mov	r0, r3
 800edcc:	f000 fff8 	bl	800fdc0 <xTaskCheckForTimeOut>
 800edd0:	4603      	mov	r3, r0
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d124      	bne.n	800ee20 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800edd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800edd8:	f000 fa96 	bl	800f308 <prvIsQueueFull>
 800eddc:	4603      	mov	r3, r0
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d018      	beq.n	800ee14 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ede2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ede4:	3310      	adds	r3, #16
 800ede6:	687a      	ldr	r2, [r7, #4]
 800ede8:	4611      	mov	r1, r2
 800edea:	4618      	mov	r0, r3
 800edec:	f000 ff22 	bl	800fc34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800edf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800edf2:	f000 fa21 	bl	800f238 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800edf6:	f000 fd3d 	bl	800f874 <xTaskResumeAll>
 800edfa:	4603      	mov	r3, r0
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	f47f af7c 	bne.w	800ecfa <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800ee02:	4b0c      	ldr	r3, [pc, #48]	; (800ee34 <xQueueGenericSend+0x1f0>)
 800ee04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee08:	601a      	str	r2, [r3, #0]
 800ee0a:	f3bf 8f4f 	dsb	sy
 800ee0e:	f3bf 8f6f 	isb	sy
 800ee12:	e772      	b.n	800ecfa <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ee14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ee16:	f000 fa0f 	bl	800f238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ee1a:	f000 fd2b 	bl	800f874 <xTaskResumeAll>
 800ee1e:	e76c      	b.n	800ecfa <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ee20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ee22:	f000 fa09 	bl	800f238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ee26:	f000 fd25 	bl	800f874 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ee2a:	2300      	movs	r3, #0
		}
	}
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3738      	adds	r7, #56	; 0x38
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}
 800ee34:	e000ed04 	.word	0xe000ed04

0800ee38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b08e      	sub	sp, #56	; 0x38
 800ee3c:	af00      	add	r7, sp, #0
 800ee3e:	60f8      	str	r0, [r7, #12]
 800ee40:	60b9      	str	r1, [r7, #8]
 800ee42:	607a      	str	r2, [r7, #4]
 800ee44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ee4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d109      	bne.n	800ee64 <xQueueGenericSendFromISR+0x2c>
 800ee50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee54:	f383 8811 	msr	BASEPRI, r3
 800ee58:	f3bf 8f6f 	isb	sy
 800ee5c:	f3bf 8f4f 	dsb	sy
 800ee60:	627b      	str	r3, [r7, #36]	; 0x24
 800ee62:	e7fe      	b.n	800ee62 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d103      	bne.n	800ee72 <xQueueGenericSendFromISR+0x3a>
 800ee6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d101      	bne.n	800ee76 <xQueueGenericSendFromISR+0x3e>
 800ee72:	2301      	movs	r3, #1
 800ee74:	e000      	b.n	800ee78 <xQueueGenericSendFromISR+0x40>
 800ee76:	2300      	movs	r3, #0
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d109      	bne.n	800ee90 <xQueueGenericSendFromISR+0x58>
 800ee7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee80:	f383 8811 	msr	BASEPRI, r3
 800ee84:	f3bf 8f6f 	isb	sy
 800ee88:	f3bf 8f4f 	dsb	sy
 800ee8c:	623b      	str	r3, [r7, #32]
 800ee8e:	e7fe      	b.n	800ee8e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	2b02      	cmp	r3, #2
 800ee94:	d103      	bne.n	800ee9e <xQueueGenericSendFromISR+0x66>
 800ee96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee9a:	2b01      	cmp	r3, #1
 800ee9c:	d101      	bne.n	800eea2 <xQueueGenericSendFromISR+0x6a>
 800ee9e:	2301      	movs	r3, #1
 800eea0:	e000      	b.n	800eea4 <xQueueGenericSendFromISR+0x6c>
 800eea2:	2300      	movs	r3, #0
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d109      	bne.n	800eebc <xQueueGenericSendFromISR+0x84>
 800eea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeac:	f383 8811 	msr	BASEPRI, r3
 800eeb0:	f3bf 8f6f 	isb	sy
 800eeb4:	f3bf 8f4f 	dsb	sy
 800eeb8:	61fb      	str	r3, [r7, #28]
 800eeba:	e7fe      	b.n	800eeba <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800eebc:	f001 fe4e 	bl	8010b5c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800eec0:	f3ef 8211 	mrs	r2, BASEPRI
 800eec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eec8:	f383 8811 	msr	BASEPRI, r3
 800eecc:	f3bf 8f6f 	isb	sy
 800eed0:	f3bf 8f4f 	dsb	sy
 800eed4:	61ba      	str	r2, [r7, #24]
 800eed6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800eed8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800eeda:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800eedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eede:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eee4:	429a      	cmp	r2, r3
 800eee6:	d302      	bcc.n	800eeee <xQueueGenericSendFromISR+0xb6>
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	2b02      	cmp	r3, #2
 800eeec:	d12c      	bne.n	800ef48 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800eeee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eef0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eef4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800eef8:	683a      	ldr	r2, [r7, #0]
 800eefa:	68b9      	ldr	r1, [r7, #8]
 800eefc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eefe:	f000 f90b 	bl	800f118 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ef02:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800ef06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef0a:	d112      	bne.n	800ef32 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ef0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d016      	beq.n	800ef42 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ef14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef16:	3324      	adds	r3, #36	; 0x24
 800ef18:	4618      	mov	r0, r3
 800ef1a:	f000 fed9 	bl	800fcd0 <xTaskRemoveFromEventList>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d00e      	beq.n	800ef42 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d00b      	beq.n	800ef42 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2201      	movs	r2, #1
 800ef2e:	601a      	str	r2, [r3, #0]
 800ef30:	e007      	b.n	800ef42 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ef32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ef36:	3301      	adds	r3, #1
 800ef38:	b2db      	uxtb	r3, r3
 800ef3a:	b25a      	sxtb	r2, r3
 800ef3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ef42:	2301      	movs	r3, #1
 800ef44:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800ef46:	e001      	b.n	800ef4c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	637b      	str	r3, [r7, #52]	; 0x34
 800ef4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef4e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ef50:	693b      	ldr	r3, [r7, #16]
 800ef52:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ef56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	3738      	adds	r7, #56	; 0x38
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	bd80      	pop	{r7, pc}

0800ef60 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b08c      	sub	sp, #48	; 0x30
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	60f8      	str	r0, [r7, #12]
 800ef68:	60b9      	str	r1, [r7, #8]
 800ef6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ef74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d109      	bne.n	800ef8e <xQueueReceive+0x2e>
	__asm volatile
 800ef7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef7e:	f383 8811 	msr	BASEPRI, r3
 800ef82:	f3bf 8f6f 	isb	sy
 800ef86:	f3bf 8f4f 	dsb	sy
 800ef8a:	623b      	str	r3, [r7, #32]
 800ef8c:	e7fe      	b.n	800ef8c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ef8e:	68bb      	ldr	r3, [r7, #8]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d103      	bne.n	800ef9c <xQueueReceive+0x3c>
 800ef94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d101      	bne.n	800efa0 <xQueueReceive+0x40>
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	e000      	b.n	800efa2 <xQueueReceive+0x42>
 800efa0:	2300      	movs	r3, #0
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d109      	bne.n	800efba <xQueueReceive+0x5a>
 800efa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efaa:	f383 8811 	msr	BASEPRI, r3
 800efae:	f3bf 8f6f 	isb	sy
 800efb2:	f3bf 8f4f 	dsb	sy
 800efb6:	61fb      	str	r3, [r7, #28]
 800efb8:	e7fe      	b.n	800efb8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800efba:	f001 f843 	bl	8010044 <xTaskGetSchedulerState>
 800efbe:	4603      	mov	r3, r0
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d102      	bne.n	800efca <xQueueReceive+0x6a>
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d101      	bne.n	800efce <xQueueReceive+0x6e>
 800efca:	2301      	movs	r3, #1
 800efcc:	e000      	b.n	800efd0 <xQueueReceive+0x70>
 800efce:	2300      	movs	r3, #0
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d109      	bne.n	800efe8 <xQueueReceive+0x88>
 800efd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efd8:	f383 8811 	msr	BASEPRI, r3
 800efdc:	f3bf 8f6f 	isb	sy
 800efe0:	f3bf 8f4f 	dsb	sy
 800efe4:	61bb      	str	r3, [r7, #24]
 800efe6:	e7fe      	b.n	800efe6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800efe8:	f001 fcfe 	bl	80109e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800efec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eff0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800eff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d01f      	beq.n	800f038 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800eff8:	68b9      	ldr	r1, [r7, #8]
 800effa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800effc:	f000 f8f6 	bl	800f1ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f002:	1e5a      	subs	r2, r3, #1
 800f004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f006:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f00a:	691b      	ldr	r3, [r3, #16]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d00f      	beq.n	800f030 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f012:	3310      	adds	r3, #16
 800f014:	4618      	mov	r0, r3
 800f016:	f000 fe5b 	bl	800fcd0 <xTaskRemoveFromEventList>
 800f01a:	4603      	mov	r3, r0
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d007      	beq.n	800f030 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f020:	4b3c      	ldr	r3, [pc, #240]	; (800f114 <xQueueReceive+0x1b4>)
 800f022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f026:	601a      	str	r2, [r3, #0]
 800f028:	f3bf 8f4f 	dsb	sy
 800f02c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f030:	f001 fd08 	bl	8010a44 <vPortExitCritical>
				return pdPASS;
 800f034:	2301      	movs	r3, #1
 800f036:	e069      	b.n	800f10c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d103      	bne.n	800f046 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f03e:	f001 fd01 	bl	8010a44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f042:	2300      	movs	r3, #0
 800f044:	e062      	b.n	800f10c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d106      	bne.n	800f05a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f04c:	f107 0310 	add.w	r3, r7, #16
 800f050:	4618      	mov	r0, r3
 800f052:	f000 fe9f 	bl	800fd94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f056:	2301      	movs	r3, #1
 800f058:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f05a:	f001 fcf3 	bl	8010a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f05e:	f000 fbfb 	bl	800f858 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f062:	f001 fcc1 	bl	80109e8 <vPortEnterCritical>
 800f066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f068:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f06c:	b25b      	sxtb	r3, r3
 800f06e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f072:	d103      	bne.n	800f07c <xQueueReceive+0x11c>
 800f074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f076:	2200      	movs	r2, #0
 800f078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f07e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f082:	b25b      	sxtb	r3, r3
 800f084:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f088:	d103      	bne.n	800f092 <xQueueReceive+0x132>
 800f08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f08c:	2200      	movs	r2, #0
 800f08e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f092:	f001 fcd7 	bl	8010a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f096:	1d3a      	adds	r2, r7, #4
 800f098:	f107 0310 	add.w	r3, r7, #16
 800f09c:	4611      	mov	r1, r2
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f000 fe8e 	bl	800fdc0 <xTaskCheckForTimeOut>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d123      	bne.n	800f0f2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f0aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f0ac:	f000 f916 	bl	800f2dc <prvIsQueueEmpty>
 800f0b0:	4603      	mov	r3, r0
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d017      	beq.n	800f0e6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0b8:	3324      	adds	r3, #36	; 0x24
 800f0ba:	687a      	ldr	r2, [r7, #4]
 800f0bc:	4611      	mov	r1, r2
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f000 fdb8 	bl	800fc34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f0c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f0c6:	f000 f8b7 	bl	800f238 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f0ca:	f000 fbd3 	bl	800f874 <xTaskResumeAll>
 800f0ce:	4603      	mov	r3, r0
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d189      	bne.n	800efe8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800f0d4:	4b0f      	ldr	r3, [pc, #60]	; (800f114 <xQueueReceive+0x1b4>)
 800f0d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0da:	601a      	str	r2, [r3, #0]
 800f0dc:	f3bf 8f4f 	dsb	sy
 800f0e0:	f3bf 8f6f 	isb	sy
 800f0e4:	e780      	b.n	800efe8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f0e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f0e8:	f000 f8a6 	bl	800f238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f0ec:	f000 fbc2 	bl	800f874 <xTaskResumeAll>
 800f0f0:	e77a      	b.n	800efe8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f0f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f0f4:	f000 f8a0 	bl	800f238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f0f8:	f000 fbbc 	bl	800f874 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f0fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f0fe:	f000 f8ed 	bl	800f2dc <prvIsQueueEmpty>
 800f102:	4603      	mov	r3, r0
 800f104:	2b00      	cmp	r3, #0
 800f106:	f43f af6f 	beq.w	800efe8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f10a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3730      	adds	r7, #48	; 0x30
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}
 800f114:	e000ed04 	.word	0xe000ed04

0800f118 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b086      	sub	sp, #24
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	60f8      	str	r0, [r7, #12]
 800f120:	60b9      	str	r1, [r7, #8]
 800f122:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f124:	2300      	movs	r3, #0
 800f126:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f12c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f132:	2b00      	cmp	r3, #0
 800f134:	d10d      	bne.n	800f152 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d14d      	bne.n	800f1da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	4618      	mov	r0, r3
 800f144:	f000 ff9c 	bl	8010080 <xTaskPriorityDisinherit>
 800f148:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	2200      	movs	r2, #0
 800f14e:	605a      	str	r2, [r3, #4]
 800f150:	e043      	b.n	800f1da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d119      	bne.n	800f18c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	6898      	ldr	r0, [r3, #8]
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f160:	461a      	mov	r2, r3
 800f162:	68b9      	ldr	r1, [r7, #8]
 800f164:	f002 fb82 	bl	801186c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	689a      	ldr	r2, [r3, #8]
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f170:	441a      	add	r2, r3
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	689a      	ldr	r2, [r3, #8]
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	685b      	ldr	r3, [r3, #4]
 800f17e:	429a      	cmp	r2, r3
 800f180:	d32b      	bcc.n	800f1da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681a      	ldr	r2, [r3, #0]
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	609a      	str	r2, [r3, #8]
 800f18a:	e026      	b.n	800f1da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	68d8      	ldr	r0, [r3, #12]
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f194:	461a      	mov	r2, r3
 800f196:	68b9      	ldr	r1, [r7, #8]
 800f198:	f002 fb68 	bl	801186c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	68da      	ldr	r2, [r3, #12]
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1a4:	425b      	negs	r3, r3
 800f1a6:	441a      	add	r2, r3
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	68da      	ldr	r2, [r3, #12]
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	d207      	bcs.n	800f1c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	685a      	ldr	r2, [r3, #4]
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1c0:	425b      	negs	r3, r3
 800f1c2:	441a      	add	r2, r3
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2b02      	cmp	r3, #2
 800f1cc:	d105      	bne.n	800f1da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f1ce:	693b      	ldr	r3, [r7, #16]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d002      	beq.n	800f1da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f1d4:	693b      	ldr	r3, [r7, #16]
 800f1d6:	3b01      	subs	r3, #1
 800f1d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f1da:	693b      	ldr	r3, [r7, #16]
 800f1dc:	1c5a      	adds	r2, r3, #1
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f1e2:	697b      	ldr	r3, [r7, #20]
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	3718      	adds	r7, #24
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	bd80      	pop	{r7, pc}

0800f1ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b082      	sub	sp, #8
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
 800f1f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d018      	beq.n	800f230 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	68da      	ldr	r2, [r3, #12]
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f206:	441a      	add	r2, r3
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	68da      	ldr	r2, [r3, #12]
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	685b      	ldr	r3, [r3, #4]
 800f214:	429a      	cmp	r2, r3
 800f216:	d303      	bcc.n	800f220 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681a      	ldr	r2, [r3, #0]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	68d9      	ldr	r1, [r3, #12]
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f228:	461a      	mov	r2, r3
 800f22a:	6838      	ldr	r0, [r7, #0]
 800f22c:	f002 fb1e 	bl	801186c <memcpy>
	}
}
 800f230:	bf00      	nop
 800f232:	3708      	adds	r7, #8
 800f234:	46bd      	mov	sp, r7
 800f236:	bd80      	pop	{r7, pc}

0800f238 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b084      	sub	sp, #16
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f240:	f001 fbd2 	bl	80109e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f24a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f24c:	e011      	b.n	800f272 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f252:	2b00      	cmp	r3, #0
 800f254:	d012      	beq.n	800f27c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	3324      	adds	r3, #36	; 0x24
 800f25a:	4618      	mov	r0, r3
 800f25c:	f000 fd38 	bl	800fcd0 <xTaskRemoveFromEventList>
 800f260:	4603      	mov	r3, r0
 800f262:	2b00      	cmp	r3, #0
 800f264:	d001      	beq.n	800f26a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f266:	f000 fe0b 	bl	800fe80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f26a:	7bfb      	ldrb	r3, [r7, #15]
 800f26c:	3b01      	subs	r3, #1
 800f26e:	b2db      	uxtb	r3, r3
 800f270:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f276:	2b00      	cmp	r3, #0
 800f278:	dce9      	bgt.n	800f24e <prvUnlockQueue+0x16>
 800f27a:	e000      	b.n	800f27e <prvUnlockQueue+0x46>
					break;
 800f27c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	22ff      	movs	r2, #255	; 0xff
 800f282:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f286:	f001 fbdd 	bl	8010a44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f28a:	f001 fbad 	bl	80109e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f294:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f296:	e011      	b.n	800f2bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	691b      	ldr	r3, [r3, #16]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d012      	beq.n	800f2c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	3310      	adds	r3, #16
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f000 fd13 	bl	800fcd0 <xTaskRemoveFromEventList>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d001      	beq.n	800f2b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f2b0:	f000 fde6 	bl	800fe80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f2b4:	7bbb      	ldrb	r3, [r7, #14]
 800f2b6:	3b01      	subs	r3, #1
 800f2b8:	b2db      	uxtb	r3, r3
 800f2ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f2bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	dce9      	bgt.n	800f298 <prvUnlockQueue+0x60>
 800f2c4:	e000      	b.n	800f2c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f2c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	22ff      	movs	r2, #255	; 0xff
 800f2cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f2d0:	f001 fbb8 	bl	8010a44 <vPortExitCritical>
}
 800f2d4:	bf00      	nop
 800f2d6:	3710      	adds	r7, #16
 800f2d8:	46bd      	mov	sp, r7
 800f2da:	bd80      	pop	{r7, pc}

0800f2dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	b084      	sub	sp, #16
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f2e4:	f001 fb80 	bl	80109e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d102      	bne.n	800f2f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	60fb      	str	r3, [r7, #12]
 800f2f4:	e001      	b.n	800f2fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f2fa:	f001 fba3 	bl	8010a44 <vPortExitCritical>

	return xReturn;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
}
 800f300:	4618      	mov	r0, r3
 800f302:	3710      	adds	r7, #16
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}

0800f308 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b084      	sub	sp, #16
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f310:	f001 fb6a 	bl	80109e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d102      	bne.n	800f326 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f320:	2301      	movs	r3, #1
 800f322:	60fb      	str	r3, [r7, #12]
 800f324:	e001      	b.n	800f32a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f326:	2300      	movs	r3, #0
 800f328:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f32a:	f001 fb8b 	bl	8010a44 <vPortExitCritical>

	return xReturn;
 800f32e:	68fb      	ldr	r3, [r7, #12]
}
 800f330:	4618      	mov	r0, r3
 800f332:	3710      	adds	r7, #16
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}

0800f338 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f338:	b480      	push	{r7}
 800f33a:	b085      	sub	sp, #20
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
 800f340:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f342:	2300      	movs	r3, #0
 800f344:	60fb      	str	r3, [r7, #12]
 800f346:	e014      	b.n	800f372 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f348:	4a0e      	ldr	r2, [pc, #56]	; (800f384 <vQueueAddToRegistry+0x4c>)
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d10b      	bne.n	800f36c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f354:	490b      	ldr	r1, [pc, #44]	; (800f384 <vQueueAddToRegistry+0x4c>)
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	683a      	ldr	r2, [r7, #0]
 800f35a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f35e:	4a09      	ldr	r2, [pc, #36]	; (800f384 <vQueueAddToRegistry+0x4c>)
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	00db      	lsls	r3, r3, #3
 800f364:	4413      	add	r3, r2
 800f366:	687a      	ldr	r2, [r7, #4]
 800f368:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f36a:	e005      	b.n	800f378 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	3301      	adds	r3, #1
 800f370:	60fb      	str	r3, [r7, #12]
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	2b07      	cmp	r3, #7
 800f376:	d9e7      	bls.n	800f348 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f378:	bf00      	nop
 800f37a:	3714      	adds	r7, #20
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bc80      	pop	{r7}
 800f380:	4770      	bx	lr
 800f382:	bf00      	nop
 800f384:	20004400 	.word	0x20004400

0800f388 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b086      	sub	sp, #24
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	60f8      	str	r0, [r7, #12]
 800f390:	60b9      	str	r1, [r7, #8]
 800f392:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f398:	f001 fb26 	bl	80109e8 <vPortEnterCritical>
 800f39c:	697b      	ldr	r3, [r7, #20]
 800f39e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f3a2:	b25b      	sxtb	r3, r3
 800f3a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3a8:	d103      	bne.n	800f3b2 <vQueueWaitForMessageRestricted+0x2a>
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f3b8:	b25b      	sxtb	r3, r3
 800f3ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3be:	d103      	bne.n	800f3c8 <vQueueWaitForMessageRestricted+0x40>
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f3c8:	f001 fb3c 	bl	8010a44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d106      	bne.n	800f3e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	3324      	adds	r3, #36	; 0x24
 800f3d8:	687a      	ldr	r2, [r7, #4]
 800f3da:	68b9      	ldr	r1, [r7, #8]
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f000 fc4d 	bl	800fc7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f3e2:	6978      	ldr	r0, [r7, #20]
 800f3e4:	f7ff ff28 	bl	800f238 <prvUnlockQueue>
	}
 800f3e8:	bf00      	nop
 800f3ea:	3718      	adds	r7, #24
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}

0800f3f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b08e      	sub	sp, #56	; 0x38
 800f3f4:	af04      	add	r7, sp, #16
 800f3f6:	60f8      	str	r0, [r7, #12]
 800f3f8:	60b9      	str	r1, [r7, #8]
 800f3fa:	607a      	str	r2, [r7, #4]
 800f3fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f3fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f400:	2b00      	cmp	r3, #0
 800f402:	d109      	bne.n	800f418 <xTaskCreateStatic+0x28>
 800f404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f408:	f383 8811 	msr	BASEPRI, r3
 800f40c:	f3bf 8f6f 	isb	sy
 800f410:	f3bf 8f4f 	dsb	sy
 800f414:	623b      	str	r3, [r7, #32]
 800f416:	e7fe      	b.n	800f416 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800f418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d109      	bne.n	800f432 <xTaskCreateStatic+0x42>
 800f41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f422:	f383 8811 	msr	BASEPRI, r3
 800f426:	f3bf 8f6f 	isb	sy
 800f42a:	f3bf 8f4f 	dsb	sy
 800f42e:	61fb      	str	r3, [r7, #28]
 800f430:	e7fe      	b.n	800f430 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f432:	2364      	movs	r3, #100	; 0x64
 800f434:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f436:	693b      	ldr	r3, [r7, #16]
 800f438:	2b64      	cmp	r3, #100	; 0x64
 800f43a:	d009      	beq.n	800f450 <xTaskCreateStatic+0x60>
 800f43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f440:	f383 8811 	msr	BASEPRI, r3
 800f444:	f3bf 8f6f 	isb	sy
 800f448:	f3bf 8f4f 	dsb	sy
 800f44c:	61bb      	str	r3, [r7, #24]
 800f44e:	e7fe      	b.n	800f44e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f452:	2b00      	cmp	r3, #0
 800f454:	d01e      	beq.n	800f494 <xTaskCreateStatic+0xa4>
 800f456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d01b      	beq.n	800f494 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f45c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f45e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f462:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f464:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f468:	2202      	movs	r2, #2
 800f46a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f46e:	2300      	movs	r3, #0
 800f470:	9303      	str	r3, [sp, #12]
 800f472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f474:	9302      	str	r3, [sp, #8]
 800f476:	f107 0314 	add.w	r3, r7, #20
 800f47a:	9301      	str	r3, [sp, #4]
 800f47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f47e:	9300      	str	r3, [sp, #0]
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	687a      	ldr	r2, [r7, #4]
 800f484:	68b9      	ldr	r1, [r7, #8]
 800f486:	68f8      	ldr	r0, [r7, #12]
 800f488:	f000 f850 	bl	800f52c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f48c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f48e:	f000 f8d9 	bl	800f644 <prvAddNewTaskToReadyList>
 800f492:	e001      	b.n	800f498 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800f494:	2300      	movs	r3, #0
 800f496:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f498:	697b      	ldr	r3, [r7, #20]
	}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3728      	adds	r7, #40	; 0x28
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}

0800f4a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f4a2:	b580      	push	{r7, lr}
 800f4a4:	b08c      	sub	sp, #48	; 0x30
 800f4a6:	af04      	add	r7, sp, #16
 800f4a8:	60f8      	str	r0, [r7, #12]
 800f4aa:	60b9      	str	r1, [r7, #8]
 800f4ac:	603b      	str	r3, [r7, #0]
 800f4ae:	4613      	mov	r3, r2
 800f4b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f4b2:	88fb      	ldrh	r3, [r7, #6]
 800f4b4:	009b      	lsls	r3, r3, #2
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f001 fb8c 	bl	8010bd4 <pvPortMalloc>
 800f4bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d00e      	beq.n	800f4e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800f4c4:	2064      	movs	r0, #100	; 0x64
 800f4c6:	f001 fb85 	bl	8010bd4 <pvPortMalloc>
 800f4ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f4cc:	69fb      	ldr	r3, [r7, #28]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d003      	beq.n	800f4da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f4d2:	69fb      	ldr	r3, [r7, #28]
 800f4d4:	697a      	ldr	r2, [r7, #20]
 800f4d6:	631a      	str	r2, [r3, #48]	; 0x30
 800f4d8:	e005      	b.n	800f4e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f4da:	6978      	ldr	r0, [r7, #20]
 800f4dc:	f001 fc3c 	bl	8010d58 <vPortFree>
 800f4e0:	e001      	b.n	800f4e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f4e2:	2300      	movs	r3, #0
 800f4e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f4e6:	69fb      	ldr	r3, [r7, #28]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d017      	beq.n	800f51c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f4ec:	69fb      	ldr	r3, [r7, #28]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f4f4:	88fa      	ldrh	r2, [r7, #6]
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	9303      	str	r3, [sp, #12]
 800f4fa:	69fb      	ldr	r3, [r7, #28]
 800f4fc:	9302      	str	r3, [sp, #8]
 800f4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f500:	9301      	str	r3, [sp, #4]
 800f502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f504:	9300      	str	r3, [sp, #0]
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	68b9      	ldr	r1, [r7, #8]
 800f50a:	68f8      	ldr	r0, [r7, #12]
 800f50c:	f000 f80e 	bl	800f52c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f510:	69f8      	ldr	r0, [r7, #28]
 800f512:	f000 f897 	bl	800f644 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f516:	2301      	movs	r3, #1
 800f518:	61bb      	str	r3, [r7, #24]
 800f51a:	e002      	b.n	800f522 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f51c:	f04f 33ff 	mov.w	r3, #4294967295
 800f520:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f522:	69bb      	ldr	r3, [r7, #24]
	}
 800f524:	4618      	mov	r0, r3
 800f526:	3720      	adds	r7, #32
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}

0800f52c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b088      	sub	sp, #32
 800f530:	af00      	add	r7, sp, #0
 800f532:	60f8      	str	r0, [r7, #12]
 800f534:	60b9      	str	r1, [r7, #8]
 800f536:	607a      	str	r2, [r7, #4]
 800f538:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f53c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	009b      	lsls	r3, r3, #2
 800f542:	461a      	mov	r2, r3
 800f544:	21a5      	movs	r1, #165	; 0xa5
 800f546:	f002 f99c 	bl	8011882 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800f54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f54c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f554:	3b01      	subs	r3, #1
 800f556:	009b      	lsls	r3, r3, #2
 800f558:	4413      	add	r3, r2
 800f55a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800f55c:	69bb      	ldr	r3, [r7, #24]
 800f55e:	f023 0307 	bic.w	r3, r3, #7
 800f562:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f564:	69bb      	ldr	r3, [r7, #24]
 800f566:	f003 0307 	and.w	r3, r3, #7
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d009      	beq.n	800f582 <prvInitialiseNewTask+0x56>
 800f56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f572:	f383 8811 	msr	BASEPRI, r3
 800f576:	f3bf 8f6f 	isb	sy
 800f57a:	f3bf 8f4f 	dsb	sy
 800f57e:	617b      	str	r3, [r7, #20]
 800f580:	e7fe      	b.n	800f580 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800f582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f584:	69ba      	ldr	r2, [r7, #24]
 800f586:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f588:	2300      	movs	r3, #0
 800f58a:	61fb      	str	r3, [r7, #28]
 800f58c:	e012      	b.n	800f5b4 <prvInitialiseNewTask+0x88>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f58e:	68ba      	ldr	r2, [r7, #8]
 800f590:	69fb      	ldr	r3, [r7, #28]
 800f592:	4413      	add	r3, r2
 800f594:	7819      	ldrb	r1, [r3, #0]
 800f596:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f598:	69fb      	ldr	r3, [r7, #28]
 800f59a:	4413      	add	r3, r2
 800f59c:	3334      	adds	r3, #52	; 0x34
 800f59e:	460a      	mov	r2, r1
 800f5a0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800f5a2:	68ba      	ldr	r2, [r7, #8]
 800f5a4:	69fb      	ldr	r3, [r7, #28]
 800f5a6:	4413      	add	r3, r2
 800f5a8:	781b      	ldrb	r3, [r3, #0]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d006      	beq.n	800f5bc <prvInitialiseNewTask+0x90>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f5ae:	69fb      	ldr	r3, [r7, #28]
 800f5b0:	3301      	adds	r3, #1
 800f5b2:	61fb      	str	r3, [r7, #28]
 800f5b4:	69fb      	ldr	r3, [r7, #28]
 800f5b6:	2b0f      	cmp	r3, #15
 800f5b8:	d9e9      	bls.n	800f58e <prvInitialiseNewTask+0x62>
 800f5ba:	e000      	b.n	800f5be <prvInitialiseNewTask+0x92>
		{
			break;
 800f5bc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f5c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5c8:	2b37      	cmp	r3, #55	; 0x37
 800f5ca:	d901      	bls.n	800f5d0 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f5cc:	2337      	movs	r3, #55	; 0x37
 800f5ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f5d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f5da:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800f5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5de:	2200      	movs	r2, #0
 800f5e0:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5e4:	3304      	adds	r3, #4
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7ff f913 	bl	800e812 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f5ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5ee:	3318      	adds	r3, #24
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	f7ff f90e 	bl	800e812 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f5fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f5fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f604:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f608:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f60a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800f60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f60e:	2200      	movs	r2, #0
 800f610:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f614:	2200      	movs	r2, #0
 800f616:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f61a:	2200      	movs	r2, #0
 800f61c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f620:	683a      	ldr	r2, [r7, #0]
 800f622:	68f9      	ldr	r1, [r7, #12]
 800f624:	69b8      	ldr	r0, [r7, #24]
 800f626:	f001 f8f5 	bl	8010814 <pxPortInitialiseStack>
 800f62a:	4602      	mov	r2, r0
 800f62c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f62e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800f630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f632:	2b00      	cmp	r3, #0
 800f634:	d002      	beq.n	800f63c <prvInitialiseNewTask+0x110>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f63a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f63c:	bf00      	nop
 800f63e:	3720      	adds	r7, #32
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b082      	sub	sp, #8
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f64c:	f001 f9cc 	bl	80109e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f650:	4b2d      	ldr	r3, [pc, #180]	; (800f708 <prvAddNewTaskToReadyList+0xc4>)
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	3301      	adds	r3, #1
 800f656:	4a2c      	ldr	r2, [pc, #176]	; (800f708 <prvAddNewTaskToReadyList+0xc4>)
 800f658:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f65a:	4b2c      	ldr	r3, [pc, #176]	; (800f70c <prvAddNewTaskToReadyList+0xc8>)
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d109      	bne.n	800f676 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f662:	4a2a      	ldr	r2, [pc, #168]	; (800f70c <prvAddNewTaskToReadyList+0xc8>)
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f668:	4b27      	ldr	r3, [pc, #156]	; (800f708 <prvAddNewTaskToReadyList+0xc4>)
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	2b01      	cmp	r3, #1
 800f66e:	d110      	bne.n	800f692 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f670:	f000 fc2a 	bl	800fec8 <prvInitialiseTaskLists>
 800f674:	e00d      	b.n	800f692 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f676:	4b26      	ldr	r3, [pc, #152]	; (800f710 <prvAddNewTaskToReadyList+0xcc>)
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d109      	bne.n	800f692 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f67e:	4b23      	ldr	r3, [pc, #140]	; (800f70c <prvAddNewTaskToReadyList+0xc8>)
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f688:	429a      	cmp	r2, r3
 800f68a:	d802      	bhi.n	800f692 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f68c:	4a1f      	ldr	r2, [pc, #124]	; (800f70c <prvAddNewTaskToReadyList+0xc8>)
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f692:	4b20      	ldr	r3, [pc, #128]	; (800f714 <prvAddNewTaskToReadyList+0xd0>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	3301      	adds	r3, #1
 800f698:	4a1e      	ldr	r2, [pc, #120]	; (800f714 <prvAddNewTaskToReadyList+0xd0>)
 800f69a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f69c:	4b1d      	ldr	r3, [pc, #116]	; (800f714 <prvAddNewTaskToReadyList+0xd0>)
 800f69e:	681a      	ldr	r2, [r3, #0]
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6a8:	4b1b      	ldr	r3, [pc, #108]	; (800f718 <prvAddNewTaskToReadyList+0xd4>)
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	d903      	bls.n	800f6b8 <prvAddNewTaskToReadyList+0x74>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6b4:	4a18      	ldr	r2, [pc, #96]	; (800f718 <prvAddNewTaskToReadyList+0xd4>)
 800f6b6:	6013      	str	r3, [r2, #0]
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6bc:	4613      	mov	r3, r2
 800f6be:	009b      	lsls	r3, r3, #2
 800f6c0:	4413      	add	r3, r2
 800f6c2:	009b      	lsls	r3, r3, #2
 800f6c4:	4a15      	ldr	r2, [pc, #84]	; (800f71c <prvAddNewTaskToReadyList+0xd8>)
 800f6c6:	441a      	add	r2, r3
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	3304      	adds	r3, #4
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	4610      	mov	r0, r2
 800f6d0:	f7ff f8ab 	bl	800e82a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f6d4:	f001 f9b6 	bl	8010a44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f6d8:	4b0d      	ldr	r3, [pc, #52]	; (800f710 <prvAddNewTaskToReadyList+0xcc>)
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d00e      	beq.n	800f6fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f6e0:	4b0a      	ldr	r3, [pc, #40]	; (800f70c <prvAddNewTaskToReadyList+0xc8>)
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6ea:	429a      	cmp	r2, r3
 800f6ec:	d207      	bcs.n	800f6fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f6ee:	4b0c      	ldr	r3, [pc, #48]	; (800f720 <prvAddNewTaskToReadyList+0xdc>)
 800f6f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6f4:	601a      	str	r2, [r3, #0]
 800f6f6:	f3bf 8f4f 	dsb	sy
 800f6fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f6fe:	bf00      	nop
 800f700:	3708      	adds	r7, #8
 800f702:	46bd      	mov	sp, r7
 800f704:	bd80      	pop	{r7, pc}
 800f706:	bf00      	nop
 800f708:	20000ee0 	.word	0x20000ee0
 800f70c:	20000a0c 	.word	0x20000a0c
 800f710:	20000eec 	.word	0x20000eec
 800f714:	20000efc 	.word	0x20000efc
 800f718:	20000ee8 	.word	0x20000ee8
 800f71c:	20000a10 	.word	0x20000a10
 800f720:	e000ed04 	.word	0xe000ed04

0800f724 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f72c:	2300      	movs	r3, #0
 800f72e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2b00      	cmp	r3, #0
 800f734:	d016      	beq.n	800f764 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f736:	4b13      	ldr	r3, [pc, #76]	; (800f784 <vTaskDelay+0x60>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d009      	beq.n	800f752 <vTaskDelay+0x2e>
 800f73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f742:	f383 8811 	msr	BASEPRI, r3
 800f746:	f3bf 8f6f 	isb	sy
 800f74a:	f3bf 8f4f 	dsb	sy
 800f74e:	60bb      	str	r3, [r7, #8]
 800f750:	e7fe      	b.n	800f750 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800f752:	f000 f881 	bl	800f858 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f756:	2100      	movs	r1, #0
 800f758:	6878      	ldr	r0, [r7, #4]
 800f75a:	f000 fcfd 	bl	8010158 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f75e:	f000 f889 	bl	800f874 <xTaskResumeAll>
 800f762:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d107      	bne.n	800f77a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800f76a:	4b07      	ldr	r3, [pc, #28]	; (800f788 <vTaskDelay+0x64>)
 800f76c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f770:	601a      	str	r2, [r3, #0]
 800f772:	f3bf 8f4f 	dsb	sy
 800f776:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f77a:	bf00      	nop
 800f77c:	3710      	adds	r7, #16
 800f77e:	46bd      	mov	sp, r7
 800f780:	bd80      	pop	{r7, pc}
 800f782:	bf00      	nop
 800f784:	20000f08 	.word	0x20000f08
 800f788:	e000ed04 	.word	0xe000ed04

0800f78c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b08a      	sub	sp, #40	; 0x28
 800f790:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f792:	2300      	movs	r3, #0
 800f794:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f796:	2300      	movs	r3, #0
 800f798:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f79a:	463a      	mov	r2, r7
 800f79c:	1d39      	adds	r1, r7, #4
 800f79e:	f107 0308 	add.w	r3, r7, #8
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	f7fe ffe4 	bl	800e770 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f7a8:	6839      	ldr	r1, [r7, #0]
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	68ba      	ldr	r2, [r7, #8]
 800f7ae:	9202      	str	r2, [sp, #8]
 800f7b0:	9301      	str	r3, [sp, #4]
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	9300      	str	r3, [sp, #0]
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	460a      	mov	r2, r1
 800f7ba:	4921      	ldr	r1, [pc, #132]	; (800f840 <vTaskStartScheduler+0xb4>)
 800f7bc:	4821      	ldr	r0, [pc, #132]	; (800f844 <vTaskStartScheduler+0xb8>)
 800f7be:	f7ff fe17 	bl	800f3f0 <xTaskCreateStatic>
 800f7c2:	4602      	mov	r2, r0
 800f7c4:	4b20      	ldr	r3, [pc, #128]	; (800f848 <vTaskStartScheduler+0xbc>)
 800f7c6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f7c8:	4b1f      	ldr	r3, [pc, #124]	; (800f848 <vTaskStartScheduler+0xbc>)
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d002      	beq.n	800f7d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f7d0:	2301      	movs	r3, #1
 800f7d2:	617b      	str	r3, [r7, #20]
 800f7d4:	e001      	b.n	800f7da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f7da:	697b      	ldr	r3, [r7, #20]
 800f7dc:	2b01      	cmp	r3, #1
 800f7de:	d102      	bne.n	800f7e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f7e0:	f000 fd0e 	bl	8010200 <xTimerCreateTimerTask>
 800f7e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	2b01      	cmp	r3, #1
 800f7ea:	d117      	bne.n	800f81c <vTaskStartScheduler+0x90>
 800f7ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7f0:	f383 8811 	msr	BASEPRI, r3
 800f7f4:	f3bf 8f6f 	isb	sy
 800f7f8:	f3bf 8f4f 	dsb	sy
 800f7fc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f7fe:	4b13      	ldr	r3, [pc, #76]	; (800f84c <vTaskStartScheduler+0xc0>)
 800f800:	f04f 32ff 	mov.w	r2, #4294967295
 800f804:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f806:	4b12      	ldr	r3, [pc, #72]	; (800f850 <vTaskStartScheduler+0xc4>)
 800f808:	2201      	movs	r2, #1
 800f80a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800f80c:	4b11      	ldr	r3, [pc, #68]	; (800f854 <vTaskStartScheduler+0xc8>)
 800f80e:	2200      	movs	r2, #0
 800f810:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800f812:	f7f2 f8c3 	bl	800199c <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f816:	f001 f877 	bl	8010908 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f81a:	e00d      	b.n	800f838 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f822:	d109      	bne.n	800f838 <vTaskStartScheduler+0xac>
 800f824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f828:	f383 8811 	msr	BASEPRI, r3
 800f82c:	f3bf 8f6f 	isb	sy
 800f830:	f3bf 8f4f 	dsb	sy
 800f834:	60fb      	str	r3, [r7, #12]
 800f836:	e7fe      	b.n	800f836 <vTaskStartScheduler+0xaa>
}
 800f838:	bf00      	nop
 800f83a:	3718      	adds	r7, #24
 800f83c:	46bd      	mov	sp, r7
 800f83e:	bd80      	pop	{r7, pc}
 800f840:	08015e94 	.word	0x08015e94
 800f844:	0800fe99 	.word	0x0800fe99
 800f848:	20000f04 	.word	0x20000f04
 800f84c:	20000f00 	.word	0x20000f00
 800f850:	20000eec 	.word	0x20000eec
 800f854:	20000ee4 	.word	0x20000ee4

0800f858 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f858:	b480      	push	{r7}
 800f85a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800f85c:	4b04      	ldr	r3, [pc, #16]	; (800f870 <vTaskSuspendAll+0x18>)
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	3301      	adds	r3, #1
 800f862:	4a03      	ldr	r2, [pc, #12]	; (800f870 <vTaskSuspendAll+0x18>)
 800f864:	6013      	str	r3, [r2, #0]
}
 800f866:	bf00      	nop
 800f868:	46bd      	mov	sp, r7
 800f86a:	bc80      	pop	{r7}
 800f86c:	4770      	bx	lr
 800f86e:	bf00      	nop
 800f870:	20000f08 	.word	0x20000f08

0800f874 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f87a:	2300      	movs	r3, #0
 800f87c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f87e:	2300      	movs	r3, #0
 800f880:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f882:	4b41      	ldr	r3, [pc, #260]	; (800f988 <xTaskResumeAll+0x114>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d109      	bne.n	800f89e <xTaskResumeAll+0x2a>
 800f88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f88e:	f383 8811 	msr	BASEPRI, r3
 800f892:	f3bf 8f6f 	isb	sy
 800f896:	f3bf 8f4f 	dsb	sy
 800f89a:	603b      	str	r3, [r7, #0]
 800f89c:	e7fe      	b.n	800f89c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f89e:	f001 f8a3 	bl	80109e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f8a2:	4b39      	ldr	r3, [pc, #228]	; (800f988 <xTaskResumeAll+0x114>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	3b01      	subs	r3, #1
 800f8a8:	4a37      	ldr	r2, [pc, #220]	; (800f988 <xTaskResumeAll+0x114>)
 800f8aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f8ac:	4b36      	ldr	r3, [pc, #216]	; (800f988 <xTaskResumeAll+0x114>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d162      	bne.n	800f97a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f8b4:	4b35      	ldr	r3, [pc, #212]	; (800f98c <xTaskResumeAll+0x118>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d05e      	beq.n	800f97a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f8bc:	e02f      	b.n	800f91e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800f8be:	4b34      	ldr	r3, [pc, #208]	; (800f990 <xTaskResumeAll+0x11c>)
 800f8c0:	68db      	ldr	r3, [r3, #12]
 800f8c2:	68db      	ldr	r3, [r3, #12]
 800f8c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	3318      	adds	r3, #24
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	f7ff f808 	bl	800e8e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	3304      	adds	r3, #4
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	f7ff f803 	bl	800e8e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8de:	4b2d      	ldr	r3, [pc, #180]	; (800f994 <xTaskResumeAll+0x120>)
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	429a      	cmp	r2, r3
 800f8e4:	d903      	bls.n	800f8ee <xTaskResumeAll+0x7a>
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8ea:	4a2a      	ldr	r2, [pc, #168]	; (800f994 <xTaskResumeAll+0x120>)
 800f8ec:	6013      	str	r3, [r2, #0]
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8f2:	4613      	mov	r3, r2
 800f8f4:	009b      	lsls	r3, r3, #2
 800f8f6:	4413      	add	r3, r2
 800f8f8:	009b      	lsls	r3, r3, #2
 800f8fa:	4a27      	ldr	r2, [pc, #156]	; (800f998 <xTaskResumeAll+0x124>)
 800f8fc:	441a      	add	r2, r3
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	3304      	adds	r3, #4
 800f902:	4619      	mov	r1, r3
 800f904:	4610      	mov	r0, r2
 800f906:	f7fe ff90 	bl	800e82a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f90e:	4b23      	ldr	r3, [pc, #140]	; (800f99c <xTaskResumeAll+0x128>)
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f914:	429a      	cmp	r2, r3
 800f916:	d302      	bcc.n	800f91e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800f918:	4b21      	ldr	r3, [pc, #132]	; (800f9a0 <xTaskResumeAll+0x12c>)
 800f91a:	2201      	movs	r2, #1
 800f91c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f91e:	4b1c      	ldr	r3, [pc, #112]	; (800f990 <xTaskResumeAll+0x11c>)
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d1cb      	bne.n	800f8be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d001      	beq.n	800f930 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f92c:	f000 fb66 	bl	800fffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800f930:	4b1c      	ldr	r3, [pc, #112]	; (800f9a4 <xTaskResumeAll+0x130>)
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d010      	beq.n	800f95e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f93c:	f000 f844 	bl	800f9c8 <xTaskIncrementTick>
 800f940:	4603      	mov	r3, r0
 800f942:	2b00      	cmp	r3, #0
 800f944:	d002      	beq.n	800f94c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800f946:	4b16      	ldr	r3, [pc, #88]	; (800f9a0 <xTaskResumeAll+0x12c>)
 800f948:	2201      	movs	r2, #1
 800f94a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	3b01      	subs	r3, #1
 800f950:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d1f1      	bne.n	800f93c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800f958:	4b12      	ldr	r3, [pc, #72]	; (800f9a4 <xTaskResumeAll+0x130>)
 800f95a:	2200      	movs	r2, #0
 800f95c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f95e:	4b10      	ldr	r3, [pc, #64]	; (800f9a0 <xTaskResumeAll+0x12c>)
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d009      	beq.n	800f97a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f966:	2301      	movs	r3, #1
 800f968:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f96a:	4b0f      	ldr	r3, [pc, #60]	; (800f9a8 <xTaskResumeAll+0x134>)
 800f96c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f970:	601a      	str	r2, [r3, #0]
 800f972:	f3bf 8f4f 	dsb	sy
 800f976:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f97a:	f001 f863 	bl	8010a44 <vPortExitCritical>

	return xAlreadyYielded;
 800f97e:	68bb      	ldr	r3, [r7, #8]
}
 800f980:	4618      	mov	r0, r3
 800f982:	3710      	adds	r7, #16
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}
 800f988:	20000f08 	.word	0x20000f08
 800f98c:	20000ee0 	.word	0x20000ee0
 800f990:	20000ea0 	.word	0x20000ea0
 800f994:	20000ee8 	.word	0x20000ee8
 800f998:	20000a10 	.word	0x20000a10
 800f99c:	20000a0c 	.word	0x20000a0c
 800f9a0:	20000ef4 	.word	0x20000ef4
 800f9a4:	20000ef0 	.word	0x20000ef0
 800f9a8:	e000ed04 	.word	0xe000ed04

0800f9ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b083      	sub	sp, #12
 800f9b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f9b2:	4b04      	ldr	r3, [pc, #16]	; (800f9c4 <xTaskGetTickCount+0x18>)
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f9b8:	687b      	ldr	r3, [r7, #4]
}
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	370c      	adds	r7, #12
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	bc80      	pop	{r7}
 800f9c2:	4770      	bx	lr
 800f9c4:	20000ee4 	.word	0x20000ee4

0800f9c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b086      	sub	sp, #24
 800f9cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f9d2:	4b51      	ldr	r3, [pc, #324]	; (800fb18 <xTaskIncrementTick+0x150>)
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	f040 808d 	bne.w	800faf6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f9dc:	4b4f      	ldr	r3, [pc, #316]	; (800fb1c <xTaskIncrementTick+0x154>)
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	3301      	adds	r3, #1
 800f9e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f9e4:	4a4d      	ldr	r2, [pc, #308]	; (800fb1c <xTaskIncrementTick+0x154>)
 800f9e6:	693b      	ldr	r3, [r7, #16]
 800f9e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f9ea:	693b      	ldr	r3, [r7, #16]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d11f      	bne.n	800fa30 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800f9f0:	4b4b      	ldr	r3, [pc, #300]	; (800fb20 <xTaskIncrementTick+0x158>)
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d009      	beq.n	800fa0e <xTaskIncrementTick+0x46>
 800f9fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9fe:	f383 8811 	msr	BASEPRI, r3
 800fa02:	f3bf 8f6f 	isb	sy
 800fa06:	f3bf 8f4f 	dsb	sy
 800fa0a:	603b      	str	r3, [r7, #0]
 800fa0c:	e7fe      	b.n	800fa0c <xTaskIncrementTick+0x44>
 800fa0e:	4b44      	ldr	r3, [pc, #272]	; (800fb20 <xTaskIncrementTick+0x158>)
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	60fb      	str	r3, [r7, #12]
 800fa14:	4b43      	ldr	r3, [pc, #268]	; (800fb24 <xTaskIncrementTick+0x15c>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	4a41      	ldr	r2, [pc, #260]	; (800fb20 <xTaskIncrementTick+0x158>)
 800fa1a:	6013      	str	r3, [r2, #0]
 800fa1c:	4a41      	ldr	r2, [pc, #260]	; (800fb24 <xTaskIncrementTick+0x15c>)
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	6013      	str	r3, [r2, #0]
 800fa22:	4b41      	ldr	r3, [pc, #260]	; (800fb28 <xTaskIncrementTick+0x160>)
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	3301      	adds	r3, #1
 800fa28:	4a3f      	ldr	r2, [pc, #252]	; (800fb28 <xTaskIncrementTick+0x160>)
 800fa2a:	6013      	str	r3, [r2, #0]
 800fa2c:	f000 fae6 	bl	800fffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fa30:	4b3e      	ldr	r3, [pc, #248]	; (800fb2c <xTaskIncrementTick+0x164>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	693a      	ldr	r2, [r7, #16]
 800fa36:	429a      	cmp	r2, r3
 800fa38:	d34e      	bcc.n	800fad8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fa3a:	4b39      	ldr	r3, [pc, #228]	; (800fb20 <xTaskIncrementTick+0x158>)
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d101      	bne.n	800fa48 <xTaskIncrementTick+0x80>
 800fa44:	2301      	movs	r3, #1
 800fa46:	e000      	b.n	800fa4a <xTaskIncrementTick+0x82>
 800fa48:	2300      	movs	r3, #0
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d004      	beq.n	800fa58 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa4e:	4b37      	ldr	r3, [pc, #220]	; (800fb2c <xTaskIncrementTick+0x164>)
 800fa50:	f04f 32ff 	mov.w	r2, #4294967295
 800fa54:	601a      	str	r2, [r3, #0]
					break;
 800fa56:	e03f      	b.n	800fad8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800fa58:	4b31      	ldr	r3, [pc, #196]	; (800fb20 <xTaskIncrementTick+0x158>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	68db      	ldr	r3, [r3, #12]
 800fa5e:	68db      	ldr	r3, [r3, #12]
 800fa60:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fa62:	68bb      	ldr	r3, [r7, #8]
 800fa64:	685b      	ldr	r3, [r3, #4]
 800fa66:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fa68:	693a      	ldr	r2, [r7, #16]
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	429a      	cmp	r2, r3
 800fa6e:	d203      	bcs.n	800fa78 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fa70:	4a2e      	ldr	r2, [pc, #184]	; (800fb2c <xTaskIncrementTick+0x164>)
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	6013      	str	r3, [r2, #0]
						break;
 800fa76:	e02f      	b.n	800fad8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	3304      	adds	r3, #4
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f7fe ff2f 	bl	800e8e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fa82:	68bb      	ldr	r3, [r7, #8]
 800fa84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d004      	beq.n	800fa94 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	3318      	adds	r3, #24
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f7fe ff26 	bl	800e8e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa98:	4b25      	ldr	r3, [pc, #148]	; (800fb30 <xTaskIncrementTick+0x168>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	429a      	cmp	r2, r3
 800fa9e:	d903      	bls.n	800faa8 <xTaskIncrementTick+0xe0>
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800faa4:	4a22      	ldr	r2, [pc, #136]	; (800fb30 <xTaskIncrementTick+0x168>)
 800faa6:	6013      	str	r3, [r2, #0]
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800faac:	4613      	mov	r3, r2
 800faae:	009b      	lsls	r3, r3, #2
 800fab0:	4413      	add	r3, r2
 800fab2:	009b      	lsls	r3, r3, #2
 800fab4:	4a1f      	ldr	r2, [pc, #124]	; (800fb34 <xTaskIncrementTick+0x16c>)
 800fab6:	441a      	add	r2, r3
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	3304      	adds	r3, #4
 800fabc:	4619      	mov	r1, r3
 800fabe:	4610      	mov	r0, r2
 800fac0:	f7fe feb3 	bl	800e82a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fac8:	4b1b      	ldr	r3, [pc, #108]	; (800fb38 <xTaskIncrementTick+0x170>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800face:	429a      	cmp	r2, r3
 800fad0:	d3b3      	bcc.n	800fa3a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800fad2:	2301      	movs	r3, #1
 800fad4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fad6:	e7b0      	b.n	800fa3a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fad8:	4b17      	ldr	r3, [pc, #92]	; (800fb38 <xTaskIncrementTick+0x170>)
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fade:	4915      	ldr	r1, [pc, #84]	; (800fb34 <xTaskIncrementTick+0x16c>)
 800fae0:	4613      	mov	r3, r2
 800fae2:	009b      	lsls	r3, r3, #2
 800fae4:	4413      	add	r3, r2
 800fae6:	009b      	lsls	r3, r3, #2
 800fae8:	440b      	add	r3, r1
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	2b01      	cmp	r3, #1
 800faee:	d907      	bls.n	800fb00 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800faf0:	2301      	movs	r3, #1
 800faf2:	617b      	str	r3, [r7, #20]
 800faf4:	e004      	b.n	800fb00 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800faf6:	4b11      	ldr	r3, [pc, #68]	; (800fb3c <xTaskIncrementTick+0x174>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	3301      	adds	r3, #1
 800fafc:	4a0f      	ldr	r2, [pc, #60]	; (800fb3c <xTaskIncrementTick+0x174>)
 800fafe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800fb00:	4b0f      	ldr	r3, [pc, #60]	; (800fb40 <xTaskIncrementTick+0x178>)
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d001      	beq.n	800fb0c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800fb08:	2301      	movs	r3, #1
 800fb0a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800fb0c:	697b      	ldr	r3, [r7, #20]
}
 800fb0e:	4618      	mov	r0, r3
 800fb10:	3718      	adds	r7, #24
 800fb12:	46bd      	mov	sp, r7
 800fb14:	bd80      	pop	{r7, pc}
 800fb16:	bf00      	nop
 800fb18:	20000f08 	.word	0x20000f08
 800fb1c:	20000ee4 	.word	0x20000ee4
 800fb20:	20000e98 	.word	0x20000e98
 800fb24:	20000e9c 	.word	0x20000e9c
 800fb28:	20000ef8 	.word	0x20000ef8
 800fb2c:	20000f00 	.word	0x20000f00
 800fb30:	20000ee8 	.word	0x20000ee8
 800fb34:	20000a10 	.word	0x20000a10
 800fb38:	20000a0c 	.word	0x20000a0c
 800fb3c:	20000ef0 	.word	0x20000ef0
 800fb40:	20000ef4 	.word	0x20000ef4

0800fb44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b084      	sub	sp, #16
 800fb48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fb4a:	4b33      	ldr	r3, [pc, #204]	; (800fc18 <vTaskSwitchContext+0xd4>)
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d003      	beq.n	800fb5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fb52:	4b32      	ldr	r3, [pc, #200]	; (800fc1c <vTaskSwitchContext+0xd8>)
 800fb54:	2201      	movs	r2, #1
 800fb56:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fb58:	e059      	b.n	800fc0e <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 800fb5a:	4b30      	ldr	r3, [pc, #192]	; (800fc1c <vTaskSwitchContext+0xd8>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800fb60:	f7f1 ff26 	bl	80019b0 <getRunTimeCounterValue>
 800fb64:	4602      	mov	r2, r0
 800fb66:	4b2e      	ldr	r3, [pc, #184]	; (800fc20 <vTaskSwitchContext+0xdc>)
 800fb68:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800fb6a:	4b2d      	ldr	r3, [pc, #180]	; (800fc20 <vTaskSwitchContext+0xdc>)
 800fb6c:	681a      	ldr	r2, [r3, #0]
 800fb6e:	4b2d      	ldr	r3, [pc, #180]	; (800fc24 <vTaskSwitchContext+0xe0>)
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	429a      	cmp	r2, r3
 800fb74:	d909      	bls.n	800fb8a <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800fb76:	4b2c      	ldr	r3, [pc, #176]	; (800fc28 <vTaskSwitchContext+0xe4>)
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800fb7c:	4a28      	ldr	r2, [pc, #160]	; (800fc20 <vTaskSwitchContext+0xdc>)
 800fb7e:	6810      	ldr	r0, [r2, #0]
 800fb80:	4a28      	ldr	r2, [pc, #160]	; (800fc24 <vTaskSwitchContext+0xe0>)
 800fb82:	6812      	ldr	r2, [r2, #0]
 800fb84:	1a82      	subs	r2, r0, r2
 800fb86:	440a      	add	r2, r1
 800fb88:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 800fb8a:	4b25      	ldr	r3, [pc, #148]	; (800fc20 <vTaskSwitchContext+0xdc>)
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a25      	ldr	r2, [pc, #148]	; (800fc24 <vTaskSwitchContext+0xe0>)
 800fb90:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800fb92:	4b26      	ldr	r3, [pc, #152]	; (800fc2c <vTaskSwitchContext+0xe8>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	60fb      	str	r3, [r7, #12]
 800fb98:	e00f      	b.n	800fbba <vTaskSwitchContext+0x76>
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d109      	bne.n	800fbb4 <vTaskSwitchContext+0x70>
 800fba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba4:	f383 8811 	msr	BASEPRI, r3
 800fba8:	f3bf 8f6f 	isb	sy
 800fbac:	f3bf 8f4f 	dsb	sy
 800fbb0:	607b      	str	r3, [r7, #4]
 800fbb2:	e7fe      	b.n	800fbb2 <vTaskSwitchContext+0x6e>
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	3b01      	subs	r3, #1
 800fbb8:	60fb      	str	r3, [r7, #12]
 800fbba:	491d      	ldr	r1, [pc, #116]	; (800fc30 <vTaskSwitchContext+0xec>)
 800fbbc:	68fa      	ldr	r2, [r7, #12]
 800fbbe:	4613      	mov	r3, r2
 800fbc0:	009b      	lsls	r3, r3, #2
 800fbc2:	4413      	add	r3, r2
 800fbc4:	009b      	lsls	r3, r3, #2
 800fbc6:	440b      	add	r3, r1
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d0e5      	beq.n	800fb9a <vTaskSwitchContext+0x56>
 800fbce:	68fa      	ldr	r2, [r7, #12]
 800fbd0:	4613      	mov	r3, r2
 800fbd2:	009b      	lsls	r3, r3, #2
 800fbd4:	4413      	add	r3, r2
 800fbd6:	009b      	lsls	r3, r3, #2
 800fbd8:	4a15      	ldr	r2, [pc, #84]	; (800fc30 <vTaskSwitchContext+0xec>)
 800fbda:	4413      	add	r3, r2
 800fbdc:	60bb      	str	r3, [r7, #8]
 800fbde:	68bb      	ldr	r3, [r7, #8]
 800fbe0:	685b      	ldr	r3, [r3, #4]
 800fbe2:	685a      	ldr	r2, [r3, #4]
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	605a      	str	r2, [r3, #4]
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	685a      	ldr	r2, [r3, #4]
 800fbec:	68bb      	ldr	r3, [r7, #8]
 800fbee:	3308      	adds	r3, #8
 800fbf0:	429a      	cmp	r2, r3
 800fbf2:	d104      	bne.n	800fbfe <vTaskSwitchContext+0xba>
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	685b      	ldr	r3, [r3, #4]
 800fbf8:	685a      	ldr	r2, [r3, #4]
 800fbfa:	68bb      	ldr	r3, [r7, #8]
 800fbfc:	605a      	str	r2, [r3, #4]
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	685b      	ldr	r3, [r3, #4]
 800fc02:	68db      	ldr	r3, [r3, #12]
 800fc04:	4a08      	ldr	r2, [pc, #32]	; (800fc28 <vTaskSwitchContext+0xe4>)
 800fc06:	6013      	str	r3, [r2, #0]
 800fc08:	4a08      	ldr	r2, [pc, #32]	; (800fc2c <vTaskSwitchContext+0xe8>)
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	6013      	str	r3, [r2, #0]
}
 800fc0e:	bf00      	nop
 800fc10:	3710      	adds	r7, #16
 800fc12:	46bd      	mov	sp, r7
 800fc14:	bd80      	pop	{r7, pc}
 800fc16:	bf00      	nop
 800fc18:	20000f08 	.word	0x20000f08
 800fc1c:	20000ef4 	.word	0x20000ef4
 800fc20:	20000f10 	.word	0x20000f10
 800fc24:	20000f0c 	.word	0x20000f0c
 800fc28:	20000a0c 	.word	0x20000a0c
 800fc2c:	20000ee8 	.word	0x20000ee8
 800fc30:	20000a10 	.word	0x20000a10

0800fc34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b084      	sub	sp, #16
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
 800fc3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d109      	bne.n	800fc58 <vTaskPlaceOnEventList+0x24>
 800fc44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc48:	f383 8811 	msr	BASEPRI, r3
 800fc4c:	f3bf 8f6f 	isb	sy
 800fc50:	f3bf 8f4f 	dsb	sy
 800fc54:	60fb      	str	r3, [r7, #12]
 800fc56:	e7fe      	b.n	800fc56 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fc58:	4b07      	ldr	r3, [pc, #28]	; (800fc78 <vTaskPlaceOnEventList+0x44>)
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	3318      	adds	r3, #24
 800fc5e:	4619      	mov	r1, r3
 800fc60:	6878      	ldr	r0, [r7, #4]
 800fc62:	f7fe fe05 	bl	800e870 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fc66:	2101      	movs	r1, #1
 800fc68:	6838      	ldr	r0, [r7, #0]
 800fc6a:	f000 fa75 	bl	8010158 <prvAddCurrentTaskToDelayedList>
}
 800fc6e:	bf00      	nop
 800fc70:	3710      	adds	r7, #16
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bd80      	pop	{r7, pc}
 800fc76:	bf00      	nop
 800fc78:	20000a0c 	.word	0x20000a0c

0800fc7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b086      	sub	sp, #24
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	60f8      	str	r0, [r7, #12]
 800fc84:	60b9      	str	r1, [r7, #8]
 800fc86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d109      	bne.n	800fca2 <vTaskPlaceOnEventListRestricted+0x26>
 800fc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc92:	f383 8811 	msr	BASEPRI, r3
 800fc96:	f3bf 8f6f 	isb	sy
 800fc9a:	f3bf 8f4f 	dsb	sy
 800fc9e:	617b      	str	r3, [r7, #20]
 800fca0:	e7fe      	b.n	800fca0 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fca2:	4b0a      	ldr	r3, [pc, #40]	; (800fccc <vTaskPlaceOnEventListRestricted+0x50>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	3318      	adds	r3, #24
 800fca8:	4619      	mov	r1, r3
 800fcaa:	68f8      	ldr	r0, [r7, #12]
 800fcac:	f7fe fdbd 	bl	800e82a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d002      	beq.n	800fcbc <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800fcb6:	f04f 33ff 	mov.w	r3, #4294967295
 800fcba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800fcbc:	6879      	ldr	r1, [r7, #4]
 800fcbe:	68b8      	ldr	r0, [r7, #8]
 800fcc0:	f000 fa4a 	bl	8010158 <prvAddCurrentTaskToDelayedList>
	}
 800fcc4:	bf00      	nop
 800fcc6:	3718      	adds	r7, #24
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}
 800fccc:	20000a0c 	.word	0x20000a0c

0800fcd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b086      	sub	sp, #24
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	68db      	ldr	r3, [r3, #12]
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fce0:	693b      	ldr	r3, [r7, #16]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d109      	bne.n	800fcfa <xTaskRemoveFromEventList+0x2a>
 800fce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcea:	f383 8811 	msr	BASEPRI, r3
 800fcee:	f3bf 8f6f 	isb	sy
 800fcf2:	f3bf 8f4f 	dsb	sy
 800fcf6:	60fb      	str	r3, [r7, #12]
 800fcf8:	e7fe      	b.n	800fcf8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800fcfa:	693b      	ldr	r3, [r7, #16]
 800fcfc:	3318      	adds	r3, #24
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7fe fdee 	bl	800e8e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fd04:	4b1d      	ldr	r3, [pc, #116]	; (800fd7c <xTaskRemoveFromEventList+0xac>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d11d      	bne.n	800fd48 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800fd0c:	693b      	ldr	r3, [r7, #16]
 800fd0e:	3304      	adds	r3, #4
 800fd10:	4618      	mov	r0, r3
 800fd12:	f7fe fde5 	bl	800e8e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800fd16:	693b      	ldr	r3, [r7, #16]
 800fd18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd1a:	4b19      	ldr	r3, [pc, #100]	; (800fd80 <xTaskRemoveFromEventList+0xb0>)
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	429a      	cmp	r2, r3
 800fd20:	d903      	bls.n	800fd2a <xTaskRemoveFromEventList+0x5a>
 800fd22:	693b      	ldr	r3, [r7, #16]
 800fd24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd26:	4a16      	ldr	r2, [pc, #88]	; (800fd80 <xTaskRemoveFromEventList+0xb0>)
 800fd28:	6013      	str	r3, [r2, #0]
 800fd2a:	693b      	ldr	r3, [r7, #16]
 800fd2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd2e:	4613      	mov	r3, r2
 800fd30:	009b      	lsls	r3, r3, #2
 800fd32:	4413      	add	r3, r2
 800fd34:	009b      	lsls	r3, r3, #2
 800fd36:	4a13      	ldr	r2, [pc, #76]	; (800fd84 <xTaskRemoveFromEventList+0xb4>)
 800fd38:	441a      	add	r2, r3
 800fd3a:	693b      	ldr	r3, [r7, #16]
 800fd3c:	3304      	adds	r3, #4
 800fd3e:	4619      	mov	r1, r3
 800fd40:	4610      	mov	r0, r2
 800fd42:	f7fe fd72 	bl	800e82a <vListInsertEnd>
 800fd46:	e005      	b.n	800fd54 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800fd48:	693b      	ldr	r3, [r7, #16]
 800fd4a:	3318      	adds	r3, #24
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	480e      	ldr	r0, [pc, #56]	; (800fd88 <xTaskRemoveFromEventList+0xb8>)
 800fd50:	f7fe fd6b 	bl	800e82a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fd54:	693b      	ldr	r3, [r7, #16]
 800fd56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd58:	4b0c      	ldr	r3, [pc, #48]	; (800fd8c <xTaskRemoveFromEventList+0xbc>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd5e:	429a      	cmp	r2, r3
 800fd60:	d905      	bls.n	800fd6e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800fd62:	2301      	movs	r3, #1
 800fd64:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800fd66:	4b0a      	ldr	r3, [pc, #40]	; (800fd90 <xTaskRemoveFromEventList+0xc0>)
 800fd68:	2201      	movs	r2, #1
 800fd6a:	601a      	str	r2, [r3, #0]
 800fd6c:	e001      	b.n	800fd72 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800fd6e:	2300      	movs	r3, #0
 800fd70:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800fd72:	697b      	ldr	r3, [r7, #20]
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	3718      	adds	r7, #24
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}
 800fd7c:	20000f08 	.word	0x20000f08
 800fd80:	20000ee8 	.word	0x20000ee8
 800fd84:	20000a10 	.word	0x20000a10
 800fd88:	20000ea0 	.word	0x20000ea0
 800fd8c:	20000a0c 	.word	0x20000a0c
 800fd90:	20000ef4 	.word	0x20000ef4

0800fd94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800fd94:	b480      	push	{r7}
 800fd96:	b083      	sub	sp, #12
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800fd9c:	4b06      	ldr	r3, [pc, #24]	; (800fdb8 <vTaskInternalSetTimeOutState+0x24>)
 800fd9e:	681a      	ldr	r2, [r3, #0]
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800fda4:	4b05      	ldr	r3, [pc, #20]	; (800fdbc <vTaskInternalSetTimeOutState+0x28>)
 800fda6:	681a      	ldr	r2, [r3, #0]
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	605a      	str	r2, [r3, #4]
}
 800fdac:	bf00      	nop
 800fdae:	370c      	adds	r7, #12
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	bc80      	pop	{r7}
 800fdb4:	4770      	bx	lr
 800fdb6:	bf00      	nop
 800fdb8:	20000ef8 	.word	0x20000ef8
 800fdbc:	20000ee4 	.word	0x20000ee4

0800fdc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b088      	sub	sp, #32
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	6078      	str	r0, [r7, #4]
 800fdc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d109      	bne.n	800fde4 <xTaskCheckForTimeOut+0x24>
 800fdd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdd4:	f383 8811 	msr	BASEPRI, r3
 800fdd8:	f3bf 8f6f 	isb	sy
 800fddc:	f3bf 8f4f 	dsb	sy
 800fde0:	613b      	str	r3, [r7, #16]
 800fde2:	e7fe      	b.n	800fde2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d109      	bne.n	800fdfe <xTaskCheckForTimeOut+0x3e>
 800fdea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdee:	f383 8811 	msr	BASEPRI, r3
 800fdf2:	f3bf 8f6f 	isb	sy
 800fdf6:	f3bf 8f4f 	dsb	sy
 800fdfa:	60fb      	str	r3, [r7, #12]
 800fdfc:	e7fe      	b.n	800fdfc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800fdfe:	f000 fdf3 	bl	80109e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fe02:	4b1d      	ldr	r3, [pc, #116]	; (800fe78 <xTaskCheckForTimeOut+0xb8>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	685b      	ldr	r3, [r3, #4]
 800fe0c:	69ba      	ldr	r2, [r7, #24]
 800fe0e:	1ad3      	subs	r3, r2, r3
 800fe10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe1a:	d102      	bne.n	800fe22 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	61fb      	str	r3, [r7, #28]
 800fe20:	e023      	b.n	800fe6a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681a      	ldr	r2, [r3, #0]
 800fe26:	4b15      	ldr	r3, [pc, #84]	; (800fe7c <xTaskCheckForTimeOut+0xbc>)
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	429a      	cmp	r2, r3
 800fe2c:	d007      	beq.n	800fe3e <xTaskCheckForTimeOut+0x7e>
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	685b      	ldr	r3, [r3, #4]
 800fe32:	69ba      	ldr	r2, [r7, #24]
 800fe34:	429a      	cmp	r2, r3
 800fe36:	d302      	bcc.n	800fe3e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fe38:	2301      	movs	r3, #1
 800fe3a:	61fb      	str	r3, [r7, #28]
 800fe3c:	e015      	b.n	800fe6a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	697a      	ldr	r2, [r7, #20]
 800fe44:	429a      	cmp	r2, r3
 800fe46:	d20b      	bcs.n	800fe60 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	681a      	ldr	r2, [r3, #0]
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	1ad2      	subs	r2, r2, r3
 800fe50:	683b      	ldr	r3, [r7, #0]
 800fe52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800fe54:	6878      	ldr	r0, [r7, #4]
 800fe56:	f7ff ff9d 	bl	800fd94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	61fb      	str	r3, [r7, #28]
 800fe5e:	e004      	b.n	800fe6a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800fe60:	683b      	ldr	r3, [r7, #0]
 800fe62:	2200      	movs	r2, #0
 800fe64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800fe66:	2301      	movs	r3, #1
 800fe68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800fe6a:	f000 fdeb 	bl	8010a44 <vPortExitCritical>

	return xReturn;
 800fe6e:	69fb      	ldr	r3, [r7, #28]
}
 800fe70:	4618      	mov	r0, r3
 800fe72:	3720      	adds	r7, #32
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}
 800fe78:	20000ee4 	.word	0x20000ee4
 800fe7c:	20000ef8 	.word	0x20000ef8

0800fe80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800fe80:	b480      	push	{r7}
 800fe82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800fe84:	4b03      	ldr	r3, [pc, #12]	; (800fe94 <vTaskMissedYield+0x14>)
 800fe86:	2201      	movs	r2, #1
 800fe88:	601a      	str	r2, [r3, #0]
}
 800fe8a:	bf00      	nop
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	bc80      	pop	{r7}
 800fe90:	4770      	bx	lr
 800fe92:	bf00      	nop
 800fe94:	20000ef4 	.word	0x20000ef4

0800fe98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b082      	sub	sp, #8
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800fea0:	f000 f852 	bl	800ff48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800fea4:	4b06      	ldr	r3, [pc, #24]	; (800fec0 <prvIdleTask+0x28>)
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	2b01      	cmp	r3, #1
 800feaa:	d9f9      	bls.n	800fea0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800feac:	4b05      	ldr	r3, [pc, #20]	; (800fec4 <prvIdleTask+0x2c>)
 800feae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800feb2:	601a      	str	r2, [r3, #0]
 800feb4:	f3bf 8f4f 	dsb	sy
 800feb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800febc:	e7f0      	b.n	800fea0 <prvIdleTask+0x8>
 800febe:	bf00      	nop
 800fec0:	20000a10 	.word	0x20000a10
 800fec4:	e000ed04 	.word	0xe000ed04

0800fec8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	b082      	sub	sp, #8
 800fecc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fece:	2300      	movs	r3, #0
 800fed0:	607b      	str	r3, [r7, #4]
 800fed2:	e00c      	b.n	800feee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800fed4:	687a      	ldr	r2, [r7, #4]
 800fed6:	4613      	mov	r3, r2
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	4413      	add	r3, r2
 800fedc:	009b      	lsls	r3, r3, #2
 800fede:	4a12      	ldr	r2, [pc, #72]	; (800ff28 <prvInitialiseTaskLists+0x60>)
 800fee0:	4413      	add	r3, r2
 800fee2:	4618      	mov	r0, r3
 800fee4:	f7fe fc76 	bl	800e7d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	3301      	adds	r3, #1
 800feec:	607b      	str	r3, [r7, #4]
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	2b37      	cmp	r3, #55	; 0x37
 800fef2:	d9ef      	bls.n	800fed4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800fef4:	480d      	ldr	r0, [pc, #52]	; (800ff2c <prvInitialiseTaskLists+0x64>)
 800fef6:	f7fe fc6d 	bl	800e7d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800fefa:	480d      	ldr	r0, [pc, #52]	; (800ff30 <prvInitialiseTaskLists+0x68>)
 800fefc:	f7fe fc6a 	bl	800e7d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ff00:	480c      	ldr	r0, [pc, #48]	; (800ff34 <prvInitialiseTaskLists+0x6c>)
 800ff02:	f7fe fc67 	bl	800e7d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ff06:	480c      	ldr	r0, [pc, #48]	; (800ff38 <prvInitialiseTaskLists+0x70>)
 800ff08:	f7fe fc64 	bl	800e7d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ff0c:	480b      	ldr	r0, [pc, #44]	; (800ff3c <prvInitialiseTaskLists+0x74>)
 800ff0e:	f7fe fc61 	bl	800e7d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ff12:	4b0b      	ldr	r3, [pc, #44]	; (800ff40 <prvInitialiseTaskLists+0x78>)
 800ff14:	4a05      	ldr	r2, [pc, #20]	; (800ff2c <prvInitialiseTaskLists+0x64>)
 800ff16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ff18:	4b0a      	ldr	r3, [pc, #40]	; (800ff44 <prvInitialiseTaskLists+0x7c>)
 800ff1a:	4a05      	ldr	r2, [pc, #20]	; (800ff30 <prvInitialiseTaskLists+0x68>)
 800ff1c:	601a      	str	r2, [r3, #0]
}
 800ff1e:	bf00      	nop
 800ff20:	3708      	adds	r7, #8
 800ff22:	46bd      	mov	sp, r7
 800ff24:	bd80      	pop	{r7, pc}
 800ff26:	bf00      	nop
 800ff28:	20000a10 	.word	0x20000a10
 800ff2c:	20000e70 	.word	0x20000e70
 800ff30:	20000e84 	.word	0x20000e84
 800ff34:	20000ea0 	.word	0x20000ea0
 800ff38:	20000eb4 	.word	0x20000eb4
 800ff3c:	20000ecc 	.word	0x20000ecc
 800ff40:	20000e98 	.word	0x20000e98
 800ff44:	20000e9c 	.word	0x20000e9c

0800ff48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b082      	sub	sp, #8
 800ff4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ff4e:	e019      	b.n	800ff84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ff50:	f000 fd4a 	bl	80109e8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ff54:	4b0f      	ldr	r3, [pc, #60]	; (800ff94 <prvCheckTasksWaitingTermination+0x4c>)
 800ff56:	68db      	ldr	r3, [r3, #12]
 800ff58:	68db      	ldr	r3, [r3, #12]
 800ff5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	3304      	adds	r3, #4
 800ff60:	4618      	mov	r0, r3
 800ff62:	f7fe fcbd 	bl	800e8e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ff66:	4b0c      	ldr	r3, [pc, #48]	; (800ff98 <prvCheckTasksWaitingTermination+0x50>)
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	3b01      	subs	r3, #1
 800ff6c:	4a0a      	ldr	r2, [pc, #40]	; (800ff98 <prvCheckTasksWaitingTermination+0x50>)
 800ff6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ff70:	4b0a      	ldr	r3, [pc, #40]	; (800ff9c <prvCheckTasksWaitingTermination+0x54>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	3b01      	subs	r3, #1
 800ff76:	4a09      	ldr	r2, [pc, #36]	; (800ff9c <prvCheckTasksWaitingTermination+0x54>)
 800ff78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ff7a:	f000 fd63 	bl	8010a44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f000 f80e 	bl	800ffa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ff84:	4b05      	ldr	r3, [pc, #20]	; (800ff9c <prvCheckTasksWaitingTermination+0x54>)
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d1e1      	bne.n	800ff50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ff8c:	bf00      	nop
 800ff8e:	3708      	adds	r7, #8
 800ff90:	46bd      	mov	sp, r7
 800ff92:	bd80      	pop	{r7, pc}
 800ff94:	20000eb4 	.word	0x20000eb4
 800ff98:	20000ee0 	.word	0x20000ee0
 800ff9c:	20000ec8 	.word	0x20000ec8

0800ffa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b084      	sub	sp, #16
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d108      	bne.n	800ffc4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ffb6:	4618      	mov	r0, r3
 800ffb8:	f000 fece 	bl	8010d58 <vPortFree>
				vPortFree( pxTCB );
 800ffbc:	6878      	ldr	r0, [r7, #4]
 800ffbe:	f000 fecb 	bl	8010d58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ffc2:	e017      	b.n	800fff4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d103      	bne.n	800ffd6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ffce:	6878      	ldr	r0, [r7, #4]
 800ffd0:	f000 fec2 	bl	8010d58 <vPortFree>
	}
 800ffd4:	e00e      	b.n	800fff4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800ffdc:	2b02      	cmp	r3, #2
 800ffde:	d009      	beq.n	800fff4 <prvDeleteTCB+0x54>
 800ffe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe4:	f383 8811 	msr	BASEPRI, r3
 800ffe8:	f3bf 8f6f 	isb	sy
 800ffec:	f3bf 8f4f 	dsb	sy
 800fff0:	60fb      	str	r3, [r7, #12]
 800fff2:	e7fe      	b.n	800fff2 <prvDeleteTCB+0x52>
	}
 800fff4:	bf00      	nop
 800fff6:	3710      	adds	r7, #16
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd80      	pop	{r7, pc}

0800fffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fffc:	b480      	push	{r7}
 800fffe:	b083      	sub	sp, #12
 8010000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010002:	4b0e      	ldr	r3, [pc, #56]	; (801003c <prvResetNextTaskUnblockTime+0x40>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d101      	bne.n	8010010 <prvResetNextTaskUnblockTime+0x14>
 801000c:	2301      	movs	r3, #1
 801000e:	e000      	b.n	8010012 <prvResetNextTaskUnblockTime+0x16>
 8010010:	2300      	movs	r3, #0
 8010012:	2b00      	cmp	r3, #0
 8010014:	d004      	beq.n	8010020 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010016:	4b0a      	ldr	r3, [pc, #40]	; (8010040 <prvResetNextTaskUnblockTime+0x44>)
 8010018:	f04f 32ff 	mov.w	r2, #4294967295
 801001c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801001e:	e008      	b.n	8010032 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8010020:	4b06      	ldr	r3, [pc, #24]	; (801003c <prvResetNextTaskUnblockTime+0x40>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	68db      	ldr	r3, [r3, #12]
 8010026:	68db      	ldr	r3, [r3, #12]
 8010028:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	685b      	ldr	r3, [r3, #4]
 801002e:	4a04      	ldr	r2, [pc, #16]	; (8010040 <prvResetNextTaskUnblockTime+0x44>)
 8010030:	6013      	str	r3, [r2, #0]
}
 8010032:	bf00      	nop
 8010034:	370c      	adds	r7, #12
 8010036:	46bd      	mov	sp, r7
 8010038:	bc80      	pop	{r7}
 801003a:	4770      	bx	lr
 801003c:	20000e98 	.word	0x20000e98
 8010040:	20000f00 	.word	0x20000f00

08010044 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010044:	b480      	push	{r7}
 8010046:	b083      	sub	sp, #12
 8010048:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801004a:	4b0b      	ldr	r3, [pc, #44]	; (8010078 <xTaskGetSchedulerState+0x34>)
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d102      	bne.n	8010058 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010052:	2301      	movs	r3, #1
 8010054:	607b      	str	r3, [r7, #4]
 8010056:	e008      	b.n	801006a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010058:	4b08      	ldr	r3, [pc, #32]	; (801007c <xTaskGetSchedulerState+0x38>)
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d102      	bne.n	8010066 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010060:	2302      	movs	r3, #2
 8010062:	607b      	str	r3, [r7, #4]
 8010064:	e001      	b.n	801006a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010066:	2300      	movs	r3, #0
 8010068:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801006a:	687b      	ldr	r3, [r7, #4]
	}
 801006c:	4618      	mov	r0, r3
 801006e:	370c      	adds	r7, #12
 8010070:	46bd      	mov	sp, r7
 8010072:	bc80      	pop	{r7}
 8010074:	4770      	bx	lr
 8010076:	bf00      	nop
 8010078:	20000eec 	.word	0x20000eec
 801007c:	20000f08 	.word	0x20000f08

08010080 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010080:	b580      	push	{r7, lr}
 8010082:	b086      	sub	sp, #24
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801008c:	2300      	movs	r3, #0
 801008e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d054      	beq.n	8010140 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010096:	4b2d      	ldr	r3, [pc, #180]	; (801014c <xTaskPriorityDisinherit+0xcc>)
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	693a      	ldr	r2, [r7, #16]
 801009c:	429a      	cmp	r2, r3
 801009e:	d009      	beq.n	80100b4 <xTaskPriorityDisinherit+0x34>
 80100a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100a4:	f383 8811 	msr	BASEPRI, r3
 80100a8:	f3bf 8f6f 	isb	sy
 80100ac:	f3bf 8f4f 	dsb	sy
 80100b0:	60fb      	str	r3, [r7, #12]
 80100b2:	e7fe      	b.n	80100b2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80100b4:	693b      	ldr	r3, [r7, #16]
 80100b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d109      	bne.n	80100d0 <xTaskPriorityDisinherit+0x50>
 80100bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100c0:	f383 8811 	msr	BASEPRI, r3
 80100c4:	f3bf 8f6f 	isb	sy
 80100c8:	f3bf 8f4f 	dsb	sy
 80100cc:	60bb      	str	r3, [r7, #8]
 80100ce:	e7fe      	b.n	80100ce <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80100d0:	693b      	ldr	r3, [r7, #16]
 80100d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100d4:	1e5a      	subs	r2, r3, #1
 80100d6:	693b      	ldr	r3, [r7, #16]
 80100d8:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80100da:	693b      	ldr	r3, [r7, #16]
 80100dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100de:	693b      	ldr	r3, [r7, #16]
 80100e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80100e2:	429a      	cmp	r2, r3
 80100e4:	d02c      	beq.n	8010140 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80100e6:	693b      	ldr	r3, [r7, #16]
 80100e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d128      	bne.n	8010140 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80100ee:	693b      	ldr	r3, [r7, #16]
 80100f0:	3304      	adds	r3, #4
 80100f2:	4618      	mov	r0, r3
 80100f4:	f7fe fbf4 	bl	800e8e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80100f8:	693b      	ldr	r3, [r7, #16]
 80100fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80100fc:	693b      	ldr	r3, [r7, #16]
 80100fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010104:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801010c:	693b      	ldr	r3, [r7, #16]
 801010e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010110:	4b0f      	ldr	r3, [pc, #60]	; (8010150 <xTaskPriorityDisinherit+0xd0>)
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	429a      	cmp	r2, r3
 8010116:	d903      	bls.n	8010120 <xTaskPriorityDisinherit+0xa0>
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801011c:	4a0c      	ldr	r2, [pc, #48]	; (8010150 <xTaskPriorityDisinherit+0xd0>)
 801011e:	6013      	str	r3, [r2, #0]
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010124:	4613      	mov	r3, r2
 8010126:	009b      	lsls	r3, r3, #2
 8010128:	4413      	add	r3, r2
 801012a:	009b      	lsls	r3, r3, #2
 801012c:	4a09      	ldr	r2, [pc, #36]	; (8010154 <xTaskPriorityDisinherit+0xd4>)
 801012e:	441a      	add	r2, r3
 8010130:	693b      	ldr	r3, [r7, #16]
 8010132:	3304      	adds	r3, #4
 8010134:	4619      	mov	r1, r3
 8010136:	4610      	mov	r0, r2
 8010138:	f7fe fb77 	bl	800e82a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801013c:	2301      	movs	r3, #1
 801013e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010140:	697b      	ldr	r3, [r7, #20]
	}
 8010142:	4618      	mov	r0, r3
 8010144:	3718      	adds	r7, #24
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	20000a0c 	.word	0x20000a0c
 8010150:	20000ee8 	.word	0x20000ee8
 8010154:	20000a10 	.word	0x20000a10

08010158 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b084      	sub	sp, #16
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
 8010160:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010162:	4b21      	ldr	r3, [pc, #132]	; (80101e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010168:	4b20      	ldr	r3, [pc, #128]	; (80101ec <prvAddCurrentTaskToDelayedList+0x94>)
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	3304      	adds	r3, #4
 801016e:	4618      	mov	r0, r3
 8010170:	f7fe fbb6 	bl	800e8e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	f1b3 3fff 	cmp.w	r3, #4294967295
 801017a:	d10a      	bne.n	8010192 <prvAddCurrentTaskToDelayedList+0x3a>
 801017c:	683b      	ldr	r3, [r7, #0]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d007      	beq.n	8010192 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010182:	4b1a      	ldr	r3, [pc, #104]	; (80101ec <prvAddCurrentTaskToDelayedList+0x94>)
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	3304      	adds	r3, #4
 8010188:	4619      	mov	r1, r3
 801018a:	4819      	ldr	r0, [pc, #100]	; (80101f0 <prvAddCurrentTaskToDelayedList+0x98>)
 801018c:	f7fe fb4d 	bl	800e82a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010190:	e026      	b.n	80101e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010192:	68fa      	ldr	r2, [r7, #12]
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	4413      	add	r3, r2
 8010198:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801019a:	4b14      	ldr	r3, [pc, #80]	; (80101ec <prvAddCurrentTaskToDelayedList+0x94>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	68ba      	ldr	r2, [r7, #8]
 80101a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80101a2:	68ba      	ldr	r2, [r7, #8]
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	d209      	bcs.n	80101be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80101aa:	4b12      	ldr	r3, [pc, #72]	; (80101f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80101ac:	681a      	ldr	r2, [r3, #0]
 80101ae:	4b0f      	ldr	r3, [pc, #60]	; (80101ec <prvAddCurrentTaskToDelayedList+0x94>)
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	3304      	adds	r3, #4
 80101b4:	4619      	mov	r1, r3
 80101b6:	4610      	mov	r0, r2
 80101b8:	f7fe fb5a 	bl	800e870 <vListInsert>
}
 80101bc:	e010      	b.n	80101e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80101be:	4b0e      	ldr	r3, [pc, #56]	; (80101f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80101c0:	681a      	ldr	r2, [r3, #0]
 80101c2:	4b0a      	ldr	r3, [pc, #40]	; (80101ec <prvAddCurrentTaskToDelayedList+0x94>)
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	3304      	adds	r3, #4
 80101c8:	4619      	mov	r1, r3
 80101ca:	4610      	mov	r0, r2
 80101cc:	f7fe fb50 	bl	800e870 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80101d0:	4b0a      	ldr	r3, [pc, #40]	; (80101fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	68ba      	ldr	r2, [r7, #8]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	d202      	bcs.n	80101e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80101da:	4a08      	ldr	r2, [pc, #32]	; (80101fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80101dc:	68bb      	ldr	r3, [r7, #8]
 80101de:	6013      	str	r3, [r2, #0]
}
 80101e0:	bf00      	nop
 80101e2:	3710      	adds	r7, #16
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	20000ee4 	.word	0x20000ee4
 80101ec:	20000a0c 	.word	0x20000a0c
 80101f0:	20000ecc 	.word	0x20000ecc
 80101f4:	20000e9c 	.word	0x20000e9c
 80101f8:	20000e98 	.word	0x20000e98
 80101fc:	20000f00 	.word	0x20000f00

08010200 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b08a      	sub	sp, #40	; 0x28
 8010204:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010206:	2300      	movs	r3, #0
 8010208:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801020a:	f000 fac3 	bl	8010794 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801020e:	4b1c      	ldr	r3, [pc, #112]	; (8010280 <xTimerCreateTimerTask+0x80>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d021      	beq.n	801025a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010216:	2300      	movs	r3, #0
 8010218:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801021a:	2300      	movs	r3, #0
 801021c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801021e:	1d3a      	adds	r2, r7, #4
 8010220:	f107 0108 	add.w	r1, r7, #8
 8010224:	f107 030c 	add.w	r3, r7, #12
 8010228:	4618      	mov	r0, r3
 801022a:	f7fe fab9 	bl	800e7a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801022e:	6879      	ldr	r1, [r7, #4]
 8010230:	68bb      	ldr	r3, [r7, #8]
 8010232:	68fa      	ldr	r2, [r7, #12]
 8010234:	9202      	str	r2, [sp, #8]
 8010236:	9301      	str	r3, [sp, #4]
 8010238:	2302      	movs	r3, #2
 801023a:	9300      	str	r3, [sp, #0]
 801023c:	2300      	movs	r3, #0
 801023e:	460a      	mov	r2, r1
 8010240:	4910      	ldr	r1, [pc, #64]	; (8010284 <xTimerCreateTimerTask+0x84>)
 8010242:	4811      	ldr	r0, [pc, #68]	; (8010288 <xTimerCreateTimerTask+0x88>)
 8010244:	f7ff f8d4 	bl	800f3f0 <xTaskCreateStatic>
 8010248:	4602      	mov	r2, r0
 801024a:	4b10      	ldr	r3, [pc, #64]	; (801028c <xTimerCreateTimerTask+0x8c>)
 801024c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801024e:	4b0f      	ldr	r3, [pc, #60]	; (801028c <xTimerCreateTimerTask+0x8c>)
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d001      	beq.n	801025a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010256:	2301      	movs	r3, #1
 8010258:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801025a:	697b      	ldr	r3, [r7, #20]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d109      	bne.n	8010274 <xTimerCreateTimerTask+0x74>
 8010260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010264:	f383 8811 	msr	BASEPRI, r3
 8010268:	f3bf 8f6f 	isb	sy
 801026c:	f3bf 8f4f 	dsb	sy
 8010270:	613b      	str	r3, [r7, #16]
 8010272:	e7fe      	b.n	8010272 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8010274:	697b      	ldr	r3, [r7, #20]
}
 8010276:	4618      	mov	r0, r3
 8010278:	3718      	adds	r7, #24
 801027a:	46bd      	mov	sp, r7
 801027c:	bd80      	pop	{r7, pc}
 801027e:	bf00      	nop
 8010280:	20000f44 	.word	0x20000f44
 8010284:	08015e9c 	.word	0x08015e9c
 8010288:	080103a9 	.word	0x080103a9
 801028c:	20000f48 	.word	0x20000f48

08010290 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b08a      	sub	sp, #40	; 0x28
 8010294:	af00      	add	r7, sp, #0
 8010296:	60f8      	str	r0, [r7, #12]
 8010298:	60b9      	str	r1, [r7, #8]
 801029a:	607a      	str	r2, [r7, #4]
 801029c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801029e:	2300      	movs	r3, #0
 80102a0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d109      	bne.n	80102bc <xTimerGenericCommand+0x2c>
 80102a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ac:	f383 8811 	msr	BASEPRI, r3
 80102b0:	f3bf 8f6f 	isb	sy
 80102b4:	f3bf 8f4f 	dsb	sy
 80102b8:	623b      	str	r3, [r7, #32]
 80102ba:	e7fe      	b.n	80102ba <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80102bc:	4b19      	ldr	r3, [pc, #100]	; (8010324 <xTimerGenericCommand+0x94>)
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d02a      	beq.n	801031a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80102c4:	68bb      	ldr	r3, [r7, #8]
 80102c6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	2b05      	cmp	r3, #5
 80102d4:	dc18      	bgt.n	8010308 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80102d6:	f7ff feb5 	bl	8010044 <xTaskGetSchedulerState>
 80102da:	4603      	mov	r3, r0
 80102dc:	2b02      	cmp	r3, #2
 80102de:	d109      	bne.n	80102f4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80102e0:	4b10      	ldr	r3, [pc, #64]	; (8010324 <xTimerGenericCommand+0x94>)
 80102e2:	6818      	ldr	r0, [r3, #0]
 80102e4:	f107 0110 	add.w	r1, r7, #16
 80102e8:	2300      	movs	r3, #0
 80102ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80102ec:	f7fe fcaa 	bl	800ec44 <xQueueGenericSend>
 80102f0:	6278      	str	r0, [r7, #36]	; 0x24
 80102f2:	e012      	b.n	801031a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80102f4:	4b0b      	ldr	r3, [pc, #44]	; (8010324 <xTimerGenericCommand+0x94>)
 80102f6:	6818      	ldr	r0, [r3, #0]
 80102f8:	f107 0110 	add.w	r1, r7, #16
 80102fc:	2300      	movs	r3, #0
 80102fe:	2200      	movs	r2, #0
 8010300:	f7fe fca0 	bl	800ec44 <xQueueGenericSend>
 8010304:	6278      	str	r0, [r7, #36]	; 0x24
 8010306:	e008      	b.n	801031a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010308:	4b06      	ldr	r3, [pc, #24]	; (8010324 <xTimerGenericCommand+0x94>)
 801030a:	6818      	ldr	r0, [r3, #0]
 801030c:	f107 0110 	add.w	r1, r7, #16
 8010310:	2300      	movs	r3, #0
 8010312:	683a      	ldr	r2, [r7, #0]
 8010314:	f7fe fd90 	bl	800ee38 <xQueueGenericSendFromISR>
 8010318:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801031a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801031c:	4618      	mov	r0, r3
 801031e:	3728      	adds	r7, #40	; 0x28
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}
 8010324:	20000f44 	.word	0x20000f44

08010328 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b088      	sub	sp, #32
 801032c:	af02      	add	r7, sp, #8
 801032e:	6078      	str	r0, [r7, #4]
 8010330:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010332:	4b1c      	ldr	r3, [pc, #112]	; (80103a4 <prvProcessExpiredTimer+0x7c>)
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	68db      	ldr	r3, [r3, #12]
 8010338:	68db      	ldr	r3, [r3, #12]
 801033a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801033c:	697b      	ldr	r3, [r7, #20]
 801033e:	3304      	adds	r3, #4
 8010340:	4618      	mov	r0, r3
 8010342:	f7fe facd 	bl	800e8e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	69db      	ldr	r3, [r3, #28]
 801034a:	2b01      	cmp	r3, #1
 801034c:	d121      	bne.n	8010392 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801034e:	697b      	ldr	r3, [r7, #20]
 8010350:	699a      	ldr	r2, [r3, #24]
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	18d1      	adds	r1, r2, r3
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	683a      	ldr	r2, [r7, #0]
 801035a:	6978      	ldr	r0, [r7, #20]
 801035c:	f000 f8c8 	bl	80104f0 <prvInsertTimerInActiveList>
 8010360:	4603      	mov	r3, r0
 8010362:	2b00      	cmp	r3, #0
 8010364:	d015      	beq.n	8010392 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010366:	2300      	movs	r3, #0
 8010368:	9300      	str	r3, [sp, #0]
 801036a:	2300      	movs	r3, #0
 801036c:	687a      	ldr	r2, [r7, #4]
 801036e:	2100      	movs	r1, #0
 8010370:	6978      	ldr	r0, [r7, #20]
 8010372:	f7ff ff8d 	bl	8010290 <xTimerGenericCommand>
 8010376:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010378:	693b      	ldr	r3, [r7, #16]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d109      	bne.n	8010392 <prvProcessExpiredTimer+0x6a>
 801037e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010382:	f383 8811 	msr	BASEPRI, r3
 8010386:	f3bf 8f6f 	isb	sy
 801038a:	f3bf 8f4f 	dsb	sy
 801038e:	60fb      	str	r3, [r7, #12]
 8010390:	e7fe      	b.n	8010390 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010392:	697b      	ldr	r3, [r7, #20]
 8010394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010396:	6978      	ldr	r0, [r7, #20]
 8010398:	4798      	blx	r3
}
 801039a:	bf00      	nop
 801039c:	3718      	adds	r7, #24
 801039e:	46bd      	mov	sp, r7
 80103a0:	bd80      	pop	{r7, pc}
 80103a2:	bf00      	nop
 80103a4:	20000f3c 	.word	0x20000f3c

080103a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b084      	sub	sp, #16
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80103b0:	f107 0308 	add.w	r3, r7, #8
 80103b4:	4618      	mov	r0, r3
 80103b6:	f000 f857 	bl	8010468 <prvGetNextExpireTime>
 80103ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	4619      	mov	r1, r3
 80103c0:	68f8      	ldr	r0, [r7, #12]
 80103c2:	f000 f803 	bl	80103cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80103c6:	f000 f8d5 	bl	8010574 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80103ca:	e7f1      	b.n	80103b0 <prvTimerTask+0x8>

080103cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	b084      	sub	sp, #16
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
 80103d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80103d6:	f7ff fa3f 	bl	800f858 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80103da:	f107 0308 	add.w	r3, r7, #8
 80103de:	4618      	mov	r0, r3
 80103e0:	f000 f866 	bl	80104b0 <prvSampleTimeNow>
 80103e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80103e6:	68bb      	ldr	r3, [r7, #8]
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d130      	bne.n	801044e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d10a      	bne.n	8010408 <prvProcessTimerOrBlockTask+0x3c>
 80103f2:	687a      	ldr	r2, [r7, #4]
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d806      	bhi.n	8010408 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80103fa:	f7ff fa3b 	bl	800f874 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80103fe:	68f9      	ldr	r1, [r7, #12]
 8010400:	6878      	ldr	r0, [r7, #4]
 8010402:	f7ff ff91 	bl	8010328 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010406:	e024      	b.n	8010452 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d008      	beq.n	8010420 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801040e:	4b13      	ldr	r3, [pc, #76]	; (801045c <prvProcessTimerOrBlockTask+0x90>)
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	2b00      	cmp	r3, #0
 8010416:	bf0c      	ite	eq
 8010418:	2301      	moveq	r3, #1
 801041a:	2300      	movne	r3, #0
 801041c:	b2db      	uxtb	r3, r3
 801041e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010420:	4b0f      	ldr	r3, [pc, #60]	; (8010460 <prvProcessTimerOrBlockTask+0x94>)
 8010422:	6818      	ldr	r0, [r3, #0]
 8010424:	687a      	ldr	r2, [r7, #4]
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	1ad3      	subs	r3, r2, r3
 801042a:	683a      	ldr	r2, [r7, #0]
 801042c:	4619      	mov	r1, r3
 801042e:	f7fe ffab 	bl	800f388 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010432:	f7ff fa1f 	bl	800f874 <xTaskResumeAll>
 8010436:	4603      	mov	r3, r0
 8010438:	2b00      	cmp	r3, #0
 801043a:	d10a      	bne.n	8010452 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801043c:	4b09      	ldr	r3, [pc, #36]	; (8010464 <prvProcessTimerOrBlockTask+0x98>)
 801043e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010442:	601a      	str	r2, [r3, #0]
 8010444:	f3bf 8f4f 	dsb	sy
 8010448:	f3bf 8f6f 	isb	sy
}
 801044c:	e001      	b.n	8010452 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801044e:	f7ff fa11 	bl	800f874 <xTaskResumeAll>
}
 8010452:	bf00      	nop
 8010454:	3710      	adds	r7, #16
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}
 801045a:	bf00      	nop
 801045c:	20000f40 	.word	0x20000f40
 8010460:	20000f44 	.word	0x20000f44
 8010464:	e000ed04 	.word	0xe000ed04

08010468 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010468:	b480      	push	{r7}
 801046a:	b085      	sub	sp, #20
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010470:	4b0e      	ldr	r3, [pc, #56]	; (80104ac <prvGetNextExpireTime+0x44>)
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	2b00      	cmp	r3, #0
 8010478:	bf0c      	ite	eq
 801047a:	2301      	moveq	r3, #1
 801047c:	2300      	movne	r3, #0
 801047e:	b2db      	uxtb	r3, r3
 8010480:	461a      	mov	r2, r3
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d105      	bne.n	801049a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801048e:	4b07      	ldr	r3, [pc, #28]	; (80104ac <prvGetNextExpireTime+0x44>)
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	68db      	ldr	r3, [r3, #12]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	60fb      	str	r3, [r7, #12]
 8010498:	e001      	b.n	801049e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801049a:	2300      	movs	r3, #0
 801049c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801049e:	68fb      	ldr	r3, [r7, #12]
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	3714      	adds	r7, #20
 80104a4:	46bd      	mov	sp, r7
 80104a6:	bc80      	pop	{r7}
 80104a8:	4770      	bx	lr
 80104aa:	bf00      	nop
 80104ac:	20000f3c 	.word	0x20000f3c

080104b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b084      	sub	sp, #16
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80104b8:	f7ff fa78 	bl	800f9ac <xTaskGetTickCount>
 80104bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80104be:	4b0b      	ldr	r3, [pc, #44]	; (80104ec <prvSampleTimeNow+0x3c>)
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	68fa      	ldr	r2, [r7, #12]
 80104c4:	429a      	cmp	r2, r3
 80104c6:	d205      	bcs.n	80104d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80104c8:	f000 f904 	bl	80106d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2201      	movs	r2, #1
 80104d0:	601a      	str	r2, [r3, #0]
 80104d2:	e002      	b.n	80104da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2200      	movs	r2, #0
 80104d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80104da:	4a04      	ldr	r2, [pc, #16]	; (80104ec <prvSampleTimeNow+0x3c>)
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80104e0:	68fb      	ldr	r3, [r7, #12]
}
 80104e2:	4618      	mov	r0, r3
 80104e4:	3710      	adds	r7, #16
 80104e6:	46bd      	mov	sp, r7
 80104e8:	bd80      	pop	{r7, pc}
 80104ea:	bf00      	nop
 80104ec:	20000f4c 	.word	0x20000f4c

080104f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80104f0:	b580      	push	{r7, lr}
 80104f2:	b086      	sub	sp, #24
 80104f4:	af00      	add	r7, sp, #0
 80104f6:	60f8      	str	r0, [r7, #12]
 80104f8:	60b9      	str	r1, [r7, #8]
 80104fa:	607a      	str	r2, [r7, #4]
 80104fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80104fe:	2300      	movs	r3, #0
 8010500:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	68ba      	ldr	r2, [r7, #8]
 8010506:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	68fa      	ldr	r2, [r7, #12]
 801050c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801050e:	68ba      	ldr	r2, [r7, #8]
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	429a      	cmp	r2, r3
 8010514:	d812      	bhi.n	801053c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010516:	687a      	ldr	r2, [r7, #4]
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	1ad2      	subs	r2, r2, r3
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	699b      	ldr	r3, [r3, #24]
 8010520:	429a      	cmp	r2, r3
 8010522:	d302      	bcc.n	801052a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010524:	2301      	movs	r3, #1
 8010526:	617b      	str	r3, [r7, #20]
 8010528:	e01b      	b.n	8010562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801052a:	4b10      	ldr	r3, [pc, #64]	; (801056c <prvInsertTimerInActiveList+0x7c>)
 801052c:	681a      	ldr	r2, [r3, #0]
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	3304      	adds	r3, #4
 8010532:	4619      	mov	r1, r3
 8010534:	4610      	mov	r0, r2
 8010536:	f7fe f99b 	bl	800e870 <vListInsert>
 801053a:	e012      	b.n	8010562 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801053c:	687a      	ldr	r2, [r7, #4]
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	429a      	cmp	r2, r3
 8010542:	d206      	bcs.n	8010552 <prvInsertTimerInActiveList+0x62>
 8010544:	68ba      	ldr	r2, [r7, #8]
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	429a      	cmp	r2, r3
 801054a:	d302      	bcc.n	8010552 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801054c:	2301      	movs	r3, #1
 801054e:	617b      	str	r3, [r7, #20]
 8010550:	e007      	b.n	8010562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010552:	4b07      	ldr	r3, [pc, #28]	; (8010570 <prvInsertTimerInActiveList+0x80>)
 8010554:	681a      	ldr	r2, [r3, #0]
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	3304      	adds	r3, #4
 801055a:	4619      	mov	r1, r3
 801055c:	4610      	mov	r0, r2
 801055e:	f7fe f987 	bl	800e870 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010562:	697b      	ldr	r3, [r7, #20]
}
 8010564:	4618      	mov	r0, r3
 8010566:	3718      	adds	r7, #24
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}
 801056c:	20000f40 	.word	0x20000f40
 8010570:	20000f3c 	.word	0x20000f3c

08010574 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010574:	b580      	push	{r7, lr}
 8010576:	b08e      	sub	sp, #56	; 0x38
 8010578:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801057a:	e099      	b.n	80106b0 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	2b00      	cmp	r3, #0
 8010580:	da17      	bge.n	80105b2 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010582:	1d3b      	adds	r3, r7, #4
 8010584:	3304      	adds	r3, #4
 8010586:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801058a:	2b00      	cmp	r3, #0
 801058c:	d109      	bne.n	80105a2 <prvProcessReceivedCommands+0x2e>
 801058e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010592:	f383 8811 	msr	BASEPRI, r3
 8010596:	f3bf 8f6f 	isb	sy
 801059a:	f3bf 8f4f 	dsb	sy
 801059e:	61fb      	str	r3, [r7, #28]
 80105a0:	e7fe      	b.n	80105a0 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80105a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80105a8:	6850      	ldr	r0, [r2, #4]
 80105aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80105ac:	6892      	ldr	r2, [r2, #8]
 80105ae:	4611      	mov	r1, r2
 80105b0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	db7a      	blt.n	80106ae <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80105bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105be:	695b      	ldr	r3, [r3, #20]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d004      	beq.n	80105ce <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80105c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105c6:	3304      	adds	r3, #4
 80105c8:	4618      	mov	r0, r3
 80105ca:	f7fe f989 	bl	800e8e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80105ce:	463b      	mov	r3, r7
 80105d0:	4618      	mov	r0, r3
 80105d2:	f7ff ff6d 	bl	80104b0 <prvSampleTimeNow>
 80105d6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2b09      	cmp	r3, #9
 80105dc:	d868      	bhi.n	80106b0 <prvProcessReceivedCommands+0x13c>
 80105de:	a201      	add	r2, pc, #4	; (adr r2, 80105e4 <prvProcessReceivedCommands+0x70>)
 80105e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105e4:	0801060d 	.word	0x0801060d
 80105e8:	0801060d 	.word	0x0801060d
 80105ec:	0801060d 	.word	0x0801060d
 80105f0:	080106b1 	.word	0x080106b1
 80105f4:	08010667 	.word	0x08010667
 80105f8:	0801069d 	.word	0x0801069d
 80105fc:	0801060d 	.word	0x0801060d
 8010600:	0801060d 	.word	0x0801060d
 8010604:	080106b1 	.word	0x080106b1
 8010608:	08010667 	.word	0x08010667
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801060c:	68ba      	ldr	r2, [r7, #8]
 801060e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010610:	699b      	ldr	r3, [r3, #24]
 8010612:	18d1      	adds	r1, r2, r3
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010618:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801061a:	f7ff ff69 	bl	80104f0 <prvInsertTimerInActiveList>
 801061e:	4603      	mov	r3, r0
 8010620:	2b00      	cmp	r3, #0
 8010622:	d045      	beq.n	80106b0 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801062a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 801062c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801062e:	69db      	ldr	r3, [r3, #28]
 8010630:	2b01      	cmp	r3, #1
 8010632:	d13d      	bne.n	80106b0 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010634:	68ba      	ldr	r2, [r7, #8]
 8010636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010638:	699b      	ldr	r3, [r3, #24]
 801063a:	441a      	add	r2, r3
 801063c:	2300      	movs	r3, #0
 801063e:	9300      	str	r3, [sp, #0]
 8010640:	2300      	movs	r3, #0
 8010642:	2100      	movs	r1, #0
 8010644:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010646:	f7ff fe23 	bl	8010290 <xTimerGenericCommand>
 801064a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801064c:	6a3b      	ldr	r3, [r7, #32]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d12e      	bne.n	80106b0 <prvProcessReceivedCommands+0x13c>
 8010652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010656:	f383 8811 	msr	BASEPRI, r3
 801065a:	f3bf 8f6f 	isb	sy
 801065e:	f3bf 8f4f 	dsb	sy
 8010662:	61bb      	str	r3, [r7, #24]
 8010664:	e7fe      	b.n	8010664 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010666:	68ba      	ldr	r2, [r7, #8]
 8010668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801066a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801066c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801066e:	699b      	ldr	r3, [r3, #24]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d109      	bne.n	8010688 <prvProcessReceivedCommands+0x114>
 8010674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010678:	f383 8811 	msr	BASEPRI, r3
 801067c:	f3bf 8f6f 	isb	sy
 8010680:	f3bf 8f4f 	dsb	sy
 8010684:	617b      	str	r3, [r7, #20]
 8010686:	e7fe      	b.n	8010686 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801068a:	699a      	ldr	r2, [r3, #24]
 801068c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801068e:	18d1      	adds	r1, r2, r3
 8010690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010694:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010696:	f7ff ff2b 	bl	80104f0 <prvInsertTimerInActiveList>
					break;
 801069a:	e009      	b.n	80106b0 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801069c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801069e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d104      	bne.n	80106b0 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80106a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106a8:	f000 fb56 	bl	8010d58 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80106ac:	e000      	b.n	80106b0 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80106ae:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80106b0:	4b07      	ldr	r3, [pc, #28]	; (80106d0 <prvProcessReceivedCommands+0x15c>)
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	1d39      	adds	r1, r7, #4
 80106b6:	2200      	movs	r2, #0
 80106b8:	4618      	mov	r0, r3
 80106ba:	f7fe fc51 	bl	800ef60 <xQueueReceive>
 80106be:	4603      	mov	r3, r0
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	f47f af5b 	bne.w	801057c <prvProcessReceivedCommands+0x8>
	}
}
 80106c6:	bf00      	nop
 80106c8:	3730      	adds	r7, #48	; 0x30
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}
 80106ce:	bf00      	nop
 80106d0:	20000f44 	.word	0x20000f44

080106d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b088      	sub	sp, #32
 80106d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80106da:	e044      	b.n	8010766 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80106dc:	4b2b      	ldr	r3, [pc, #172]	; (801078c <prvSwitchTimerLists+0xb8>)
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	68db      	ldr	r3, [r3, #12]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80106e6:	4b29      	ldr	r3, [pc, #164]	; (801078c <prvSwitchTimerLists+0xb8>)
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	68db      	ldr	r3, [r3, #12]
 80106ec:	68db      	ldr	r3, [r3, #12]
 80106ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	3304      	adds	r3, #4
 80106f4:	4618      	mov	r0, r3
 80106f6:	f7fe f8f3 	bl	800e8e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106fe:	68f8      	ldr	r0, [r7, #12]
 8010700:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	69db      	ldr	r3, [r3, #28]
 8010706:	2b01      	cmp	r3, #1
 8010708:	d12d      	bne.n	8010766 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	699b      	ldr	r3, [r3, #24]
 801070e:	693a      	ldr	r2, [r7, #16]
 8010710:	4413      	add	r3, r2
 8010712:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010714:	68ba      	ldr	r2, [r7, #8]
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	429a      	cmp	r2, r3
 801071a:	d90e      	bls.n	801073a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	68ba      	ldr	r2, [r7, #8]
 8010720:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	68fa      	ldr	r2, [r7, #12]
 8010726:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010728:	4b18      	ldr	r3, [pc, #96]	; (801078c <prvSwitchTimerLists+0xb8>)
 801072a:	681a      	ldr	r2, [r3, #0]
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	3304      	adds	r3, #4
 8010730:	4619      	mov	r1, r3
 8010732:	4610      	mov	r0, r2
 8010734:	f7fe f89c 	bl	800e870 <vListInsert>
 8010738:	e015      	b.n	8010766 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801073a:	2300      	movs	r3, #0
 801073c:	9300      	str	r3, [sp, #0]
 801073e:	2300      	movs	r3, #0
 8010740:	693a      	ldr	r2, [r7, #16]
 8010742:	2100      	movs	r1, #0
 8010744:	68f8      	ldr	r0, [r7, #12]
 8010746:	f7ff fda3 	bl	8010290 <xTimerGenericCommand>
 801074a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2b00      	cmp	r3, #0
 8010750:	d109      	bne.n	8010766 <prvSwitchTimerLists+0x92>
 8010752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010756:	f383 8811 	msr	BASEPRI, r3
 801075a:	f3bf 8f6f 	isb	sy
 801075e:	f3bf 8f4f 	dsb	sy
 8010762:	603b      	str	r3, [r7, #0]
 8010764:	e7fe      	b.n	8010764 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010766:	4b09      	ldr	r3, [pc, #36]	; (801078c <prvSwitchTimerLists+0xb8>)
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d1b5      	bne.n	80106dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010770:	4b06      	ldr	r3, [pc, #24]	; (801078c <prvSwitchTimerLists+0xb8>)
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010776:	4b06      	ldr	r3, [pc, #24]	; (8010790 <prvSwitchTimerLists+0xbc>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	4a04      	ldr	r2, [pc, #16]	; (801078c <prvSwitchTimerLists+0xb8>)
 801077c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801077e:	4a04      	ldr	r2, [pc, #16]	; (8010790 <prvSwitchTimerLists+0xbc>)
 8010780:	697b      	ldr	r3, [r7, #20]
 8010782:	6013      	str	r3, [r2, #0]
}
 8010784:	bf00      	nop
 8010786:	3718      	adds	r7, #24
 8010788:	46bd      	mov	sp, r7
 801078a:	bd80      	pop	{r7, pc}
 801078c:	20000f3c 	.word	0x20000f3c
 8010790:	20000f40 	.word	0x20000f40

08010794 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b082      	sub	sp, #8
 8010798:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801079a:	f000 f925 	bl	80109e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801079e:	4b15      	ldr	r3, [pc, #84]	; (80107f4 <prvCheckForValidListAndQueue+0x60>)
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d120      	bne.n	80107e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80107a6:	4814      	ldr	r0, [pc, #80]	; (80107f8 <prvCheckForValidListAndQueue+0x64>)
 80107a8:	f7fe f814 	bl	800e7d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80107ac:	4813      	ldr	r0, [pc, #76]	; (80107fc <prvCheckForValidListAndQueue+0x68>)
 80107ae:	f7fe f811 	bl	800e7d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80107b2:	4b13      	ldr	r3, [pc, #76]	; (8010800 <prvCheckForValidListAndQueue+0x6c>)
 80107b4:	4a10      	ldr	r2, [pc, #64]	; (80107f8 <prvCheckForValidListAndQueue+0x64>)
 80107b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80107b8:	4b12      	ldr	r3, [pc, #72]	; (8010804 <prvCheckForValidListAndQueue+0x70>)
 80107ba:	4a10      	ldr	r2, [pc, #64]	; (80107fc <prvCheckForValidListAndQueue+0x68>)
 80107bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80107be:	2300      	movs	r3, #0
 80107c0:	9300      	str	r3, [sp, #0]
 80107c2:	4b11      	ldr	r3, [pc, #68]	; (8010808 <prvCheckForValidListAndQueue+0x74>)
 80107c4:	4a11      	ldr	r2, [pc, #68]	; (801080c <prvCheckForValidListAndQueue+0x78>)
 80107c6:	2110      	movs	r1, #16
 80107c8:	200a      	movs	r0, #10
 80107ca:	f7fe f91b 	bl	800ea04 <xQueueGenericCreateStatic>
 80107ce:	4602      	mov	r2, r0
 80107d0:	4b08      	ldr	r3, [pc, #32]	; (80107f4 <prvCheckForValidListAndQueue+0x60>)
 80107d2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80107d4:	4b07      	ldr	r3, [pc, #28]	; (80107f4 <prvCheckForValidListAndQueue+0x60>)
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d005      	beq.n	80107e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80107dc:	4b05      	ldr	r3, [pc, #20]	; (80107f4 <prvCheckForValidListAndQueue+0x60>)
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	490b      	ldr	r1, [pc, #44]	; (8010810 <prvCheckForValidListAndQueue+0x7c>)
 80107e2:	4618      	mov	r0, r3
 80107e4:	f7fe fda8 	bl	800f338 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80107e8:	f000 f92c 	bl	8010a44 <vPortExitCritical>
}
 80107ec:	bf00      	nop
 80107ee:	46bd      	mov	sp, r7
 80107f0:	bd80      	pop	{r7, pc}
 80107f2:	bf00      	nop
 80107f4:	20000f44 	.word	0x20000f44
 80107f8:	20000f14 	.word	0x20000f14
 80107fc:	20000f28 	.word	0x20000f28
 8010800:	20000f3c 	.word	0x20000f3c
 8010804:	20000f40 	.word	0x20000f40
 8010808:	20000ff0 	.word	0x20000ff0
 801080c:	20000f50 	.word	0x20000f50
 8010810:	08015ea4 	.word	0x08015ea4

08010814 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010814:	b480      	push	{r7}
 8010816:	b085      	sub	sp, #20
 8010818:	af00      	add	r7, sp, #0
 801081a:	60f8      	str	r0, [r7, #12]
 801081c:	60b9      	str	r1, [r7, #8]
 801081e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	3b04      	subs	r3, #4
 8010824:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801082c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	3b04      	subs	r3, #4
 8010832:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010834:	68bb      	ldr	r3, [r7, #8]
 8010836:	f023 0201 	bic.w	r2, r3, #1
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	3b04      	subs	r3, #4
 8010842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010844:	4a08      	ldr	r2, [pc, #32]	; (8010868 <pxPortInitialiseStack+0x54>)
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	3b14      	subs	r3, #20
 801084e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010850:	687a      	ldr	r2, [r7, #4]
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	3b20      	subs	r3, #32
 801085a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801085c:	68fb      	ldr	r3, [r7, #12]
}
 801085e:	4618      	mov	r0, r3
 8010860:	3714      	adds	r7, #20
 8010862:	46bd      	mov	sp, r7
 8010864:	bc80      	pop	{r7}
 8010866:	4770      	bx	lr
 8010868:	0801086d 	.word	0x0801086d

0801086c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801086c:	b480      	push	{r7}
 801086e:	b085      	sub	sp, #20
 8010870:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8010872:	2300      	movs	r3, #0
 8010874:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010876:	4b10      	ldr	r3, [pc, #64]	; (80108b8 <prvTaskExitError+0x4c>)
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801087e:	d009      	beq.n	8010894 <prvTaskExitError+0x28>
 8010880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010884:	f383 8811 	msr	BASEPRI, r3
 8010888:	f3bf 8f6f 	isb	sy
 801088c:	f3bf 8f4f 	dsb	sy
 8010890:	60fb      	str	r3, [r7, #12]
 8010892:	e7fe      	b.n	8010892 <prvTaskExitError+0x26>
 8010894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010898:	f383 8811 	msr	BASEPRI, r3
 801089c:	f3bf 8f6f 	isb	sy
 80108a0:	f3bf 8f4f 	dsb	sy
 80108a4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80108a6:	bf00      	nop
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d0fc      	beq.n	80108a8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80108ae:	bf00      	nop
 80108b0:	3714      	adds	r7, #20
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bc80      	pop	{r7}
 80108b6:	4770      	bx	lr
 80108b8:	200000cc 	.word	0x200000cc
 80108bc:	00000000 	.word	0x00000000

080108c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80108c0:	4b07      	ldr	r3, [pc, #28]	; (80108e0 <pxCurrentTCBConst2>)
 80108c2:	6819      	ldr	r1, [r3, #0]
 80108c4:	6808      	ldr	r0, [r1, #0]
 80108c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80108ca:	f380 8809 	msr	PSP, r0
 80108ce:	f3bf 8f6f 	isb	sy
 80108d2:	f04f 0000 	mov.w	r0, #0
 80108d6:	f380 8811 	msr	BASEPRI, r0
 80108da:	f04e 0e0d 	orr.w	lr, lr, #13
 80108de:	4770      	bx	lr

080108e0 <pxCurrentTCBConst2>:
 80108e0:	20000a0c 	.word	0x20000a0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80108e4:	bf00      	nop
 80108e6:	bf00      	nop

080108e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80108e8:	4806      	ldr	r0, [pc, #24]	; (8010904 <prvPortStartFirstTask+0x1c>)
 80108ea:	6800      	ldr	r0, [r0, #0]
 80108ec:	6800      	ldr	r0, [r0, #0]
 80108ee:	f380 8808 	msr	MSP, r0
 80108f2:	b662      	cpsie	i
 80108f4:	b661      	cpsie	f
 80108f6:	f3bf 8f4f 	dsb	sy
 80108fa:	f3bf 8f6f 	isb	sy
 80108fe:	df00      	svc	0
 8010900:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010902:	bf00      	nop
 8010904:	e000ed08 	.word	0xe000ed08

08010908 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b084      	sub	sp, #16
 801090c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801090e:	4b31      	ldr	r3, [pc, #196]	; (80109d4 <xPortStartScheduler+0xcc>)
 8010910:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	781b      	ldrb	r3, [r3, #0]
 8010916:	b2db      	uxtb	r3, r3
 8010918:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	22ff      	movs	r2, #255	; 0xff
 801091e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	781b      	ldrb	r3, [r3, #0]
 8010924:	b2db      	uxtb	r3, r3
 8010926:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010928:	78fb      	ldrb	r3, [r7, #3]
 801092a:	b2db      	uxtb	r3, r3
 801092c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010930:	b2da      	uxtb	r2, r3
 8010932:	4b29      	ldr	r3, [pc, #164]	; (80109d8 <xPortStartScheduler+0xd0>)
 8010934:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010936:	4b29      	ldr	r3, [pc, #164]	; (80109dc <xPortStartScheduler+0xd4>)
 8010938:	2207      	movs	r2, #7
 801093a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801093c:	e009      	b.n	8010952 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 801093e:	4b27      	ldr	r3, [pc, #156]	; (80109dc <xPortStartScheduler+0xd4>)
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	3b01      	subs	r3, #1
 8010944:	4a25      	ldr	r2, [pc, #148]	; (80109dc <xPortStartScheduler+0xd4>)
 8010946:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010948:	78fb      	ldrb	r3, [r7, #3]
 801094a:	b2db      	uxtb	r3, r3
 801094c:	005b      	lsls	r3, r3, #1
 801094e:	b2db      	uxtb	r3, r3
 8010950:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010952:	78fb      	ldrb	r3, [r7, #3]
 8010954:	b2db      	uxtb	r3, r3
 8010956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801095a:	2b80      	cmp	r3, #128	; 0x80
 801095c:	d0ef      	beq.n	801093e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801095e:	4b1f      	ldr	r3, [pc, #124]	; (80109dc <xPortStartScheduler+0xd4>)
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	f1c3 0307 	rsb	r3, r3, #7
 8010966:	2b04      	cmp	r3, #4
 8010968:	d009      	beq.n	801097e <xPortStartScheduler+0x76>
 801096a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801096e:	f383 8811 	msr	BASEPRI, r3
 8010972:	f3bf 8f6f 	isb	sy
 8010976:	f3bf 8f4f 	dsb	sy
 801097a:	60bb      	str	r3, [r7, #8]
 801097c:	e7fe      	b.n	801097c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801097e:	4b17      	ldr	r3, [pc, #92]	; (80109dc <xPortStartScheduler+0xd4>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	021b      	lsls	r3, r3, #8
 8010984:	4a15      	ldr	r2, [pc, #84]	; (80109dc <xPortStartScheduler+0xd4>)
 8010986:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010988:	4b14      	ldr	r3, [pc, #80]	; (80109dc <xPortStartScheduler+0xd4>)
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010990:	4a12      	ldr	r2, [pc, #72]	; (80109dc <xPortStartScheduler+0xd4>)
 8010992:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	b2da      	uxtb	r2, r3
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801099c:	4b10      	ldr	r3, [pc, #64]	; (80109e0 <xPortStartScheduler+0xd8>)
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	4a0f      	ldr	r2, [pc, #60]	; (80109e0 <xPortStartScheduler+0xd8>)
 80109a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80109a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80109a8:	4b0d      	ldr	r3, [pc, #52]	; (80109e0 <xPortStartScheduler+0xd8>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	4a0c      	ldr	r2, [pc, #48]	; (80109e0 <xPortStartScheduler+0xd8>)
 80109ae:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80109b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80109b4:	f000 f8b0 	bl	8010b18 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80109b8:	4b0a      	ldr	r3, [pc, #40]	; (80109e4 <xPortStartScheduler+0xdc>)
 80109ba:	2200      	movs	r2, #0
 80109bc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80109be:	f7ff ff93 	bl	80108e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80109c2:	f7ff f8bf 	bl	800fb44 <vTaskSwitchContext>
	prvTaskExitError();
 80109c6:	f7ff ff51 	bl	801086c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80109ca:	2300      	movs	r3, #0
}
 80109cc:	4618      	mov	r0, r3
 80109ce:	3710      	adds	r7, #16
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}
 80109d4:	e000e400 	.word	0xe000e400
 80109d8:	20001040 	.word	0x20001040
 80109dc:	20001044 	.word	0x20001044
 80109e0:	e000ed20 	.word	0xe000ed20
 80109e4:	200000cc 	.word	0x200000cc

080109e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80109e8:	b480      	push	{r7}
 80109ea:	b083      	sub	sp, #12
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109f2:	f383 8811 	msr	BASEPRI, r3
 80109f6:	f3bf 8f6f 	isb	sy
 80109fa:	f3bf 8f4f 	dsb	sy
 80109fe:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010a00:	4b0e      	ldr	r3, [pc, #56]	; (8010a3c <vPortEnterCritical+0x54>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	3301      	adds	r3, #1
 8010a06:	4a0d      	ldr	r2, [pc, #52]	; (8010a3c <vPortEnterCritical+0x54>)
 8010a08:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010a0a:	4b0c      	ldr	r3, [pc, #48]	; (8010a3c <vPortEnterCritical+0x54>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	2b01      	cmp	r3, #1
 8010a10:	d10e      	bne.n	8010a30 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010a12:	4b0b      	ldr	r3, [pc, #44]	; (8010a40 <vPortEnterCritical+0x58>)
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	b2db      	uxtb	r3, r3
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d009      	beq.n	8010a30 <vPortEnterCritical+0x48>
 8010a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a20:	f383 8811 	msr	BASEPRI, r3
 8010a24:	f3bf 8f6f 	isb	sy
 8010a28:	f3bf 8f4f 	dsb	sy
 8010a2c:	603b      	str	r3, [r7, #0]
 8010a2e:	e7fe      	b.n	8010a2e <vPortEnterCritical+0x46>
	}
}
 8010a30:	bf00      	nop
 8010a32:	370c      	adds	r7, #12
 8010a34:	46bd      	mov	sp, r7
 8010a36:	bc80      	pop	{r7}
 8010a38:	4770      	bx	lr
 8010a3a:	bf00      	nop
 8010a3c:	200000cc 	.word	0x200000cc
 8010a40:	e000ed04 	.word	0xe000ed04

08010a44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010a44:	b480      	push	{r7}
 8010a46:	b083      	sub	sp, #12
 8010a48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010a4a:	4b10      	ldr	r3, [pc, #64]	; (8010a8c <vPortExitCritical+0x48>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d109      	bne.n	8010a66 <vPortExitCritical+0x22>
 8010a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a56:	f383 8811 	msr	BASEPRI, r3
 8010a5a:	f3bf 8f6f 	isb	sy
 8010a5e:	f3bf 8f4f 	dsb	sy
 8010a62:	607b      	str	r3, [r7, #4]
 8010a64:	e7fe      	b.n	8010a64 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8010a66:	4b09      	ldr	r3, [pc, #36]	; (8010a8c <vPortExitCritical+0x48>)
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	3b01      	subs	r3, #1
 8010a6c:	4a07      	ldr	r2, [pc, #28]	; (8010a8c <vPortExitCritical+0x48>)
 8010a6e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010a70:	4b06      	ldr	r3, [pc, #24]	; (8010a8c <vPortExitCritical+0x48>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d104      	bne.n	8010a82 <vPortExitCritical+0x3e>
 8010a78:	2300      	movs	r3, #0
 8010a7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010a7c:	683b      	ldr	r3, [r7, #0]
 8010a7e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8010a82:	bf00      	nop
 8010a84:	370c      	adds	r7, #12
 8010a86:	46bd      	mov	sp, r7
 8010a88:	bc80      	pop	{r7}
 8010a8a:	4770      	bx	lr
 8010a8c:	200000cc 	.word	0x200000cc

08010a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010a90:	f3ef 8009 	mrs	r0, PSP
 8010a94:	f3bf 8f6f 	isb	sy
 8010a98:	4b0d      	ldr	r3, [pc, #52]	; (8010ad0 <pxCurrentTCBConst>)
 8010a9a:	681a      	ldr	r2, [r3, #0]
 8010a9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010aa0:	6010      	str	r0, [r2, #0]
 8010aa2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8010aa6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010aaa:	f380 8811 	msr	BASEPRI, r0
 8010aae:	f7ff f849 	bl	800fb44 <vTaskSwitchContext>
 8010ab2:	f04f 0000 	mov.w	r0, #0
 8010ab6:	f380 8811 	msr	BASEPRI, r0
 8010aba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010abe:	6819      	ldr	r1, [r3, #0]
 8010ac0:	6808      	ldr	r0, [r1, #0]
 8010ac2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010ac6:	f380 8809 	msr	PSP, r0
 8010aca:	f3bf 8f6f 	isb	sy
 8010ace:	4770      	bx	lr

08010ad0 <pxCurrentTCBConst>:
 8010ad0:	20000a0c 	.word	0x20000a0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010ad4:	bf00      	nop
 8010ad6:	bf00      	nop

08010ad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b082      	sub	sp, #8
 8010adc:	af00      	add	r7, sp, #0
	__asm volatile
 8010ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ae2:	f383 8811 	msr	BASEPRI, r3
 8010ae6:	f3bf 8f6f 	isb	sy
 8010aea:	f3bf 8f4f 	dsb	sy
 8010aee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010af0:	f7fe ff6a 	bl	800f9c8 <xTaskIncrementTick>
 8010af4:	4603      	mov	r3, r0
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d003      	beq.n	8010b02 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010afa:	4b06      	ldr	r3, [pc, #24]	; (8010b14 <SysTick_Handler+0x3c>)
 8010afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b00:	601a      	str	r2, [r3, #0]
 8010b02:	2300      	movs	r3, #0
 8010b04:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010b06:	683b      	ldr	r3, [r7, #0]
 8010b08:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8010b0c:	bf00      	nop
 8010b0e:	3708      	adds	r7, #8
 8010b10:	46bd      	mov	sp, r7
 8010b12:	bd80      	pop	{r7, pc}
 8010b14:	e000ed04 	.word	0xe000ed04

08010b18 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010b18:	b480      	push	{r7}
 8010b1a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010b1c:	4b0a      	ldr	r3, [pc, #40]	; (8010b48 <vPortSetupTimerInterrupt+0x30>)
 8010b1e:	2200      	movs	r2, #0
 8010b20:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010b22:	4b0a      	ldr	r3, [pc, #40]	; (8010b4c <vPortSetupTimerInterrupt+0x34>)
 8010b24:	2200      	movs	r2, #0
 8010b26:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010b28:	4b09      	ldr	r3, [pc, #36]	; (8010b50 <vPortSetupTimerInterrupt+0x38>)
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	4a09      	ldr	r2, [pc, #36]	; (8010b54 <vPortSetupTimerInterrupt+0x3c>)
 8010b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8010b32:	099b      	lsrs	r3, r3, #6
 8010b34:	4a08      	ldr	r2, [pc, #32]	; (8010b58 <vPortSetupTimerInterrupt+0x40>)
 8010b36:	3b01      	subs	r3, #1
 8010b38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010b3a:	4b03      	ldr	r3, [pc, #12]	; (8010b48 <vPortSetupTimerInterrupt+0x30>)
 8010b3c:	2207      	movs	r2, #7
 8010b3e:	601a      	str	r2, [r3, #0]
}
 8010b40:	bf00      	nop
 8010b42:	46bd      	mov	sp, r7
 8010b44:	bc80      	pop	{r7}
 8010b46:	4770      	bx	lr
 8010b48:	e000e010 	.word	0xe000e010
 8010b4c:	e000e018 	.word	0xe000e018
 8010b50:	20000000 	.word	0x20000000
 8010b54:	10624dd3 	.word	0x10624dd3
 8010b58:	e000e014 	.word	0xe000e014

08010b5c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010b5c:	b480      	push	{r7}
 8010b5e:	b085      	sub	sp, #20
 8010b60:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010b62:	f3ef 8305 	mrs	r3, IPSR
 8010b66:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	2b0f      	cmp	r3, #15
 8010b6c:	d913      	bls.n	8010b96 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010b6e:	4a15      	ldr	r2, [pc, #84]	; (8010bc4 <vPortValidateInterruptPriority+0x68>)
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	4413      	add	r3, r2
 8010b74:	781b      	ldrb	r3, [r3, #0]
 8010b76:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010b78:	4b13      	ldr	r3, [pc, #76]	; (8010bc8 <vPortValidateInterruptPriority+0x6c>)
 8010b7a:	781b      	ldrb	r3, [r3, #0]
 8010b7c:	7afa      	ldrb	r2, [r7, #11]
 8010b7e:	429a      	cmp	r2, r3
 8010b80:	d209      	bcs.n	8010b96 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8010b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b86:	f383 8811 	msr	BASEPRI, r3
 8010b8a:	f3bf 8f6f 	isb	sy
 8010b8e:	f3bf 8f4f 	dsb	sy
 8010b92:	607b      	str	r3, [r7, #4]
 8010b94:	e7fe      	b.n	8010b94 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010b96:	4b0d      	ldr	r3, [pc, #52]	; (8010bcc <vPortValidateInterruptPriority+0x70>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8010b9e:	4b0c      	ldr	r3, [pc, #48]	; (8010bd0 <vPortValidateInterruptPriority+0x74>)
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	d909      	bls.n	8010bba <vPortValidateInterruptPriority+0x5e>
 8010ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010baa:	f383 8811 	msr	BASEPRI, r3
 8010bae:	f3bf 8f6f 	isb	sy
 8010bb2:	f3bf 8f4f 	dsb	sy
 8010bb6:	603b      	str	r3, [r7, #0]
 8010bb8:	e7fe      	b.n	8010bb8 <vPortValidateInterruptPriority+0x5c>
	}
 8010bba:	bf00      	nop
 8010bbc:	3714      	adds	r7, #20
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bc80      	pop	{r7}
 8010bc2:	4770      	bx	lr
 8010bc4:	e000e3f0 	.word	0xe000e3f0
 8010bc8:	20001040 	.word	0x20001040
 8010bcc:	e000ed0c 	.word	0xe000ed0c
 8010bd0:	20001044 	.word	0x20001044

08010bd4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b08a      	sub	sp, #40	; 0x28
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010bdc:	2300      	movs	r3, #0
 8010bde:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010be0:	f7fe fe3a 	bl	800f858 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010be4:	4b57      	ldr	r3, [pc, #348]	; (8010d44 <pvPortMalloc+0x170>)
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d101      	bne.n	8010bf0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010bec:	f000 f90c 	bl	8010e08 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010bf0:	4b55      	ldr	r3, [pc, #340]	; (8010d48 <pvPortMalloc+0x174>)
 8010bf2:	681a      	ldr	r2, [r3, #0]
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	4013      	ands	r3, r2
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	f040 808c 	bne.w	8010d16 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d01c      	beq.n	8010c3e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8010c04:	2208      	movs	r2, #8
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	4413      	add	r3, r2
 8010c0a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	f003 0307 	and.w	r3, r3, #7
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d013      	beq.n	8010c3e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	f023 0307 	bic.w	r3, r3, #7
 8010c1c:	3308      	adds	r3, #8
 8010c1e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	f003 0307 	and.w	r3, r3, #7
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d009      	beq.n	8010c3e <pvPortMalloc+0x6a>
 8010c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c2e:	f383 8811 	msr	BASEPRI, r3
 8010c32:	f3bf 8f6f 	isb	sy
 8010c36:	f3bf 8f4f 	dsb	sy
 8010c3a:	617b      	str	r3, [r7, #20]
 8010c3c:	e7fe      	b.n	8010c3c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d068      	beq.n	8010d16 <pvPortMalloc+0x142>
 8010c44:	4b41      	ldr	r3, [pc, #260]	; (8010d4c <pvPortMalloc+0x178>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	687a      	ldr	r2, [r7, #4]
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d863      	bhi.n	8010d16 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010c4e:	4b40      	ldr	r3, [pc, #256]	; (8010d50 <pvPortMalloc+0x17c>)
 8010c50:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010c52:	4b3f      	ldr	r3, [pc, #252]	; (8010d50 <pvPortMalloc+0x17c>)
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010c58:	e004      	b.n	8010c64 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8010c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c5c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c66:	685b      	ldr	r3, [r3, #4]
 8010c68:	687a      	ldr	r2, [r7, #4]
 8010c6a:	429a      	cmp	r2, r3
 8010c6c:	d903      	bls.n	8010c76 <pvPortMalloc+0xa2>
 8010c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d1f1      	bne.n	8010c5a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010c76:	4b33      	ldr	r3, [pc, #204]	; (8010d44 <pvPortMalloc+0x170>)
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010c7c:	429a      	cmp	r2, r3
 8010c7e:	d04a      	beq.n	8010d16 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010c80:	6a3b      	ldr	r3, [r7, #32]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	2208      	movs	r2, #8
 8010c86:	4413      	add	r3, r2
 8010c88:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c8c:	681a      	ldr	r2, [r3, #0]
 8010c8e:	6a3b      	ldr	r3, [r7, #32]
 8010c90:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c94:	685a      	ldr	r2, [r3, #4]
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	1ad2      	subs	r2, r2, r3
 8010c9a:	2308      	movs	r3, #8
 8010c9c:	005b      	lsls	r3, r3, #1
 8010c9e:	429a      	cmp	r2, r3
 8010ca0:	d91e      	bls.n	8010ce0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	4413      	add	r3, r2
 8010ca8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010caa:	69bb      	ldr	r3, [r7, #24]
 8010cac:	f003 0307 	and.w	r3, r3, #7
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d009      	beq.n	8010cc8 <pvPortMalloc+0xf4>
 8010cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cb8:	f383 8811 	msr	BASEPRI, r3
 8010cbc:	f3bf 8f6f 	isb	sy
 8010cc0:	f3bf 8f4f 	dsb	sy
 8010cc4:	613b      	str	r3, [r7, #16]
 8010cc6:	e7fe      	b.n	8010cc6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cca:	685a      	ldr	r2, [r3, #4]
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	1ad2      	subs	r2, r2, r3
 8010cd0:	69bb      	ldr	r3, [r7, #24]
 8010cd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd6:	687a      	ldr	r2, [r7, #4]
 8010cd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010cda:	69b8      	ldr	r0, [r7, #24]
 8010cdc:	f000 f8f6 	bl	8010ecc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010ce0:	4b1a      	ldr	r3, [pc, #104]	; (8010d4c <pvPortMalloc+0x178>)
 8010ce2:	681a      	ldr	r2, [r3, #0]
 8010ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ce6:	685b      	ldr	r3, [r3, #4]
 8010ce8:	1ad3      	subs	r3, r2, r3
 8010cea:	4a18      	ldr	r2, [pc, #96]	; (8010d4c <pvPortMalloc+0x178>)
 8010cec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010cee:	4b17      	ldr	r3, [pc, #92]	; (8010d4c <pvPortMalloc+0x178>)
 8010cf0:	681a      	ldr	r2, [r3, #0]
 8010cf2:	4b18      	ldr	r3, [pc, #96]	; (8010d54 <pvPortMalloc+0x180>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	429a      	cmp	r2, r3
 8010cf8:	d203      	bcs.n	8010d02 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010cfa:	4b14      	ldr	r3, [pc, #80]	; (8010d4c <pvPortMalloc+0x178>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	4a15      	ldr	r2, [pc, #84]	; (8010d54 <pvPortMalloc+0x180>)
 8010d00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d04:	685a      	ldr	r2, [r3, #4]
 8010d06:	4b10      	ldr	r3, [pc, #64]	; (8010d48 <pvPortMalloc+0x174>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	431a      	orrs	r2, r3
 8010d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d12:	2200      	movs	r2, #0
 8010d14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010d16:	f7fe fdad 	bl	800f874 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010d1a:	69fb      	ldr	r3, [r7, #28]
 8010d1c:	f003 0307 	and.w	r3, r3, #7
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d009      	beq.n	8010d38 <pvPortMalloc+0x164>
 8010d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d28:	f383 8811 	msr	BASEPRI, r3
 8010d2c:	f3bf 8f6f 	isb	sy
 8010d30:	f3bf 8f4f 	dsb	sy
 8010d34:	60fb      	str	r3, [r7, #12]
 8010d36:	e7fe      	b.n	8010d36 <pvPortMalloc+0x162>
	return pvReturn;
 8010d38:	69fb      	ldr	r3, [r7, #28]
}
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	3728      	adds	r7, #40	; 0x28
 8010d3e:	46bd      	mov	sp, r7
 8010d40:	bd80      	pop	{r7, pc}
 8010d42:	bf00      	nop
 8010d44:	20003760 	.word	0x20003760
 8010d48:	2000376c 	.word	0x2000376c
 8010d4c:	20003764 	.word	0x20003764
 8010d50:	20003758 	.word	0x20003758
 8010d54:	20003768 	.word	0x20003768

08010d58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	b086      	sub	sp, #24
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d046      	beq.n	8010df8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010d6a:	2308      	movs	r3, #8
 8010d6c:	425b      	negs	r3, r3
 8010d6e:	697a      	ldr	r2, [r7, #20]
 8010d70:	4413      	add	r3, r2
 8010d72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010d74:	697b      	ldr	r3, [r7, #20]
 8010d76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010d78:	693b      	ldr	r3, [r7, #16]
 8010d7a:	685a      	ldr	r2, [r3, #4]
 8010d7c:	4b20      	ldr	r3, [pc, #128]	; (8010e00 <vPortFree+0xa8>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	4013      	ands	r3, r2
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d109      	bne.n	8010d9a <vPortFree+0x42>
 8010d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d8a:	f383 8811 	msr	BASEPRI, r3
 8010d8e:	f3bf 8f6f 	isb	sy
 8010d92:	f3bf 8f4f 	dsb	sy
 8010d96:	60fb      	str	r3, [r7, #12]
 8010d98:	e7fe      	b.n	8010d98 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010d9a:	693b      	ldr	r3, [r7, #16]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d009      	beq.n	8010db6 <vPortFree+0x5e>
 8010da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010da6:	f383 8811 	msr	BASEPRI, r3
 8010daa:	f3bf 8f6f 	isb	sy
 8010dae:	f3bf 8f4f 	dsb	sy
 8010db2:	60bb      	str	r3, [r7, #8]
 8010db4:	e7fe      	b.n	8010db4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010db6:	693b      	ldr	r3, [r7, #16]
 8010db8:	685a      	ldr	r2, [r3, #4]
 8010dba:	4b11      	ldr	r3, [pc, #68]	; (8010e00 <vPortFree+0xa8>)
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	4013      	ands	r3, r2
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d019      	beq.n	8010df8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010dc4:	693b      	ldr	r3, [r7, #16]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d115      	bne.n	8010df8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010dcc:	693b      	ldr	r3, [r7, #16]
 8010dce:	685a      	ldr	r2, [r3, #4]
 8010dd0:	4b0b      	ldr	r3, [pc, #44]	; (8010e00 <vPortFree+0xa8>)
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	43db      	mvns	r3, r3
 8010dd6:	401a      	ands	r2, r3
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010ddc:	f7fe fd3c 	bl	800f858 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	685a      	ldr	r2, [r3, #4]
 8010de4:	4b07      	ldr	r3, [pc, #28]	; (8010e04 <vPortFree+0xac>)
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	4413      	add	r3, r2
 8010dea:	4a06      	ldr	r2, [pc, #24]	; (8010e04 <vPortFree+0xac>)
 8010dec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010dee:	6938      	ldr	r0, [r7, #16]
 8010df0:	f000 f86c 	bl	8010ecc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8010df4:	f7fe fd3e 	bl	800f874 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010df8:	bf00      	nop
 8010dfa:	3718      	adds	r7, #24
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}
 8010e00:	2000376c 	.word	0x2000376c
 8010e04:	20003764 	.word	0x20003764

08010e08 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010e08:	b480      	push	{r7}
 8010e0a:	b085      	sub	sp, #20
 8010e0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010e0e:	f242 7310 	movw	r3, #10000	; 0x2710
 8010e12:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010e14:	4b27      	ldr	r3, [pc, #156]	; (8010eb4 <prvHeapInit+0xac>)
 8010e16:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	f003 0307 	and.w	r3, r3, #7
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d00c      	beq.n	8010e3c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	3307      	adds	r3, #7
 8010e26:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	f023 0307 	bic.w	r3, r3, #7
 8010e2e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010e30:	68ba      	ldr	r2, [r7, #8]
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	1ad3      	subs	r3, r2, r3
 8010e36:	4a1f      	ldr	r2, [pc, #124]	; (8010eb4 <prvHeapInit+0xac>)
 8010e38:	4413      	add	r3, r2
 8010e3a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010e40:	4a1d      	ldr	r2, [pc, #116]	; (8010eb8 <prvHeapInit+0xb0>)
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010e46:	4b1c      	ldr	r3, [pc, #112]	; (8010eb8 <prvHeapInit+0xb0>)
 8010e48:	2200      	movs	r2, #0
 8010e4a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	68ba      	ldr	r2, [r7, #8]
 8010e50:	4413      	add	r3, r2
 8010e52:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010e54:	2208      	movs	r2, #8
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	1a9b      	subs	r3, r3, r2
 8010e5a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	f023 0307 	bic.w	r3, r3, #7
 8010e62:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	4a15      	ldr	r2, [pc, #84]	; (8010ebc <prvHeapInit+0xb4>)
 8010e68:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010e6a:	4b14      	ldr	r3, [pc, #80]	; (8010ebc <prvHeapInit+0xb4>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010e72:	4b12      	ldr	r3, [pc, #72]	; (8010ebc <prvHeapInit+0xb4>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	2200      	movs	r2, #0
 8010e78:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010e7e:	683b      	ldr	r3, [r7, #0]
 8010e80:	68fa      	ldr	r2, [r7, #12]
 8010e82:	1ad2      	subs	r2, r2, r3
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010e88:	4b0c      	ldr	r3, [pc, #48]	; (8010ebc <prvHeapInit+0xb4>)
 8010e8a:	681a      	ldr	r2, [r3, #0]
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010e90:	683b      	ldr	r3, [r7, #0]
 8010e92:	685b      	ldr	r3, [r3, #4]
 8010e94:	4a0a      	ldr	r2, [pc, #40]	; (8010ec0 <prvHeapInit+0xb8>)
 8010e96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	685b      	ldr	r3, [r3, #4]
 8010e9c:	4a09      	ldr	r2, [pc, #36]	; (8010ec4 <prvHeapInit+0xbc>)
 8010e9e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010ea0:	4b09      	ldr	r3, [pc, #36]	; (8010ec8 <prvHeapInit+0xc0>)
 8010ea2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010ea6:	601a      	str	r2, [r3, #0]
}
 8010ea8:	bf00      	nop
 8010eaa:	3714      	adds	r7, #20
 8010eac:	46bd      	mov	sp, r7
 8010eae:	bc80      	pop	{r7}
 8010eb0:	4770      	bx	lr
 8010eb2:	bf00      	nop
 8010eb4:	20001048 	.word	0x20001048
 8010eb8:	20003758 	.word	0x20003758
 8010ebc:	20003760 	.word	0x20003760
 8010ec0:	20003768 	.word	0x20003768
 8010ec4:	20003764 	.word	0x20003764
 8010ec8:	2000376c 	.word	0x2000376c

08010ecc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010ecc:	b480      	push	{r7}
 8010ece:	b085      	sub	sp, #20
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010ed4:	4b27      	ldr	r3, [pc, #156]	; (8010f74 <prvInsertBlockIntoFreeList+0xa8>)
 8010ed6:	60fb      	str	r3, [r7, #12]
 8010ed8:	e002      	b.n	8010ee0 <prvInsertBlockIntoFreeList+0x14>
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	60fb      	str	r3, [r7, #12]
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	687a      	ldr	r2, [r7, #4]
 8010ee6:	429a      	cmp	r2, r3
 8010ee8:	d8f7      	bhi.n	8010eda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	685b      	ldr	r3, [r3, #4]
 8010ef2:	68ba      	ldr	r2, [r7, #8]
 8010ef4:	4413      	add	r3, r2
 8010ef6:	687a      	ldr	r2, [r7, #4]
 8010ef8:	429a      	cmp	r2, r3
 8010efa:	d108      	bne.n	8010f0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	685a      	ldr	r2, [r3, #4]
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	685b      	ldr	r3, [r3, #4]
 8010f04:	441a      	add	r2, r3
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	685b      	ldr	r3, [r3, #4]
 8010f16:	68ba      	ldr	r2, [r7, #8]
 8010f18:	441a      	add	r2, r3
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	429a      	cmp	r2, r3
 8010f20:	d118      	bne.n	8010f54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	681a      	ldr	r2, [r3, #0]
 8010f26:	4b14      	ldr	r3, [pc, #80]	; (8010f78 <prvInsertBlockIntoFreeList+0xac>)
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	429a      	cmp	r2, r3
 8010f2c:	d00d      	beq.n	8010f4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	685a      	ldr	r2, [r3, #4]
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	685b      	ldr	r3, [r3, #4]
 8010f38:	441a      	add	r2, r3
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	681a      	ldr	r2, [r3, #0]
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	601a      	str	r2, [r3, #0]
 8010f48:	e008      	b.n	8010f5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010f4a:	4b0b      	ldr	r3, [pc, #44]	; (8010f78 <prvInsertBlockIntoFreeList+0xac>)
 8010f4c:	681a      	ldr	r2, [r3, #0]
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	601a      	str	r2, [r3, #0]
 8010f52:	e003      	b.n	8010f5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	681a      	ldr	r2, [r3, #0]
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010f5c:	68fa      	ldr	r2, [r7, #12]
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	429a      	cmp	r2, r3
 8010f62:	d002      	beq.n	8010f6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	687a      	ldr	r2, [r7, #4]
 8010f68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f6a:	bf00      	nop
 8010f6c:	3714      	adds	r7, #20
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bc80      	pop	{r7}
 8010f72:	4770      	bx	lr
 8010f74:	20003758 	.word	0x20003758
 8010f78:	20003760 	.word	0x20003760

08010f7c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010f80:	2200      	movs	r2, #0
 8010f82:	4914      	ldr	r1, [pc, #80]	; (8010fd4 <MX_USB_DEVICE_Init+0x58>)
 8010f84:	4814      	ldr	r0, [pc, #80]	; (8010fd8 <MX_USB_DEVICE_Init+0x5c>)
 8010f86:	f7fc f941 	bl	800d20c <USBD_Init>
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d002      	beq.n	8010f96 <MX_USB_DEVICE_Init+0x1a>
  {
    Error_Handler(1);
 8010f90:	2001      	movs	r0, #1
 8010f92:	f7f1 ff21 	bl	8002dd8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8010f96:	4911      	ldr	r1, [pc, #68]	; (8010fdc <MX_USB_DEVICE_Init+0x60>)
 8010f98:	480f      	ldr	r0, [pc, #60]	; (8010fd8 <MX_USB_DEVICE_Init+0x5c>)
 8010f9a:	f7fc f962 	bl	800d262 <USBD_RegisterClass>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d002      	beq.n	8010faa <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler(1);
 8010fa4:	2001      	movs	r0, #1
 8010fa6:	f7f1 ff17 	bl	8002dd8 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8010faa:	490d      	ldr	r1, [pc, #52]	; (8010fe0 <MX_USB_DEVICE_Init+0x64>)
 8010fac:	480a      	ldr	r0, [pc, #40]	; (8010fd8 <MX_USB_DEVICE_Init+0x5c>)
 8010fae:	f7fb f90f 	bl	800c1d0 <USBD_MSC_RegisterStorage>
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d002      	beq.n	8010fbe <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler(1);
 8010fb8:	2001      	movs	r0, #1
 8010fba:	f7f1 ff0d 	bl	8002dd8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010fbe:	4806      	ldr	r0, [pc, #24]	; (8010fd8 <MX_USB_DEVICE_Init+0x5c>)
 8010fc0:	f7fc f968 	bl	800d294 <USBD_Start>
 8010fc4:	4603      	mov	r3, r0
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d002      	beq.n	8010fd0 <MX_USB_DEVICE_Init+0x54>
  {
    Error_Handler(1);
 8010fca:	2001      	movs	r0, #1
 8010fcc:	f7f1 ff04 	bl	8002dd8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010fd0:	bf00      	nop
 8010fd2:	bd80      	pop	{r7, pc}
 8010fd4:	200000d0 	.word	0x200000d0
 8010fd8:	20004440 	.word	0x20004440
 8010fdc:	20000028 	.word	0x20000028
 8010fe0:	20000120 	.word	0x20000120

08010fe4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fe4:	b480      	push	{r7}
 8010fe6:	b083      	sub	sp, #12
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	4603      	mov	r3, r0
 8010fec:	6039      	str	r1, [r7, #0]
 8010fee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010ff0:	683b      	ldr	r3, [r7, #0]
 8010ff2:	2212      	movs	r2, #18
 8010ff4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010ff6:	4b03      	ldr	r3, [pc, #12]	; (8011004 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	370c      	adds	r7, #12
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bc80      	pop	{r7}
 8011000:	4770      	bx	lr
 8011002:	bf00      	nop
 8011004:	200000ec 	.word	0x200000ec

08011008 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011008:	b480      	push	{r7}
 801100a:	b083      	sub	sp, #12
 801100c:	af00      	add	r7, sp, #0
 801100e:	4603      	mov	r3, r0
 8011010:	6039      	str	r1, [r7, #0]
 8011012:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011014:	683b      	ldr	r3, [r7, #0]
 8011016:	2204      	movs	r2, #4
 8011018:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801101a:	4b03      	ldr	r3, [pc, #12]	; (8011028 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801101c:	4618      	mov	r0, r3
 801101e:	370c      	adds	r7, #12
 8011020:	46bd      	mov	sp, r7
 8011022:	bc80      	pop	{r7}
 8011024:	4770      	bx	lr
 8011026:	bf00      	nop
 8011028:	20000100 	.word	0x20000100

0801102c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801102c:	b580      	push	{r7, lr}
 801102e:	b082      	sub	sp, #8
 8011030:	af00      	add	r7, sp, #0
 8011032:	4603      	mov	r3, r0
 8011034:	6039      	str	r1, [r7, #0]
 8011036:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011038:	79fb      	ldrb	r3, [r7, #7]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d105      	bne.n	801104a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801103e:	683a      	ldr	r2, [r7, #0]
 8011040:	4907      	ldr	r1, [pc, #28]	; (8011060 <USBD_FS_ProductStrDescriptor+0x34>)
 8011042:	4808      	ldr	r0, [pc, #32]	; (8011064 <USBD_FS_ProductStrDescriptor+0x38>)
 8011044:	f7fd f81d 	bl	800e082 <USBD_GetString>
 8011048:	e004      	b.n	8011054 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801104a:	683a      	ldr	r2, [r7, #0]
 801104c:	4904      	ldr	r1, [pc, #16]	; (8011060 <USBD_FS_ProductStrDescriptor+0x34>)
 801104e:	4805      	ldr	r0, [pc, #20]	; (8011064 <USBD_FS_ProductStrDescriptor+0x38>)
 8011050:	f7fd f817 	bl	800e082 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011054:	4b02      	ldr	r3, [pc, #8]	; (8011060 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011056:	4618      	mov	r0, r3
 8011058:	3708      	adds	r7, #8
 801105a:	46bd      	mov	sp, r7
 801105c:	bd80      	pop	{r7, pc}
 801105e:	bf00      	nop
 8011060:	200046dc 	.word	0x200046dc
 8011064:	08015eac 	.word	0x08015eac

08011068 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011068:	b580      	push	{r7, lr}
 801106a:	b082      	sub	sp, #8
 801106c:	af00      	add	r7, sp, #0
 801106e:	4603      	mov	r3, r0
 8011070:	6039      	str	r1, [r7, #0]
 8011072:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011074:	683a      	ldr	r2, [r7, #0]
 8011076:	4904      	ldr	r1, [pc, #16]	; (8011088 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011078:	4804      	ldr	r0, [pc, #16]	; (801108c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801107a:	f7fd f802 	bl	800e082 <USBD_GetString>
  return USBD_StrDesc;
 801107e:	4b02      	ldr	r3, [pc, #8]	; (8011088 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011080:	4618      	mov	r0, r3
 8011082:	3708      	adds	r7, #8
 8011084:	46bd      	mov	sp, r7
 8011086:	bd80      	pop	{r7, pc}
 8011088:	200046dc 	.word	0x200046dc
 801108c:	08015ec0 	.word	0x08015ec0

08011090 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b082      	sub	sp, #8
 8011094:	af00      	add	r7, sp, #0
 8011096:	4603      	mov	r3, r0
 8011098:	6039      	str	r1, [r7, #0]
 801109a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	221a      	movs	r2, #26
 80110a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80110a2:	f000 f843 	bl	801112c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80110a6:	4b02      	ldr	r3, [pc, #8]	; (80110b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80110a8:	4618      	mov	r0, r3
 80110aa:	3708      	adds	r7, #8
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}
 80110b0:	20000104 	.word	0x20000104

080110b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80110b4:	b580      	push	{r7, lr}
 80110b6:	b082      	sub	sp, #8
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	4603      	mov	r3, r0
 80110bc:	6039      	str	r1, [r7, #0]
 80110be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80110c0:	79fb      	ldrb	r3, [r7, #7]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d105      	bne.n	80110d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80110c6:	683a      	ldr	r2, [r7, #0]
 80110c8:	4907      	ldr	r1, [pc, #28]	; (80110e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80110ca:	4808      	ldr	r0, [pc, #32]	; (80110ec <USBD_FS_ConfigStrDescriptor+0x38>)
 80110cc:	f7fc ffd9 	bl	800e082 <USBD_GetString>
 80110d0:	e004      	b.n	80110dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80110d2:	683a      	ldr	r2, [r7, #0]
 80110d4:	4904      	ldr	r1, [pc, #16]	; (80110e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80110d6:	4805      	ldr	r0, [pc, #20]	; (80110ec <USBD_FS_ConfigStrDescriptor+0x38>)
 80110d8:	f7fc ffd3 	bl	800e082 <USBD_GetString>
  }
  return USBD_StrDesc;
 80110dc:	4b02      	ldr	r3, [pc, #8]	; (80110e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80110de:	4618      	mov	r0, r3
 80110e0:	3708      	adds	r7, #8
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}
 80110e6:	bf00      	nop
 80110e8:	200046dc 	.word	0x200046dc
 80110ec:	08015ed4 	.word	0x08015ed4

080110f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b082      	sub	sp, #8
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	4603      	mov	r3, r0
 80110f8:	6039      	str	r1, [r7, #0]
 80110fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80110fc:	79fb      	ldrb	r3, [r7, #7]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d105      	bne.n	801110e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011102:	683a      	ldr	r2, [r7, #0]
 8011104:	4907      	ldr	r1, [pc, #28]	; (8011124 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011106:	4808      	ldr	r0, [pc, #32]	; (8011128 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011108:	f7fc ffbb 	bl	800e082 <USBD_GetString>
 801110c:	e004      	b.n	8011118 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801110e:	683a      	ldr	r2, [r7, #0]
 8011110:	4904      	ldr	r1, [pc, #16]	; (8011124 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011112:	4805      	ldr	r0, [pc, #20]	; (8011128 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011114:	f7fc ffb5 	bl	800e082 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011118:	4b02      	ldr	r3, [pc, #8]	; (8011124 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801111a:	4618      	mov	r0, r3
 801111c:	3708      	adds	r7, #8
 801111e:	46bd      	mov	sp, r7
 8011120:	bd80      	pop	{r7, pc}
 8011122:	bf00      	nop
 8011124:	200046dc 	.word	0x200046dc
 8011128:	08015ee0 	.word	0x08015ee0

0801112c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801112c:	b580      	push	{r7, lr}
 801112e:	b084      	sub	sp, #16
 8011130:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011132:	4b0f      	ldr	r3, [pc, #60]	; (8011170 <Get_SerialNum+0x44>)
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011138:	4b0e      	ldr	r3, [pc, #56]	; (8011174 <Get_SerialNum+0x48>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801113e:	4b0e      	ldr	r3, [pc, #56]	; (8011178 <Get_SerialNum+0x4c>)
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011144:	68fa      	ldr	r2, [r7, #12]
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	4413      	add	r3, r2
 801114a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d009      	beq.n	8011166 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011152:	2208      	movs	r2, #8
 8011154:	4909      	ldr	r1, [pc, #36]	; (801117c <Get_SerialNum+0x50>)
 8011156:	68f8      	ldr	r0, [r7, #12]
 8011158:	f000 f814 	bl	8011184 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801115c:	2204      	movs	r2, #4
 801115e:	4908      	ldr	r1, [pc, #32]	; (8011180 <Get_SerialNum+0x54>)
 8011160:	68b8      	ldr	r0, [r7, #8]
 8011162:	f000 f80f 	bl	8011184 <IntToUnicode>
  }
}
 8011166:	bf00      	nop
 8011168:	3710      	adds	r7, #16
 801116a:	46bd      	mov	sp, r7
 801116c:	bd80      	pop	{r7, pc}
 801116e:	bf00      	nop
 8011170:	1ff800d0 	.word	0x1ff800d0
 8011174:	1ff800d4 	.word	0x1ff800d4
 8011178:	1ff800d8 	.word	0x1ff800d8
 801117c:	20000106 	.word	0x20000106
 8011180:	20000116 	.word	0x20000116

08011184 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011184:	b480      	push	{r7}
 8011186:	b087      	sub	sp, #28
 8011188:	af00      	add	r7, sp, #0
 801118a:	60f8      	str	r0, [r7, #12]
 801118c:	60b9      	str	r1, [r7, #8]
 801118e:	4613      	mov	r3, r2
 8011190:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011192:	2300      	movs	r3, #0
 8011194:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011196:	2300      	movs	r3, #0
 8011198:	75fb      	strb	r3, [r7, #23]
 801119a:	e027      	b.n	80111ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	0f1b      	lsrs	r3, r3, #28
 80111a0:	2b09      	cmp	r3, #9
 80111a2:	d80b      	bhi.n	80111bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	0f1b      	lsrs	r3, r3, #28
 80111a8:	b2da      	uxtb	r2, r3
 80111aa:	7dfb      	ldrb	r3, [r7, #23]
 80111ac:	005b      	lsls	r3, r3, #1
 80111ae:	4619      	mov	r1, r3
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	440b      	add	r3, r1
 80111b4:	3230      	adds	r2, #48	; 0x30
 80111b6:	b2d2      	uxtb	r2, r2
 80111b8:	701a      	strb	r2, [r3, #0]
 80111ba:	e00a      	b.n	80111d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	0f1b      	lsrs	r3, r3, #28
 80111c0:	b2da      	uxtb	r2, r3
 80111c2:	7dfb      	ldrb	r3, [r7, #23]
 80111c4:	005b      	lsls	r3, r3, #1
 80111c6:	4619      	mov	r1, r3
 80111c8:	68bb      	ldr	r3, [r7, #8]
 80111ca:	440b      	add	r3, r1
 80111cc:	3237      	adds	r2, #55	; 0x37
 80111ce:	b2d2      	uxtb	r2, r2
 80111d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	011b      	lsls	r3, r3, #4
 80111d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80111d8:	7dfb      	ldrb	r3, [r7, #23]
 80111da:	005b      	lsls	r3, r3, #1
 80111dc:	3301      	adds	r3, #1
 80111de:	68ba      	ldr	r2, [r7, #8]
 80111e0:	4413      	add	r3, r2
 80111e2:	2200      	movs	r2, #0
 80111e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80111e6:	7dfb      	ldrb	r3, [r7, #23]
 80111e8:	3301      	adds	r3, #1
 80111ea:	75fb      	strb	r3, [r7, #23]
 80111ec:	7dfa      	ldrb	r2, [r7, #23]
 80111ee:	79fb      	ldrb	r3, [r7, #7]
 80111f0:	429a      	cmp	r2, r3
 80111f2:	d3d3      	bcc.n	801119c <IntToUnicode+0x18>
  }
}
 80111f4:	bf00      	nop
 80111f6:	371c      	adds	r7, #28
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bc80      	pop	{r7}
 80111fc:	4770      	bx	lr

080111fe <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80111fe:	b480      	push	{r7}
 8011200:	b083      	sub	sp, #12
 8011202:	af00      	add	r7, sp, #0
 8011204:	4603      	mov	r3, r0
 8011206:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8011208:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 801120a:	4618      	mov	r0, r3
 801120c:	370c      	adds	r7, #12
 801120e:	46bd      	mov	sp, r7
 8011210:	bc80      	pop	{r7}
 8011212:	4770      	bx	lr

08011214 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8011214:	b480      	push	{r7}
 8011216:	b085      	sub	sp, #20
 8011218:	af00      	add	r7, sp, #0
 801121a:	4603      	mov	r3, r0
 801121c:	60b9      	str	r1, [r7, #8]
 801121e:	607a      	str	r2, [r7, #4]
 8011220:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 8011222:	68bb      	ldr	r3, [r7, #8]
 8011224:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011228:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011230:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 8011232:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011234:	4618      	mov	r0, r3
 8011236:	3714      	adds	r7, #20
 8011238:	46bd      	mov	sp, r7
 801123a:	bc80      	pop	{r7}
 801123c:	4770      	bx	lr

0801123e <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 801123e:	b480      	push	{r7}
 8011240:	b083      	sub	sp, #12
 8011242:	af00      	add	r7, sp, #0
 8011244:	4603      	mov	r3, r0
 8011246:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011248:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801124a:	4618      	mov	r0, r3
 801124c:	370c      	adds	r7, #12
 801124e:	46bd      	mov	sp, r7
 8011250:	bc80      	pop	{r7}
 8011252:	4770      	bx	lr

08011254 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8011254:	b480      	push	{r7}
 8011256:	b083      	sub	sp, #12
 8011258:	af00      	add	r7, sp, #0
 801125a:	4603      	mov	r3, r0
 801125c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 801125e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011260:	4618      	mov	r0, r3
 8011262:	370c      	adds	r7, #12
 8011264:	46bd      	mov	sp, r7
 8011266:	bc80      	pop	{r7}
 8011268:	4770      	bx	lr

0801126a <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 801126a:	b480      	push	{r7}
 801126c:	b085      	sub	sp, #20
 801126e:	af00      	add	r7, sp, #0
 8011270:	60b9      	str	r1, [r7, #8]
 8011272:	607a      	str	r2, [r7, #4]
 8011274:	461a      	mov	r2, r3
 8011276:	4603      	mov	r3, r0
 8011278:	73fb      	strb	r3, [r7, #15]
 801127a:	4613      	mov	r3, r2
 801127c:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 801127e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011280:	4618      	mov	r0, r3
 8011282:	3714      	adds	r7, #20
 8011284:	46bd      	mov	sp, r7
 8011286:	bc80      	pop	{r7}
 8011288:	4770      	bx	lr

0801128a <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 801128a:	b480      	push	{r7}
 801128c:	b085      	sub	sp, #20
 801128e:	af00      	add	r7, sp, #0
 8011290:	60b9      	str	r1, [r7, #8]
 8011292:	607a      	str	r2, [r7, #4]
 8011294:	461a      	mov	r2, r3
 8011296:	4603      	mov	r3, r0
 8011298:	73fb      	strb	r3, [r7, #15]
 801129a:	4613      	mov	r3, r2
 801129c:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
 801129e:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 80112a0:	4618      	mov	r0, r3
 80112a2:	3714      	adds	r7, #20
 80112a4:	46bd      	mov	sp, r7
 80112a6:	bc80      	pop	{r7}
 80112a8:	4770      	bx	lr

080112aa <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 80112aa:	b480      	push	{r7}
 80112ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 80112ae:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80112b0:	4618      	mov	r0, r3
 80112b2:	46bd      	mov	sp, r7
 80112b4:	bc80      	pop	{r7}
 80112b6:	4770      	bx	lr

080112b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	b084      	sub	sp, #16
 80112bc:	af00      	add	r7, sp, #0
 80112be:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	4a0d      	ldr	r2, [pc, #52]	; (80112fc <HAL_PCD_MspInit+0x44>)
 80112c6:	4293      	cmp	r3, r2
 80112c8:	d113      	bne.n	80112f2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80112ca:	4b0d      	ldr	r3, [pc, #52]	; (8011300 <HAL_PCD_MspInit+0x48>)
 80112cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112ce:	4a0c      	ldr	r2, [pc, #48]	; (8011300 <HAL_PCD_MspInit+0x48>)
 80112d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80112d4:	6253      	str	r3, [r2, #36]	; 0x24
 80112d6:	4b0a      	ldr	r3, [pc, #40]	; (8011300 <HAL_PCD_MspInit+0x48>)
 80112d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80112de:	60fb      	str	r3, [r7, #12]
 80112e0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80112e2:	2200      	movs	r2, #0
 80112e4:	2100      	movs	r1, #0
 80112e6:	2014      	movs	r0, #20
 80112e8:	f7f3 fcab 	bl	8004c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80112ec:	2014      	movs	r0, #20
 80112ee:	f7f3 fcc4 	bl	8004c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80112f2:	bf00      	nop
 80112f4:	3710      	adds	r7, #16
 80112f6:	46bd      	mov	sp, r7
 80112f8:	bd80      	pop	{r7, pc}
 80112fa:	bf00      	nop
 80112fc:	40005c00 	.word	0x40005c00
 8011300:	40023800 	.word	0x40023800

08011304 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b082      	sub	sp, #8
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8011318:	4619      	mov	r1, r3
 801131a:	4610      	mov	r0, r2
 801131c:	f7fc f802 	bl	800d324 <USBD_LL_SetupStage>
}
 8011320:	bf00      	nop
 8011322:	3708      	adds	r7, #8
 8011324:	46bd      	mov	sp, r7
 8011326:	bd80      	pop	{r7, pc}

08011328 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b082      	sub	sp, #8
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
 8011330:	460b      	mov	r3, r1
 8011332:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 801133a:	78fa      	ldrb	r2, [r7, #3]
 801133c:	6879      	ldr	r1, [r7, #4]
 801133e:	4613      	mov	r3, r2
 8011340:	009b      	lsls	r3, r3, #2
 8011342:	4413      	add	r3, r2
 8011344:	00db      	lsls	r3, r3, #3
 8011346:	440b      	add	r3, r1
 8011348:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 801134c:	681a      	ldr	r2, [r3, #0]
 801134e:	78fb      	ldrb	r3, [r7, #3]
 8011350:	4619      	mov	r1, r3
 8011352:	f7fc f832 	bl	800d3ba <USBD_LL_DataOutStage>
}
 8011356:	bf00      	nop
 8011358:	3708      	adds	r7, #8
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}

0801135e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801135e:	b580      	push	{r7, lr}
 8011360:	b082      	sub	sp, #8
 8011362:	af00      	add	r7, sp, #0
 8011364:	6078      	str	r0, [r7, #4]
 8011366:	460b      	mov	r3, r1
 8011368:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8011370:	78fa      	ldrb	r2, [r7, #3]
 8011372:	6879      	ldr	r1, [r7, #4]
 8011374:	4613      	mov	r3, r2
 8011376:	009b      	lsls	r3, r3, #2
 8011378:	4413      	add	r3, r2
 801137a:	00db      	lsls	r3, r3, #3
 801137c:	440b      	add	r3, r1
 801137e:	333c      	adds	r3, #60	; 0x3c
 8011380:	681a      	ldr	r2, [r3, #0]
 8011382:	78fb      	ldrb	r3, [r7, #3]
 8011384:	4619      	mov	r1, r3
 8011386:	f7fc f889 	bl	800d49c <USBD_LL_DataInStage>
}
 801138a:	bf00      	nop
 801138c:	3708      	adds	r7, #8
 801138e:	46bd      	mov	sp, r7
 8011390:	bd80      	pop	{r7, pc}

08011392 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011392:	b580      	push	{r7, lr}
 8011394:	b082      	sub	sp, #8
 8011396:	af00      	add	r7, sp, #0
 8011398:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80113a0:	4618      	mov	r0, r3
 80113a2:	f7fc f994 	bl	800d6ce <USBD_LL_SOF>
}
 80113a6:	bf00      	nop
 80113a8:	3708      	adds	r7, #8
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bd80      	pop	{r7, pc}

080113ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113ae:	b580      	push	{r7, lr}
 80113b0:	b084      	sub	sp, #16
 80113b2:	af00      	add	r7, sp, #0
 80113b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80113b6:	2301      	movs	r3, #1
 80113b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	689b      	ldr	r3, [r3, #8]
 80113be:	2b02      	cmp	r3, #2
 80113c0:	d002      	beq.n	80113c8 <HAL_PCD_ResetCallback+0x1a>
  {
    Error_Handler(1);
 80113c2:	2001      	movs	r0, #1
 80113c4:	f7f1 fd08 	bl	8002dd8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80113ce:	7bfa      	ldrb	r2, [r7, #15]
 80113d0:	4611      	mov	r1, r2
 80113d2:	4618      	mov	r0, r3
 80113d4:	f7fc f948 	bl	800d668 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80113de:	4618      	mov	r0, r3
 80113e0:	f7fc f901 	bl	800d5e6 <USBD_LL_Reset>
}
 80113e4:	bf00      	nop
 80113e6:	3710      	adds	r7, #16
 80113e8:	46bd      	mov	sp, r7
 80113ea:	bd80      	pop	{r7, pc}

080113ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b082      	sub	sp, #8
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80113fa:	4618      	mov	r0, r3
 80113fc:	f7fc f943 	bl	800d686 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	699b      	ldr	r3, [r3, #24]
 8011404:	2b00      	cmp	r3, #0
 8011406:	d005      	beq.n	8011414 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011408:	4b04      	ldr	r3, [pc, #16]	; (801141c <HAL_PCD_SuspendCallback+0x30>)
 801140a:	691b      	ldr	r3, [r3, #16]
 801140c:	4a03      	ldr	r2, [pc, #12]	; (801141c <HAL_PCD_SuspendCallback+0x30>)
 801140e:	f043 0306 	orr.w	r3, r3, #6
 8011412:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011414:	bf00      	nop
 8011416:	3708      	adds	r7, #8
 8011418:	46bd      	mov	sp, r7
 801141a:	bd80      	pop	{r7, pc}
 801141c:	e000ed00 	.word	0xe000ed00

08011420 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b082      	sub	sp, #8
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 801142e:	4618      	mov	r0, r3
 8011430:	f7fc f93d 	bl	800d6ae <USBD_LL_Resume>
}
 8011434:	bf00      	nop
 8011436:	3708      	adds	r7, #8
 8011438:	46bd      	mov	sp, r7
 801143a:	bd80      	pop	{r7, pc}

0801143c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b082      	sub	sp, #8
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8011444:	4a23      	ldr	r2, [pc, #140]	; (80114d4 <USBD_LL_Init+0x98>)
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	4a21      	ldr	r2, [pc, #132]	; (80114d4 <USBD_LL_Init+0x98>)
 8011450:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 8011454:	4b1f      	ldr	r3, [pc, #124]	; (80114d4 <USBD_LL_Init+0x98>)
 8011456:	4a20      	ldr	r2, [pc, #128]	; (80114d8 <USBD_LL_Init+0x9c>)
 8011458:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801145a:	4b1e      	ldr	r3, [pc, #120]	; (80114d4 <USBD_LL_Init+0x98>)
 801145c:	2208      	movs	r2, #8
 801145e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011460:	4b1c      	ldr	r3, [pc, #112]	; (80114d4 <USBD_LL_Init+0x98>)
 8011462:	2202      	movs	r2, #2
 8011464:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011466:	4b1b      	ldr	r3, [pc, #108]	; (80114d4 <USBD_LL_Init+0x98>)
 8011468:	2202      	movs	r2, #2
 801146a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801146c:	4b19      	ldr	r3, [pc, #100]	; (80114d4 <USBD_LL_Init+0x98>)
 801146e:	2200      	movs	r2, #0
 8011470:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011472:	4b18      	ldr	r3, [pc, #96]	; (80114d4 <USBD_LL_Init+0x98>)
 8011474:	2200      	movs	r2, #0
 8011476:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011478:	4816      	ldr	r0, [pc, #88]	; (80114d4 <USBD_LL_Init+0x98>)
 801147a:	f7f4 f969 	bl	8005750 <HAL_PCD_Init>
 801147e:	4603      	mov	r3, r0
 8011480:	2b00      	cmp	r3, #0
 8011482:	d002      	beq.n	801148a <USBD_LL_Init+0x4e>
  {
    Error_Handler(1);
 8011484:	2001      	movs	r0, #1
 8011486:	f7f1 fca7 	bl	8002dd8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011490:	2318      	movs	r3, #24
 8011492:	2200      	movs	r2, #0
 8011494:	2100      	movs	r1, #0
 8011496:	f7f5 fc1d 	bl	8006cd4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80114a0:	2358      	movs	r3, #88	; 0x58
 80114a2:	2200      	movs	r2, #0
 80114a4:	2180      	movs	r1, #128	; 0x80
 80114a6:	f7f5 fc15 	bl	8006cd4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80114b0:	2398      	movs	r3, #152	; 0x98
 80114b2:	2200      	movs	r2, #0
 80114b4:	2181      	movs	r1, #129	; 0x81
 80114b6:	f7f5 fc0d 	bl	8006cd4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80114c0:	23d8      	movs	r3, #216	; 0xd8
 80114c2:	2200      	movs	r2, #0
 80114c4:	2101      	movs	r1, #1
 80114c6:	f7f5 fc05 	bl	8006cd4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 80114ca:	2300      	movs	r3, #0
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3708      	adds	r7, #8
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	200048dc 	.word	0x200048dc
 80114d8:	40005c00 	.word	0x40005c00

080114dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80114dc:	b580      	push	{r7, lr}
 80114de:	b084      	sub	sp, #16
 80114e0:	af00      	add	r7, sp, #0
 80114e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114e4:	2300      	movs	r3, #0
 80114e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114e8:	2300      	movs	r3, #0
 80114ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80114f2:	4618      	mov	r0, r3
 80114f4:	f7f4 fa0a 	bl	800590c <HAL_PCD_Start>
 80114f8:	4603      	mov	r3, r0
 80114fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114fc:	7bfb      	ldrb	r3, [r7, #15]
 80114fe:	4618      	mov	r0, r3
 8011500:	f000 f964 	bl	80117cc <USBD_Get_USB_Status>
 8011504:	4603      	mov	r3, r0
 8011506:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011508:	7bbb      	ldrb	r3, [r7, #14]
}
 801150a:	4618      	mov	r0, r3
 801150c:	3710      	adds	r7, #16
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}

08011512 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011512:	b580      	push	{r7, lr}
 8011514:	b084      	sub	sp, #16
 8011516:	af00      	add	r7, sp, #0
 8011518:	6078      	str	r0, [r7, #4]
 801151a:	4608      	mov	r0, r1
 801151c:	4611      	mov	r1, r2
 801151e:	461a      	mov	r2, r3
 8011520:	4603      	mov	r3, r0
 8011522:	70fb      	strb	r3, [r7, #3]
 8011524:	460b      	mov	r3, r1
 8011526:	70bb      	strb	r3, [r7, #2]
 8011528:	4613      	mov	r3, r2
 801152a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801152c:	2300      	movs	r3, #0
 801152e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011530:	2300      	movs	r3, #0
 8011532:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801153a:	78bb      	ldrb	r3, [r7, #2]
 801153c:	883a      	ldrh	r2, [r7, #0]
 801153e:	78f9      	ldrb	r1, [r7, #3]
 8011540:	f7f4 fb26 	bl	8005b90 <HAL_PCD_EP_Open>
 8011544:	4603      	mov	r3, r0
 8011546:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011548:	7bfb      	ldrb	r3, [r7, #15]
 801154a:	4618      	mov	r0, r3
 801154c:	f000 f93e 	bl	80117cc <USBD_Get_USB_Status>
 8011550:	4603      	mov	r3, r0
 8011552:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011554:	7bbb      	ldrb	r3, [r7, #14]
}
 8011556:	4618      	mov	r0, r3
 8011558:	3710      	adds	r7, #16
 801155a:	46bd      	mov	sp, r7
 801155c:	bd80      	pop	{r7, pc}

0801155e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801155e:	b580      	push	{r7, lr}
 8011560:	b084      	sub	sp, #16
 8011562:	af00      	add	r7, sp, #0
 8011564:	6078      	str	r0, [r7, #4]
 8011566:	460b      	mov	r3, r1
 8011568:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801156a:	2300      	movs	r3, #0
 801156c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801156e:	2300      	movs	r3, #0
 8011570:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011578:	78fa      	ldrb	r2, [r7, #3]
 801157a:	4611      	mov	r1, r2
 801157c:	4618      	mov	r0, r3
 801157e:	f7f4 fb6d 	bl	8005c5c <HAL_PCD_EP_Close>
 8011582:	4603      	mov	r3, r0
 8011584:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011586:	7bfb      	ldrb	r3, [r7, #15]
 8011588:	4618      	mov	r0, r3
 801158a:	f000 f91f 	bl	80117cc <USBD_Get_USB_Status>
 801158e:	4603      	mov	r3, r0
 8011590:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011592:	7bbb      	ldrb	r3, [r7, #14]
}
 8011594:	4618      	mov	r0, r3
 8011596:	3710      	adds	r7, #16
 8011598:	46bd      	mov	sp, r7
 801159a:	bd80      	pop	{r7, pc}

0801159c <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801159c:	b580      	push	{r7, lr}
 801159e:	b084      	sub	sp, #16
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
 80115a4:	460b      	mov	r3, r1
 80115a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115a8:	2300      	movs	r3, #0
 80115aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115ac:	2300      	movs	r3, #0
 80115ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80115b6:	78fa      	ldrb	r2, [r7, #3]
 80115b8:	4611      	mov	r1, r2
 80115ba:	4618      	mov	r0, r3
 80115bc:	f7f4 fce1 	bl	8005f82 <HAL_PCD_EP_Flush>
 80115c0:	4603      	mov	r3, r0
 80115c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115c4:	7bfb      	ldrb	r3, [r7, #15]
 80115c6:	4618      	mov	r0, r3
 80115c8:	f000 f900 	bl	80117cc <USBD_Get_USB_Status>
 80115cc:	4603      	mov	r3, r0
 80115ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80115d2:	4618      	mov	r0, r3
 80115d4:	3710      	adds	r7, #16
 80115d6:	46bd      	mov	sp, r7
 80115d8:	bd80      	pop	{r7, pc}

080115da <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115da:	b580      	push	{r7, lr}
 80115dc:	b084      	sub	sp, #16
 80115de:	af00      	add	r7, sp, #0
 80115e0:	6078      	str	r0, [r7, #4]
 80115e2:	460b      	mov	r3, r1
 80115e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115e6:	2300      	movs	r3, #0
 80115e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115ea:	2300      	movs	r3, #0
 80115ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80115f4:	78fa      	ldrb	r2, [r7, #3]
 80115f6:	4611      	mov	r1, r2
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7f4 fc0e 	bl	8005e1a <HAL_PCD_EP_SetStall>
 80115fe:	4603      	mov	r3, r0
 8011600:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011602:	7bfb      	ldrb	r3, [r7, #15]
 8011604:	4618      	mov	r0, r3
 8011606:	f000 f8e1 	bl	80117cc <USBD_Get_USB_Status>
 801160a:	4603      	mov	r3, r0
 801160c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801160e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011610:	4618      	mov	r0, r3
 8011612:	3710      	adds	r7, #16
 8011614:	46bd      	mov	sp, r7
 8011616:	bd80      	pop	{r7, pc}

08011618 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b084      	sub	sp, #16
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]
 8011620:	460b      	mov	r3, r1
 8011622:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011624:	2300      	movs	r3, #0
 8011626:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011628:	2300      	movs	r3, #0
 801162a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011632:	78fa      	ldrb	r2, [r7, #3]
 8011634:	4611      	mov	r1, r2
 8011636:	4618      	mov	r0, r3
 8011638:	f7f4 fc4f 	bl	8005eda <HAL_PCD_EP_ClrStall>
 801163c:	4603      	mov	r3, r0
 801163e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011640:	7bfb      	ldrb	r3, [r7, #15]
 8011642:	4618      	mov	r0, r3
 8011644:	f000 f8c2 	bl	80117cc <USBD_Get_USB_Status>
 8011648:	4603      	mov	r3, r0
 801164a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801164c:	7bbb      	ldrb	r3, [r7, #14]
}
 801164e:	4618      	mov	r0, r3
 8011650:	3710      	adds	r7, #16
 8011652:	46bd      	mov	sp, r7
 8011654:	bd80      	pop	{r7, pc}

08011656 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011656:	b480      	push	{r7}
 8011658:	b085      	sub	sp, #20
 801165a:	af00      	add	r7, sp, #0
 801165c:	6078      	str	r0, [r7, #4]
 801165e:	460b      	mov	r3, r1
 8011660:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011668:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801166a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801166e:	2b00      	cmp	r3, #0
 8011670:	da0c      	bge.n	801168c <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011672:	78fb      	ldrb	r3, [r7, #3]
 8011674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011678:	68f9      	ldr	r1, [r7, #12]
 801167a:	1c5a      	adds	r2, r3, #1
 801167c:	4613      	mov	r3, r2
 801167e:	009b      	lsls	r3, r3, #2
 8011680:	4413      	add	r3, r2
 8011682:	00db      	lsls	r3, r3, #3
 8011684:	440b      	add	r3, r1
 8011686:	3302      	adds	r3, #2
 8011688:	781b      	ldrb	r3, [r3, #0]
 801168a:	e00b      	b.n	80116a4 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801168c:	78fb      	ldrb	r3, [r7, #3]
 801168e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011692:	68f9      	ldr	r1, [r7, #12]
 8011694:	4613      	mov	r3, r2
 8011696:	009b      	lsls	r3, r3, #2
 8011698:	4413      	add	r3, r2
 801169a:	00db      	lsls	r3, r3, #3
 801169c:	440b      	add	r3, r1
 801169e:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80116a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80116a4:	4618      	mov	r0, r3
 80116a6:	3714      	adds	r7, #20
 80116a8:	46bd      	mov	sp, r7
 80116aa:	bc80      	pop	{r7}
 80116ac:	4770      	bx	lr

080116ae <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80116ae:	b580      	push	{r7, lr}
 80116b0:	b084      	sub	sp, #16
 80116b2:	af00      	add	r7, sp, #0
 80116b4:	6078      	str	r0, [r7, #4]
 80116b6:	460b      	mov	r3, r1
 80116b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116ba:	2300      	movs	r3, #0
 80116bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116be:	2300      	movs	r3, #0
 80116c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80116c8:	78fa      	ldrb	r2, [r7, #3]
 80116ca:	4611      	mov	r1, r2
 80116cc:	4618      	mov	r0, r3
 80116ce:	f7f4 fa3a 	bl	8005b46 <HAL_PCD_SetAddress>
 80116d2:	4603      	mov	r3, r0
 80116d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116d6:	7bfb      	ldrb	r3, [r7, #15]
 80116d8:	4618      	mov	r0, r3
 80116da:	f000 f877 	bl	80117cc <USBD_Get_USB_Status>
 80116de:	4603      	mov	r3, r0
 80116e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80116e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80116e4:	4618      	mov	r0, r3
 80116e6:	3710      	adds	r7, #16
 80116e8:	46bd      	mov	sp, r7
 80116ea:	bd80      	pop	{r7, pc}

080116ec <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80116ec:	b580      	push	{r7, lr}
 80116ee:	b086      	sub	sp, #24
 80116f0:	af00      	add	r7, sp, #0
 80116f2:	60f8      	str	r0, [r7, #12]
 80116f4:	607a      	str	r2, [r7, #4]
 80116f6:	461a      	mov	r2, r3
 80116f8:	460b      	mov	r3, r1
 80116fa:	72fb      	strb	r3, [r7, #11]
 80116fc:	4613      	mov	r3, r2
 80116fe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011700:	2300      	movs	r3, #0
 8011702:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011704:	2300      	movs	r3, #0
 8011706:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801170e:	893b      	ldrh	r3, [r7, #8]
 8011710:	7af9      	ldrb	r1, [r7, #11]
 8011712:	687a      	ldr	r2, [r7, #4]
 8011714:	f7f4 fb3e 	bl	8005d94 <HAL_PCD_EP_Transmit>
 8011718:	4603      	mov	r3, r0
 801171a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801171c:	7dfb      	ldrb	r3, [r7, #23]
 801171e:	4618      	mov	r0, r3
 8011720:	f000 f854 	bl	80117cc <USBD_Get_USB_Status>
 8011724:	4603      	mov	r3, r0
 8011726:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011728:	7dbb      	ldrb	r3, [r7, #22]
}
 801172a:	4618      	mov	r0, r3
 801172c:	3718      	adds	r7, #24
 801172e:	46bd      	mov	sp, r7
 8011730:	bd80      	pop	{r7, pc}

08011732 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011732:	b580      	push	{r7, lr}
 8011734:	b086      	sub	sp, #24
 8011736:	af00      	add	r7, sp, #0
 8011738:	60f8      	str	r0, [r7, #12]
 801173a:	607a      	str	r2, [r7, #4]
 801173c:	461a      	mov	r2, r3
 801173e:	460b      	mov	r3, r1
 8011740:	72fb      	strb	r3, [r7, #11]
 8011742:	4613      	mov	r3, r2
 8011744:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011746:	2300      	movs	r3, #0
 8011748:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801174a:	2300      	movs	r3, #0
 801174c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801174e:	68fb      	ldr	r3, [r7, #12]
 8011750:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011754:	893b      	ldrh	r3, [r7, #8]
 8011756:	7af9      	ldrb	r1, [r7, #11]
 8011758:	687a      	ldr	r2, [r7, #4]
 801175a:	f7f4 fac7 	bl	8005cec <HAL_PCD_EP_Receive>
 801175e:	4603      	mov	r3, r0
 8011760:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011762:	7dfb      	ldrb	r3, [r7, #23]
 8011764:	4618      	mov	r0, r3
 8011766:	f000 f831 	bl	80117cc <USBD_Get_USB_Status>
 801176a:	4603      	mov	r3, r0
 801176c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801176e:	7dbb      	ldrb	r3, [r7, #22]
}
 8011770:	4618      	mov	r0, r3
 8011772:	3718      	adds	r7, #24
 8011774:	46bd      	mov	sp, r7
 8011776:	bd80      	pop	{r7, pc}

08011778 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b082      	sub	sp, #8
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
 8011780:	460b      	mov	r3, r1
 8011782:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801178a:	78fa      	ldrb	r2, [r7, #3]
 801178c:	4611      	mov	r1, r2
 801178e:	4618      	mov	r0, r3
 8011790:	f7f4 fae9 	bl	8005d66 <HAL_PCD_EP_GetRxCount>
 8011794:	4603      	mov	r3, r0
}
 8011796:	4618      	mov	r0, r3
 8011798:	3708      	adds	r7, #8
 801179a:	46bd      	mov	sp, r7
 801179c:	bd80      	pop	{r7, pc}
	...

080117a0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80117a0:	b480      	push	{r7}
 80117a2:	b083      	sub	sp, #12
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80117a8:	4b02      	ldr	r3, [pc, #8]	; (80117b4 <USBD_static_malloc+0x14>)
}
 80117aa:	4618      	mov	r0, r3
 80117ac:	370c      	adds	r7, #12
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bc80      	pop	{r7}
 80117b2:	4770      	bx	lr
 80117b4:	20003770 	.word	0x20003770

080117b8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80117b8:	b480      	push	{r7}
 80117ba:	b083      	sub	sp, #12
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]

}
 80117c0:	bf00      	nop
 80117c2:	370c      	adds	r7, #12
 80117c4:	46bd      	mov	sp, r7
 80117c6:	bc80      	pop	{r7}
 80117c8:	4770      	bx	lr
	...

080117cc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80117cc:	b480      	push	{r7}
 80117ce:	b085      	sub	sp, #20
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	4603      	mov	r3, r0
 80117d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80117d6:	2300      	movs	r3, #0
 80117d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80117da:	79fb      	ldrb	r3, [r7, #7]
 80117dc:	2b03      	cmp	r3, #3
 80117de:	d817      	bhi.n	8011810 <USBD_Get_USB_Status+0x44>
 80117e0:	a201      	add	r2, pc, #4	; (adr r2, 80117e8 <USBD_Get_USB_Status+0x1c>)
 80117e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117e6:	bf00      	nop
 80117e8:	080117f9 	.word	0x080117f9
 80117ec:	080117ff 	.word	0x080117ff
 80117f0:	08011805 	.word	0x08011805
 80117f4:	0801180b 	.word	0x0801180b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80117f8:	2300      	movs	r3, #0
 80117fa:	73fb      	strb	r3, [r7, #15]
    break;
 80117fc:	e00b      	b.n	8011816 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80117fe:	2302      	movs	r3, #2
 8011800:	73fb      	strb	r3, [r7, #15]
    break;
 8011802:	e008      	b.n	8011816 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011804:	2301      	movs	r3, #1
 8011806:	73fb      	strb	r3, [r7, #15]
    break;
 8011808:	e005      	b.n	8011816 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801180a:	2302      	movs	r3, #2
 801180c:	73fb      	strb	r3, [r7, #15]
    break;
 801180e:	e002      	b.n	8011816 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011810:	2302      	movs	r3, #2
 8011812:	73fb      	strb	r3, [r7, #15]
    break;
 8011814:	bf00      	nop
  }
  return usb_status;
 8011816:	7bfb      	ldrb	r3, [r7, #15]
}
 8011818:	4618      	mov	r0, r3
 801181a:	3714      	adds	r7, #20
 801181c:	46bd      	mov	sp, r7
 801181e:	bc80      	pop	{r7}
 8011820:	4770      	bx	lr
 8011822:	bf00      	nop

08011824 <__libc_init_array>:
 8011824:	b570      	push	{r4, r5, r6, lr}
 8011826:	2500      	movs	r5, #0
 8011828:	4e0c      	ldr	r6, [pc, #48]	; (801185c <__libc_init_array+0x38>)
 801182a:	4c0d      	ldr	r4, [pc, #52]	; (8011860 <__libc_init_array+0x3c>)
 801182c:	1ba4      	subs	r4, r4, r6
 801182e:	10a4      	asrs	r4, r4, #2
 8011830:	42a5      	cmp	r5, r4
 8011832:	d109      	bne.n	8011848 <__libc_init_array+0x24>
 8011834:	f004 fa70 	bl	8015d18 <_init>
 8011838:	2500      	movs	r5, #0
 801183a:	4e0a      	ldr	r6, [pc, #40]	; (8011864 <__libc_init_array+0x40>)
 801183c:	4c0a      	ldr	r4, [pc, #40]	; (8011868 <__libc_init_array+0x44>)
 801183e:	1ba4      	subs	r4, r4, r6
 8011840:	10a4      	asrs	r4, r4, #2
 8011842:	42a5      	cmp	r5, r4
 8011844:	d105      	bne.n	8011852 <__libc_init_array+0x2e>
 8011846:	bd70      	pop	{r4, r5, r6, pc}
 8011848:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801184c:	4798      	blx	r3
 801184e:	3501      	adds	r5, #1
 8011850:	e7ee      	b.n	8011830 <__libc_init_array+0xc>
 8011852:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011856:	4798      	blx	r3
 8011858:	3501      	adds	r5, #1
 801185a:	e7f2      	b.n	8011842 <__libc_init_array+0x1e>
 801185c:	08019e18 	.word	0x08019e18
 8011860:	08019e18 	.word	0x08019e18
 8011864:	08019e18 	.word	0x08019e18
 8011868:	08019e1c 	.word	0x08019e1c

0801186c <memcpy>:
 801186c:	b510      	push	{r4, lr}
 801186e:	1e43      	subs	r3, r0, #1
 8011870:	440a      	add	r2, r1
 8011872:	4291      	cmp	r1, r2
 8011874:	d100      	bne.n	8011878 <memcpy+0xc>
 8011876:	bd10      	pop	{r4, pc}
 8011878:	f811 4b01 	ldrb.w	r4, [r1], #1
 801187c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011880:	e7f7      	b.n	8011872 <memcpy+0x6>

08011882 <memset>:
 8011882:	4603      	mov	r3, r0
 8011884:	4402      	add	r2, r0
 8011886:	4293      	cmp	r3, r2
 8011888:	d100      	bne.n	801188c <memset+0xa>
 801188a:	4770      	bx	lr
 801188c:	f803 1b01 	strb.w	r1, [r3], #1
 8011890:	e7f9      	b.n	8011886 <memset+0x4>

08011892 <__cvt>:
 8011892:	2b00      	cmp	r3, #0
 8011894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011898:	461e      	mov	r6, r3
 801189a:	bfbb      	ittet	lt
 801189c:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80118a0:	461e      	movlt	r6, r3
 80118a2:	2300      	movge	r3, #0
 80118a4:	232d      	movlt	r3, #45	; 0x2d
 80118a6:	b088      	sub	sp, #32
 80118a8:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80118aa:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80118ae:	f027 0720 	bic.w	r7, r7, #32
 80118b2:	2f46      	cmp	r7, #70	; 0x46
 80118b4:	4614      	mov	r4, r2
 80118b6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80118b8:	700b      	strb	r3, [r1, #0]
 80118ba:	d004      	beq.n	80118c6 <__cvt+0x34>
 80118bc:	2f45      	cmp	r7, #69	; 0x45
 80118be:	d100      	bne.n	80118c2 <__cvt+0x30>
 80118c0:	3501      	adds	r5, #1
 80118c2:	2302      	movs	r3, #2
 80118c4:	e000      	b.n	80118c8 <__cvt+0x36>
 80118c6:	2303      	movs	r3, #3
 80118c8:	aa07      	add	r2, sp, #28
 80118ca:	9204      	str	r2, [sp, #16]
 80118cc:	aa06      	add	r2, sp, #24
 80118ce:	e9cd a202 	strd	sl, r2, [sp, #8]
 80118d2:	e9cd 3500 	strd	r3, r5, [sp]
 80118d6:	4622      	mov	r2, r4
 80118d8:	4633      	mov	r3, r6
 80118da:	f001 feb9 	bl	8013650 <_dtoa_r>
 80118de:	2f47      	cmp	r7, #71	; 0x47
 80118e0:	4680      	mov	r8, r0
 80118e2:	d102      	bne.n	80118ea <__cvt+0x58>
 80118e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80118e6:	07db      	lsls	r3, r3, #31
 80118e8:	d526      	bpl.n	8011938 <__cvt+0xa6>
 80118ea:	2f46      	cmp	r7, #70	; 0x46
 80118ec:	eb08 0905 	add.w	r9, r8, r5
 80118f0:	d111      	bne.n	8011916 <__cvt+0x84>
 80118f2:	f898 3000 	ldrb.w	r3, [r8]
 80118f6:	2b30      	cmp	r3, #48	; 0x30
 80118f8:	d10a      	bne.n	8011910 <__cvt+0x7e>
 80118fa:	2200      	movs	r2, #0
 80118fc:	2300      	movs	r3, #0
 80118fe:	4620      	mov	r0, r4
 8011900:	4631      	mov	r1, r6
 8011902:	f7ef f869 	bl	80009d8 <__aeabi_dcmpeq>
 8011906:	b918      	cbnz	r0, 8011910 <__cvt+0x7e>
 8011908:	f1c5 0501 	rsb	r5, r5, #1
 801190c:	f8ca 5000 	str.w	r5, [sl]
 8011910:	f8da 3000 	ldr.w	r3, [sl]
 8011914:	4499      	add	r9, r3
 8011916:	2200      	movs	r2, #0
 8011918:	2300      	movs	r3, #0
 801191a:	4620      	mov	r0, r4
 801191c:	4631      	mov	r1, r6
 801191e:	f7ef f85b 	bl	80009d8 <__aeabi_dcmpeq>
 8011922:	b938      	cbnz	r0, 8011934 <__cvt+0xa2>
 8011924:	2230      	movs	r2, #48	; 0x30
 8011926:	9b07      	ldr	r3, [sp, #28]
 8011928:	454b      	cmp	r3, r9
 801192a:	d205      	bcs.n	8011938 <__cvt+0xa6>
 801192c:	1c59      	adds	r1, r3, #1
 801192e:	9107      	str	r1, [sp, #28]
 8011930:	701a      	strb	r2, [r3, #0]
 8011932:	e7f8      	b.n	8011926 <__cvt+0x94>
 8011934:	f8cd 901c 	str.w	r9, [sp, #28]
 8011938:	4640      	mov	r0, r8
 801193a:	9b07      	ldr	r3, [sp, #28]
 801193c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801193e:	eba3 0308 	sub.w	r3, r3, r8
 8011942:	6013      	str	r3, [r2, #0]
 8011944:	b008      	add	sp, #32
 8011946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801194a <__exponent>:
 801194a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801194c:	2900      	cmp	r1, #0
 801194e:	bfb4      	ite	lt
 8011950:	232d      	movlt	r3, #45	; 0x2d
 8011952:	232b      	movge	r3, #43	; 0x2b
 8011954:	4604      	mov	r4, r0
 8011956:	bfb8      	it	lt
 8011958:	4249      	neglt	r1, r1
 801195a:	2909      	cmp	r1, #9
 801195c:	f804 2b02 	strb.w	r2, [r4], #2
 8011960:	7043      	strb	r3, [r0, #1]
 8011962:	dd21      	ble.n	80119a8 <__exponent+0x5e>
 8011964:	f10d 0307 	add.w	r3, sp, #7
 8011968:	461f      	mov	r7, r3
 801196a:	260a      	movs	r6, #10
 801196c:	fb91 f5f6 	sdiv	r5, r1, r6
 8011970:	fb06 1115 	mls	r1, r6, r5, r1
 8011974:	2d09      	cmp	r5, #9
 8011976:	f101 0130 	add.w	r1, r1, #48	; 0x30
 801197a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801197e:	f103 32ff 	add.w	r2, r3, #4294967295
 8011982:	4629      	mov	r1, r5
 8011984:	dc09      	bgt.n	801199a <__exponent+0x50>
 8011986:	3130      	adds	r1, #48	; 0x30
 8011988:	3b02      	subs	r3, #2
 801198a:	f802 1c01 	strb.w	r1, [r2, #-1]
 801198e:	42bb      	cmp	r3, r7
 8011990:	4622      	mov	r2, r4
 8011992:	d304      	bcc.n	801199e <__exponent+0x54>
 8011994:	1a10      	subs	r0, r2, r0
 8011996:	b003      	add	sp, #12
 8011998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801199a:	4613      	mov	r3, r2
 801199c:	e7e6      	b.n	801196c <__exponent+0x22>
 801199e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119a2:	f804 2b01 	strb.w	r2, [r4], #1
 80119a6:	e7f2      	b.n	801198e <__exponent+0x44>
 80119a8:	2330      	movs	r3, #48	; 0x30
 80119aa:	4419      	add	r1, r3
 80119ac:	7083      	strb	r3, [r0, #2]
 80119ae:	1d02      	adds	r2, r0, #4
 80119b0:	70c1      	strb	r1, [r0, #3]
 80119b2:	e7ef      	b.n	8011994 <__exponent+0x4a>

080119b4 <_printf_float>:
 80119b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119b8:	b091      	sub	sp, #68	; 0x44
 80119ba:	460c      	mov	r4, r1
 80119bc:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80119be:	4693      	mov	fp, r2
 80119c0:	461e      	mov	r6, r3
 80119c2:	4605      	mov	r5, r0
 80119c4:	f003 f8a0 	bl	8014b08 <_localeconv_r>
 80119c8:	6803      	ldr	r3, [r0, #0]
 80119ca:	4618      	mov	r0, r3
 80119cc:	9309      	str	r3, [sp, #36]	; 0x24
 80119ce:	f7ee fbd7 	bl	8000180 <strlen>
 80119d2:	2300      	movs	r3, #0
 80119d4:	930e      	str	r3, [sp, #56]	; 0x38
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	900a      	str	r0, [sp, #40]	; 0x28
 80119da:	3307      	adds	r3, #7
 80119dc:	f023 0307 	bic.w	r3, r3, #7
 80119e0:	f103 0208 	add.w	r2, r3, #8
 80119e4:	f894 8018 	ldrb.w	r8, [r4, #24]
 80119e8:	f8d4 a000 	ldr.w	sl, [r4]
 80119ec:	603a      	str	r2, [r7, #0]
 80119ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80119f6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80119fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80119fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8011a00:	f04f 32ff 	mov.w	r2, #4294967295
 8011a04:	4ba6      	ldr	r3, [pc, #664]	; (8011ca0 <_printf_float+0x2ec>)
 8011a06:	4638      	mov	r0, r7
 8011a08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011a0a:	f7ef f817 	bl	8000a3c <__aeabi_dcmpun>
 8011a0e:	bb68      	cbnz	r0, 8011a6c <_printf_float+0xb8>
 8011a10:	f04f 32ff 	mov.w	r2, #4294967295
 8011a14:	4ba2      	ldr	r3, [pc, #648]	; (8011ca0 <_printf_float+0x2ec>)
 8011a16:	4638      	mov	r0, r7
 8011a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011a1a:	f7ee fff1 	bl	8000a00 <__aeabi_dcmple>
 8011a1e:	bb28      	cbnz	r0, 8011a6c <_printf_float+0xb8>
 8011a20:	2200      	movs	r2, #0
 8011a22:	2300      	movs	r3, #0
 8011a24:	4638      	mov	r0, r7
 8011a26:	4649      	mov	r1, r9
 8011a28:	f7ee ffe0 	bl	80009ec <__aeabi_dcmplt>
 8011a2c:	b110      	cbz	r0, 8011a34 <_printf_float+0x80>
 8011a2e:	232d      	movs	r3, #45	; 0x2d
 8011a30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a34:	4f9b      	ldr	r7, [pc, #620]	; (8011ca4 <_printf_float+0x2f0>)
 8011a36:	4b9c      	ldr	r3, [pc, #624]	; (8011ca8 <_printf_float+0x2f4>)
 8011a38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011a3c:	bf98      	it	ls
 8011a3e:	461f      	movls	r7, r3
 8011a40:	2303      	movs	r3, #3
 8011a42:	f04f 0900 	mov.w	r9, #0
 8011a46:	6123      	str	r3, [r4, #16]
 8011a48:	f02a 0304 	bic.w	r3, sl, #4
 8011a4c:	6023      	str	r3, [r4, #0]
 8011a4e:	9600      	str	r6, [sp, #0]
 8011a50:	465b      	mov	r3, fp
 8011a52:	aa0f      	add	r2, sp, #60	; 0x3c
 8011a54:	4621      	mov	r1, r4
 8011a56:	4628      	mov	r0, r5
 8011a58:	f000 f9e2 	bl	8011e20 <_printf_common>
 8011a5c:	3001      	adds	r0, #1
 8011a5e:	f040 8090 	bne.w	8011b82 <_printf_float+0x1ce>
 8011a62:	f04f 30ff 	mov.w	r0, #4294967295
 8011a66:	b011      	add	sp, #68	; 0x44
 8011a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a6c:	463a      	mov	r2, r7
 8011a6e:	464b      	mov	r3, r9
 8011a70:	4638      	mov	r0, r7
 8011a72:	4649      	mov	r1, r9
 8011a74:	f7ee ffe2 	bl	8000a3c <__aeabi_dcmpun>
 8011a78:	b110      	cbz	r0, 8011a80 <_printf_float+0xcc>
 8011a7a:	4f8c      	ldr	r7, [pc, #560]	; (8011cac <_printf_float+0x2f8>)
 8011a7c:	4b8c      	ldr	r3, [pc, #560]	; (8011cb0 <_printf_float+0x2fc>)
 8011a7e:	e7db      	b.n	8011a38 <_printf_float+0x84>
 8011a80:	6863      	ldr	r3, [r4, #4]
 8011a82:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8011a86:	1c59      	adds	r1, r3, #1
 8011a88:	a80d      	add	r0, sp, #52	; 0x34
 8011a8a:	a90e      	add	r1, sp, #56	; 0x38
 8011a8c:	d140      	bne.n	8011b10 <_printf_float+0x15c>
 8011a8e:	2306      	movs	r3, #6
 8011a90:	6063      	str	r3, [r4, #4]
 8011a92:	f04f 0c00 	mov.w	ip, #0
 8011a96:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8011a9a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8011a9e:	6863      	ldr	r3, [r4, #4]
 8011aa0:	6022      	str	r2, [r4, #0]
 8011aa2:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8011aa6:	9300      	str	r3, [sp, #0]
 8011aa8:	463a      	mov	r2, r7
 8011aaa:	464b      	mov	r3, r9
 8011aac:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8011ab0:	4628      	mov	r0, r5
 8011ab2:	f7ff feee 	bl	8011892 <__cvt>
 8011ab6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8011aba:	2b47      	cmp	r3, #71	; 0x47
 8011abc:	4607      	mov	r7, r0
 8011abe:	d109      	bne.n	8011ad4 <_printf_float+0x120>
 8011ac0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011ac2:	1cd8      	adds	r0, r3, #3
 8011ac4:	db02      	blt.n	8011acc <_printf_float+0x118>
 8011ac6:	6862      	ldr	r2, [r4, #4]
 8011ac8:	4293      	cmp	r3, r2
 8011aca:	dd47      	ble.n	8011b5c <_printf_float+0x1a8>
 8011acc:	f1a8 0802 	sub.w	r8, r8, #2
 8011ad0:	fa5f f888 	uxtb.w	r8, r8
 8011ad4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8011ad8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011ada:	d824      	bhi.n	8011b26 <_printf_float+0x172>
 8011adc:	3901      	subs	r1, #1
 8011ade:	4642      	mov	r2, r8
 8011ae0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011ae4:	910d      	str	r1, [sp, #52]	; 0x34
 8011ae6:	f7ff ff30 	bl	801194a <__exponent>
 8011aea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011aec:	4681      	mov	r9, r0
 8011aee:	1813      	adds	r3, r2, r0
 8011af0:	2a01      	cmp	r2, #1
 8011af2:	6123      	str	r3, [r4, #16]
 8011af4:	dc02      	bgt.n	8011afc <_printf_float+0x148>
 8011af6:	6822      	ldr	r2, [r4, #0]
 8011af8:	07d1      	lsls	r1, r2, #31
 8011afa:	d501      	bpl.n	8011b00 <_printf_float+0x14c>
 8011afc:	3301      	adds	r3, #1
 8011afe:	6123      	str	r3, [r4, #16]
 8011b00:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d0a2      	beq.n	8011a4e <_printf_float+0x9a>
 8011b08:	232d      	movs	r3, #45	; 0x2d
 8011b0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011b0e:	e79e      	b.n	8011a4e <_printf_float+0x9a>
 8011b10:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8011b14:	f000 816e 	beq.w	8011df4 <_printf_float+0x440>
 8011b18:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011b1c:	d1b9      	bne.n	8011a92 <_printf_float+0xde>
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d1b7      	bne.n	8011a92 <_printf_float+0xde>
 8011b22:	2301      	movs	r3, #1
 8011b24:	e7b4      	b.n	8011a90 <_printf_float+0xdc>
 8011b26:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8011b2a:	d119      	bne.n	8011b60 <_printf_float+0x1ac>
 8011b2c:	2900      	cmp	r1, #0
 8011b2e:	6863      	ldr	r3, [r4, #4]
 8011b30:	dd0c      	ble.n	8011b4c <_printf_float+0x198>
 8011b32:	6121      	str	r1, [r4, #16]
 8011b34:	b913      	cbnz	r3, 8011b3c <_printf_float+0x188>
 8011b36:	6822      	ldr	r2, [r4, #0]
 8011b38:	07d2      	lsls	r2, r2, #31
 8011b3a:	d502      	bpl.n	8011b42 <_printf_float+0x18e>
 8011b3c:	3301      	adds	r3, #1
 8011b3e:	440b      	add	r3, r1
 8011b40:	6123      	str	r3, [r4, #16]
 8011b42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011b44:	f04f 0900 	mov.w	r9, #0
 8011b48:	65a3      	str	r3, [r4, #88]	; 0x58
 8011b4a:	e7d9      	b.n	8011b00 <_printf_float+0x14c>
 8011b4c:	b913      	cbnz	r3, 8011b54 <_printf_float+0x1a0>
 8011b4e:	6822      	ldr	r2, [r4, #0]
 8011b50:	07d0      	lsls	r0, r2, #31
 8011b52:	d501      	bpl.n	8011b58 <_printf_float+0x1a4>
 8011b54:	3302      	adds	r3, #2
 8011b56:	e7f3      	b.n	8011b40 <_printf_float+0x18c>
 8011b58:	2301      	movs	r3, #1
 8011b5a:	e7f1      	b.n	8011b40 <_printf_float+0x18c>
 8011b5c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8011b60:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8011b64:	4293      	cmp	r3, r2
 8011b66:	db05      	blt.n	8011b74 <_printf_float+0x1c0>
 8011b68:	6822      	ldr	r2, [r4, #0]
 8011b6a:	6123      	str	r3, [r4, #16]
 8011b6c:	07d1      	lsls	r1, r2, #31
 8011b6e:	d5e8      	bpl.n	8011b42 <_printf_float+0x18e>
 8011b70:	3301      	adds	r3, #1
 8011b72:	e7e5      	b.n	8011b40 <_printf_float+0x18c>
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	bfcc      	ite	gt
 8011b78:	2301      	movgt	r3, #1
 8011b7a:	f1c3 0302 	rsble	r3, r3, #2
 8011b7e:	4413      	add	r3, r2
 8011b80:	e7de      	b.n	8011b40 <_printf_float+0x18c>
 8011b82:	6823      	ldr	r3, [r4, #0]
 8011b84:	055a      	lsls	r2, r3, #21
 8011b86:	d407      	bmi.n	8011b98 <_printf_float+0x1e4>
 8011b88:	6923      	ldr	r3, [r4, #16]
 8011b8a:	463a      	mov	r2, r7
 8011b8c:	4659      	mov	r1, fp
 8011b8e:	4628      	mov	r0, r5
 8011b90:	47b0      	blx	r6
 8011b92:	3001      	adds	r0, #1
 8011b94:	d129      	bne.n	8011bea <_printf_float+0x236>
 8011b96:	e764      	b.n	8011a62 <_printf_float+0xae>
 8011b98:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8011b9c:	f240 80d7 	bls.w	8011d4e <_printf_float+0x39a>
 8011ba0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011ba4:	2200      	movs	r2, #0
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	f7ee ff16 	bl	80009d8 <__aeabi_dcmpeq>
 8011bac:	b388      	cbz	r0, 8011c12 <_printf_float+0x25e>
 8011bae:	2301      	movs	r3, #1
 8011bb0:	4a40      	ldr	r2, [pc, #256]	; (8011cb4 <_printf_float+0x300>)
 8011bb2:	4659      	mov	r1, fp
 8011bb4:	4628      	mov	r0, r5
 8011bb6:	47b0      	blx	r6
 8011bb8:	3001      	adds	r0, #1
 8011bba:	f43f af52 	beq.w	8011a62 <_printf_float+0xae>
 8011bbe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8011bc2:	429a      	cmp	r2, r3
 8011bc4:	db02      	blt.n	8011bcc <_printf_float+0x218>
 8011bc6:	6823      	ldr	r3, [r4, #0]
 8011bc8:	07d8      	lsls	r0, r3, #31
 8011bca:	d50e      	bpl.n	8011bea <_printf_float+0x236>
 8011bcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011bd0:	4659      	mov	r1, fp
 8011bd2:	4628      	mov	r0, r5
 8011bd4:	47b0      	blx	r6
 8011bd6:	3001      	adds	r0, #1
 8011bd8:	f43f af43 	beq.w	8011a62 <_printf_float+0xae>
 8011bdc:	2700      	movs	r7, #0
 8011bde:	f104 081a 	add.w	r8, r4, #26
 8011be2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011be4:	3b01      	subs	r3, #1
 8011be6:	42bb      	cmp	r3, r7
 8011be8:	dc09      	bgt.n	8011bfe <_printf_float+0x24a>
 8011bea:	6823      	ldr	r3, [r4, #0]
 8011bec:	079f      	lsls	r7, r3, #30
 8011bee:	f100 80fd 	bmi.w	8011dec <_printf_float+0x438>
 8011bf2:	68e0      	ldr	r0, [r4, #12]
 8011bf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011bf6:	4298      	cmp	r0, r3
 8011bf8:	bfb8      	it	lt
 8011bfa:	4618      	movlt	r0, r3
 8011bfc:	e733      	b.n	8011a66 <_printf_float+0xb2>
 8011bfe:	2301      	movs	r3, #1
 8011c00:	4642      	mov	r2, r8
 8011c02:	4659      	mov	r1, fp
 8011c04:	4628      	mov	r0, r5
 8011c06:	47b0      	blx	r6
 8011c08:	3001      	adds	r0, #1
 8011c0a:	f43f af2a 	beq.w	8011a62 <_printf_float+0xae>
 8011c0e:	3701      	adds	r7, #1
 8011c10:	e7e7      	b.n	8011be2 <_printf_float+0x22e>
 8011c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	dc2b      	bgt.n	8011c70 <_printf_float+0x2bc>
 8011c18:	2301      	movs	r3, #1
 8011c1a:	4a26      	ldr	r2, [pc, #152]	; (8011cb4 <_printf_float+0x300>)
 8011c1c:	4659      	mov	r1, fp
 8011c1e:	4628      	mov	r0, r5
 8011c20:	47b0      	blx	r6
 8011c22:	3001      	adds	r0, #1
 8011c24:	f43f af1d 	beq.w	8011a62 <_printf_float+0xae>
 8011c28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c2a:	b923      	cbnz	r3, 8011c36 <_printf_float+0x282>
 8011c2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c2e:	b913      	cbnz	r3, 8011c36 <_printf_float+0x282>
 8011c30:	6823      	ldr	r3, [r4, #0]
 8011c32:	07d9      	lsls	r1, r3, #31
 8011c34:	d5d9      	bpl.n	8011bea <_printf_float+0x236>
 8011c36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011c3a:	4659      	mov	r1, fp
 8011c3c:	4628      	mov	r0, r5
 8011c3e:	47b0      	blx	r6
 8011c40:	3001      	adds	r0, #1
 8011c42:	f43f af0e 	beq.w	8011a62 <_printf_float+0xae>
 8011c46:	f04f 0800 	mov.w	r8, #0
 8011c4a:	f104 091a 	add.w	r9, r4, #26
 8011c4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c50:	425b      	negs	r3, r3
 8011c52:	4543      	cmp	r3, r8
 8011c54:	dc01      	bgt.n	8011c5a <_printf_float+0x2a6>
 8011c56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c58:	e797      	b.n	8011b8a <_printf_float+0x1d6>
 8011c5a:	2301      	movs	r3, #1
 8011c5c:	464a      	mov	r2, r9
 8011c5e:	4659      	mov	r1, fp
 8011c60:	4628      	mov	r0, r5
 8011c62:	47b0      	blx	r6
 8011c64:	3001      	adds	r0, #1
 8011c66:	f43f aefc 	beq.w	8011a62 <_printf_float+0xae>
 8011c6a:	f108 0801 	add.w	r8, r8, #1
 8011c6e:	e7ee      	b.n	8011c4e <_printf_float+0x29a>
 8011c70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011c72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011c74:	429a      	cmp	r2, r3
 8011c76:	bfa8      	it	ge
 8011c78:	461a      	movge	r2, r3
 8011c7a:	2a00      	cmp	r2, #0
 8011c7c:	4690      	mov	r8, r2
 8011c7e:	dd07      	ble.n	8011c90 <_printf_float+0x2dc>
 8011c80:	4613      	mov	r3, r2
 8011c82:	4659      	mov	r1, fp
 8011c84:	463a      	mov	r2, r7
 8011c86:	4628      	mov	r0, r5
 8011c88:	47b0      	blx	r6
 8011c8a:	3001      	adds	r0, #1
 8011c8c:	f43f aee9 	beq.w	8011a62 <_printf_float+0xae>
 8011c90:	f104 031a 	add.w	r3, r4, #26
 8011c94:	f04f 0a00 	mov.w	sl, #0
 8011c98:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8011c9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c9e:	e015      	b.n	8011ccc <_printf_float+0x318>
 8011ca0:	7fefffff 	.word	0x7fefffff
 8011ca4:	08019af8 	.word	0x08019af8
 8011ca8:	08019af4 	.word	0x08019af4
 8011cac:	08019b00 	.word	0x08019b00
 8011cb0:	08019afc 	.word	0x08019afc
 8011cb4:	08019b04 	.word	0x08019b04
 8011cb8:	2301      	movs	r3, #1
 8011cba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011cbc:	4659      	mov	r1, fp
 8011cbe:	4628      	mov	r0, r5
 8011cc0:	47b0      	blx	r6
 8011cc2:	3001      	adds	r0, #1
 8011cc4:	f43f aecd 	beq.w	8011a62 <_printf_float+0xae>
 8011cc8:	f10a 0a01 	add.w	sl, sl, #1
 8011ccc:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011cd0:	eba9 0308 	sub.w	r3, r9, r8
 8011cd4:	4553      	cmp	r3, sl
 8011cd6:	dcef      	bgt.n	8011cb8 <_printf_float+0x304>
 8011cd8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8011cdc:	429a      	cmp	r2, r3
 8011cde:	444f      	add	r7, r9
 8011ce0:	db14      	blt.n	8011d0c <_printf_float+0x358>
 8011ce2:	6823      	ldr	r3, [r4, #0]
 8011ce4:	07da      	lsls	r2, r3, #31
 8011ce6:	d411      	bmi.n	8011d0c <_printf_float+0x358>
 8011ce8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011cea:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011cec:	eba3 0209 	sub.w	r2, r3, r9
 8011cf0:	eba3 0901 	sub.w	r9, r3, r1
 8011cf4:	4591      	cmp	r9, r2
 8011cf6:	bfa8      	it	ge
 8011cf8:	4691      	movge	r9, r2
 8011cfa:	f1b9 0f00 	cmp.w	r9, #0
 8011cfe:	dc0d      	bgt.n	8011d1c <_printf_float+0x368>
 8011d00:	2700      	movs	r7, #0
 8011d02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011d06:	f104 081a 	add.w	r8, r4, #26
 8011d0a:	e018      	b.n	8011d3e <_printf_float+0x38a>
 8011d0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011d10:	4659      	mov	r1, fp
 8011d12:	4628      	mov	r0, r5
 8011d14:	47b0      	blx	r6
 8011d16:	3001      	adds	r0, #1
 8011d18:	d1e6      	bne.n	8011ce8 <_printf_float+0x334>
 8011d1a:	e6a2      	b.n	8011a62 <_printf_float+0xae>
 8011d1c:	464b      	mov	r3, r9
 8011d1e:	463a      	mov	r2, r7
 8011d20:	4659      	mov	r1, fp
 8011d22:	4628      	mov	r0, r5
 8011d24:	47b0      	blx	r6
 8011d26:	3001      	adds	r0, #1
 8011d28:	d1ea      	bne.n	8011d00 <_printf_float+0x34c>
 8011d2a:	e69a      	b.n	8011a62 <_printf_float+0xae>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	4642      	mov	r2, r8
 8011d30:	4659      	mov	r1, fp
 8011d32:	4628      	mov	r0, r5
 8011d34:	47b0      	blx	r6
 8011d36:	3001      	adds	r0, #1
 8011d38:	f43f ae93 	beq.w	8011a62 <_printf_float+0xae>
 8011d3c:	3701      	adds	r7, #1
 8011d3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8011d42:	1a9b      	subs	r3, r3, r2
 8011d44:	eba3 0309 	sub.w	r3, r3, r9
 8011d48:	42bb      	cmp	r3, r7
 8011d4a:	dcef      	bgt.n	8011d2c <_printf_float+0x378>
 8011d4c:	e74d      	b.n	8011bea <_printf_float+0x236>
 8011d4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011d50:	2a01      	cmp	r2, #1
 8011d52:	dc01      	bgt.n	8011d58 <_printf_float+0x3a4>
 8011d54:	07db      	lsls	r3, r3, #31
 8011d56:	d538      	bpl.n	8011dca <_printf_float+0x416>
 8011d58:	2301      	movs	r3, #1
 8011d5a:	463a      	mov	r2, r7
 8011d5c:	4659      	mov	r1, fp
 8011d5e:	4628      	mov	r0, r5
 8011d60:	47b0      	blx	r6
 8011d62:	3001      	adds	r0, #1
 8011d64:	f43f ae7d 	beq.w	8011a62 <_printf_float+0xae>
 8011d68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011d6c:	4659      	mov	r1, fp
 8011d6e:	4628      	mov	r0, r5
 8011d70:	47b0      	blx	r6
 8011d72:	3001      	adds	r0, #1
 8011d74:	f107 0701 	add.w	r7, r7, #1
 8011d78:	f43f ae73 	beq.w	8011a62 <_printf_float+0xae>
 8011d7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011d80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011d82:	2200      	movs	r2, #0
 8011d84:	f103 38ff 	add.w	r8, r3, #4294967295
 8011d88:	2300      	movs	r3, #0
 8011d8a:	f7ee fe25 	bl	80009d8 <__aeabi_dcmpeq>
 8011d8e:	b9c0      	cbnz	r0, 8011dc2 <_printf_float+0x40e>
 8011d90:	4643      	mov	r3, r8
 8011d92:	463a      	mov	r2, r7
 8011d94:	4659      	mov	r1, fp
 8011d96:	4628      	mov	r0, r5
 8011d98:	47b0      	blx	r6
 8011d9a:	3001      	adds	r0, #1
 8011d9c:	d10d      	bne.n	8011dba <_printf_float+0x406>
 8011d9e:	e660      	b.n	8011a62 <_printf_float+0xae>
 8011da0:	2301      	movs	r3, #1
 8011da2:	4642      	mov	r2, r8
 8011da4:	4659      	mov	r1, fp
 8011da6:	4628      	mov	r0, r5
 8011da8:	47b0      	blx	r6
 8011daa:	3001      	adds	r0, #1
 8011dac:	f43f ae59 	beq.w	8011a62 <_printf_float+0xae>
 8011db0:	3701      	adds	r7, #1
 8011db2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011db4:	3b01      	subs	r3, #1
 8011db6:	42bb      	cmp	r3, r7
 8011db8:	dcf2      	bgt.n	8011da0 <_printf_float+0x3ec>
 8011dba:	464b      	mov	r3, r9
 8011dbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011dc0:	e6e4      	b.n	8011b8c <_printf_float+0x1d8>
 8011dc2:	2700      	movs	r7, #0
 8011dc4:	f104 081a 	add.w	r8, r4, #26
 8011dc8:	e7f3      	b.n	8011db2 <_printf_float+0x3fe>
 8011dca:	2301      	movs	r3, #1
 8011dcc:	e7e1      	b.n	8011d92 <_printf_float+0x3de>
 8011dce:	2301      	movs	r3, #1
 8011dd0:	4642      	mov	r2, r8
 8011dd2:	4659      	mov	r1, fp
 8011dd4:	4628      	mov	r0, r5
 8011dd6:	47b0      	blx	r6
 8011dd8:	3001      	adds	r0, #1
 8011dda:	f43f ae42 	beq.w	8011a62 <_printf_float+0xae>
 8011dde:	3701      	adds	r7, #1
 8011de0:	68e3      	ldr	r3, [r4, #12]
 8011de2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011de4:	1a9b      	subs	r3, r3, r2
 8011de6:	42bb      	cmp	r3, r7
 8011de8:	dcf1      	bgt.n	8011dce <_printf_float+0x41a>
 8011dea:	e702      	b.n	8011bf2 <_printf_float+0x23e>
 8011dec:	2700      	movs	r7, #0
 8011dee:	f104 0819 	add.w	r8, r4, #25
 8011df2:	e7f5      	b.n	8011de0 <_printf_float+0x42c>
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	f43f ae94 	beq.w	8011b22 <_printf_float+0x16e>
 8011dfa:	f04f 0c00 	mov.w	ip, #0
 8011dfe:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8011e02:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8011e06:	6022      	str	r2, [r4, #0]
 8011e08:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8011e0c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8011e10:	9300      	str	r3, [sp, #0]
 8011e12:	463a      	mov	r2, r7
 8011e14:	464b      	mov	r3, r9
 8011e16:	4628      	mov	r0, r5
 8011e18:	f7ff fd3b 	bl	8011892 <__cvt>
 8011e1c:	4607      	mov	r7, r0
 8011e1e:	e64f      	b.n	8011ac0 <_printf_float+0x10c>

08011e20 <_printf_common>:
 8011e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e24:	4691      	mov	r9, r2
 8011e26:	461f      	mov	r7, r3
 8011e28:	688a      	ldr	r2, [r1, #8]
 8011e2a:	690b      	ldr	r3, [r1, #16]
 8011e2c:	4606      	mov	r6, r0
 8011e2e:	4293      	cmp	r3, r2
 8011e30:	bfb8      	it	lt
 8011e32:	4613      	movlt	r3, r2
 8011e34:	f8c9 3000 	str.w	r3, [r9]
 8011e38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011e3c:	460c      	mov	r4, r1
 8011e3e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011e42:	b112      	cbz	r2, 8011e4a <_printf_common+0x2a>
 8011e44:	3301      	adds	r3, #1
 8011e46:	f8c9 3000 	str.w	r3, [r9]
 8011e4a:	6823      	ldr	r3, [r4, #0]
 8011e4c:	0699      	lsls	r1, r3, #26
 8011e4e:	bf42      	ittt	mi
 8011e50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011e54:	3302      	addmi	r3, #2
 8011e56:	f8c9 3000 	strmi.w	r3, [r9]
 8011e5a:	6825      	ldr	r5, [r4, #0]
 8011e5c:	f015 0506 	ands.w	r5, r5, #6
 8011e60:	d107      	bne.n	8011e72 <_printf_common+0x52>
 8011e62:	f104 0a19 	add.w	sl, r4, #25
 8011e66:	68e3      	ldr	r3, [r4, #12]
 8011e68:	f8d9 2000 	ldr.w	r2, [r9]
 8011e6c:	1a9b      	subs	r3, r3, r2
 8011e6e:	42ab      	cmp	r3, r5
 8011e70:	dc29      	bgt.n	8011ec6 <_printf_common+0xa6>
 8011e72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011e76:	6822      	ldr	r2, [r4, #0]
 8011e78:	3300      	adds	r3, #0
 8011e7a:	bf18      	it	ne
 8011e7c:	2301      	movne	r3, #1
 8011e7e:	0692      	lsls	r2, r2, #26
 8011e80:	d42e      	bmi.n	8011ee0 <_printf_common+0xc0>
 8011e82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011e86:	4639      	mov	r1, r7
 8011e88:	4630      	mov	r0, r6
 8011e8a:	47c0      	blx	r8
 8011e8c:	3001      	adds	r0, #1
 8011e8e:	d021      	beq.n	8011ed4 <_printf_common+0xb4>
 8011e90:	6823      	ldr	r3, [r4, #0]
 8011e92:	68e5      	ldr	r5, [r4, #12]
 8011e94:	f003 0306 	and.w	r3, r3, #6
 8011e98:	2b04      	cmp	r3, #4
 8011e9a:	bf18      	it	ne
 8011e9c:	2500      	movne	r5, #0
 8011e9e:	f8d9 2000 	ldr.w	r2, [r9]
 8011ea2:	f04f 0900 	mov.w	r9, #0
 8011ea6:	bf08      	it	eq
 8011ea8:	1aad      	subeq	r5, r5, r2
 8011eaa:	68a3      	ldr	r3, [r4, #8]
 8011eac:	6922      	ldr	r2, [r4, #16]
 8011eae:	bf08      	it	eq
 8011eb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011eb4:	4293      	cmp	r3, r2
 8011eb6:	bfc4      	itt	gt
 8011eb8:	1a9b      	subgt	r3, r3, r2
 8011eba:	18ed      	addgt	r5, r5, r3
 8011ebc:	341a      	adds	r4, #26
 8011ebe:	454d      	cmp	r5, r9
 8011ec0:	d11a      	bne.n	8011ef8 <_printf_common+0xd8>
 8011ec2:	2000      	movs	r0, #0
 8011ec4:	e008      	b.n	8011ed8 <_printf_common+0xb8>
 8011ec6:	2301      	movs	r3, #1
 8011ec8:	4652      	mov	r2, sl
 8011eca:	4639      	mov	r1, r7
 8011ecc:	4630      	mov	r0, r6
 8011ece:	47c0      	blx	r8
 8011ed0:	3001      	adds	r0, #1
 8011ed2:	d103      	bne.n	8011edc <_printf_common+0xbc>
 8011ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011edc:	3501      	adds	r5, #1
 8011ede:	e7c2      	b.n	8011e66 <_printf_common+0x46>
 8011ee0:	2030      	movs	r0, #48	; 0x30
 8011ee2:	18e1      	adds	r1, r4, r3
 8011ee4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011ee8:	1c5a      	adds	r2, r3, #1
 8011eea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011eee:	4422      	add	r2, r4
 8011ef0:	3302      	adds	r3, #2
 8011ef2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011ef6:	e7c4      	b.n	8011e82 <_printf_common+0x62>
 8011ef8:	2301      	movs	r3, #1
 8011efa:	4622      	mov	r2, r4
 8011efc:	4639      	mov	r1, r7
 8011efe:	4630      	mov	r0, r6
 8011f00:	47c0      	blx	r8
 8011f02:	3001      	adds	r0, #1
 8011f04:	d0e6      	beq.n	8011ed4 <_printf_common+0xb4>
 8011f06:	f109 0901 	add.w	r9, r9, #1
 8011f0a:	e7d8      	b.n	8011ebe <_printf_common+0x9e>

08011f0c <_printf_i>:
 8011f0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011f10:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011f14:	460c      	mov	r4, r1
 8011f16:	7e09      	ldrb	r1, [r1, #24]
 8011f18:	b085      	sub	sp, #20
 8011f1a:	296e      	cmp	r1, #110	; 0x6e
 8011f1c:	4617      	mov	r7, r2
 8011f1e:	4606      	mov	r6, r0
 8011f20:	4698      	mov	r8, r3
 8011f22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011f24:	f000 80b3 	beq.w	801208e <_printf_i+0x182>
 8011f28:	d822      	bhi.n	8011f70 <_printf_i+0x64>
 8011f2a:	2963      	cmp	r1, #99	; 0x63
 8011f2c:	d036      	beq.n	8011f9c <_printf_i+0x90>
 8011f2e:	d80a      	bhi.n	8011f46 <_printf_i+0x3a>
 8011f30:	2900      	cmp	r1, #0
 8011f32:	f000 80b9 	beq.w	80120a8 <_printf_i+0x19c>
 8011f36:	2958      	cmp	r1, #88	; 0x58
 8011f38:	f000 8083 	beq.w	8012042 <_printf_i+0x136>
 8011f3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011f40:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011f44:	e032      	b.n	8011fac <_printf_i+0xa0>
 8011f46:	2964      	cmp	r1, #100	; 0x64
 8011f48:	d001      	beq.n	8011f4e <_printf_i+0x42>
 8011f4a:	2969      	cmp	r1, #105	; 0x69
 8011f4c:	d1f6      	bne.n	8011f3c <_printf_i+0x30>
 8011f4e:	6820      	ldr	r0, [r4, #0]
 8011f50:	6813      	ldr	r3, [r2, #0]
 8011f52:	0605      	lsls	r5, r0, #24
 8011f54:	f103 0104 	add.w	r1, r3, #4
 8011f58:	d52a      	bpl.n	8011fb0 <_printf_i+0xa4>
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	6011      	str	r1, [r2, #0]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	da03      	bge.n	8011f6a <_printf_i+0x5e>
 8011f62:	222d      	movs	r2, #45	; 0x2d
 8011f64:	425b      	negs	r3, r3
 8011f66:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011f6a:	486f      	ldr	r0, [pc, #444]	; (8012128 <_printf_i+0x21c>)
 8011f6c:	220a      	movs	r2, #10
 8011f6e:	e039      	b.n	8011fe4 <_printf_i+0xd8>
 8011f70:	2973      	cmp	r1, #115	; 0x73
 8011f72:	f000 809d 	beq.w	80120b0 <_printf_i+0x1a4>
 8011f76:	d808      	bhi.n	8011f8a <_printf_i+0x7e>
 8011f78:	296f      	cmp	r1, #111	; 0x6f
 8011f7a:	d020      	beq.n	8011fbe <_printf_i+0xb2>
 8011f7c:	2970      	cmp	r1, #112	; 0x70
 8011f7e:	d1dd      	bne.n	8011f3c <_printf_i+0x30>
 8011f80:	6823      	ldr	r3, [r4, #0]
 8011f82:	f043 0320 	orr.w	r3, r3, #32
 8011f86:	6023      	str	r3, [r4, #0]
 8011f88:	e003      	b.n	8011f92 <_printf_i+0x86>
 8011f8a:	2975      	cmp	r1, #117	; 0x75
 8011f8c:	d017      	beq.n	8011fbe <_printf_i+0xb2>
 8011f8e:	2978      	cmp	r1, #120	; 0x78
 8011f90:	d1d4      	bne.n	8011f3c <_printf_i+0x30>
 8011f92:	2378      	movs	r3, #120	; 0x78
 8011f94:	4865      	ldr	r0, [pc, #404]	; (801212c <_printf_i+0x220>)
 8011f96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011f9a:	e055      	b.n	8012048 <_printf_i+0x13c>
 8011f9c:	6813      	ldr	r3, [r2, #0]
 8011f9e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011fa2:	1d19      	adds	r1, r3, #4
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	6011      	str	r1, [r2, #0]
 8011fa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011fac:	2301      	movs	r3, #1
 8011fae:	e08c      	b.n	80120ca <_printf_i+0x1be>
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011fb6:	6011      	str	r1, [r2, #0]
 8011fb8:	bf18      	it	ne
 8011fba:	b21b      	sxthne	r3, r3
 8011fbc:	e7cf      	b.n	8011f5e <_printf_i+0x52>
 8011fbe:	6813      	ldr	r3, [r2, #0]
 8011fc0:	6825      	ldr	r5, [r4, #0]
 8011fc2:	1d18      	adds	r0, r3, #4
 8011fc4:	6010      	str	r0, [r2, #0]
 8011fc6:	0628      	lsls	r0, r5, #24
 8011fc8:	d501      	bpl.n	8011fce <_printf_i+0xc2>
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	e002      	b.n	8011fd4 <_printf_i+0xc8>
 8011fce:	0668      	lsls	r0, r5, #25
 8011fd0:	d5fb      	bpl.n	8011fca <_printf_i+0xbe>
 8011fd2:	881b      	ldrh	r3, [r3, #0]
 8011fd4:	296f      	cmp	r1, #111	; 0x6f
 8011fd6:	bf14      	ite	ne
 8011fd8:	220a      	movne	r2, #10
 8011fda:	2208      	moveq	r2, #8
 8011fdc:	4852      	ldr	r0, [pc, #328]	; (8012128 <_printf_i+0x21c>)
 8011fde:	2100      	movs	r1, #0
 8011fe0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011fe4:	6865      	ldr	r5, [r4, #4]
 8011fe6:	2d00      	cmp	r5, #0
 8011fe8:	60a5      	str	r5, [r4, #8]
 8011fea:	f2c0 8095 	blt.w	8012118 <_printf_i+0x20c>
 8011fee:	6821      	ldr	r1, [r4, #0]
 8011ff0:	f021 0104 	bic.w	r1, r1, #4
 8011ff4:	6021      	str	r1, [r4, #0]
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d13d      	bne.n	8012076 <_printf_i+0x16a>
 8011ffa:	2d00      	cmp	r5, #0
 8011ffc:	f040 808e 	bne.w	801211c <_printf_i+0x210>
 8012000:	4665      	mov	r5, ip
 8012002:	2a08      	cmp	r2, #8
 8012004:	d10b      	bne.n	801201e <_printf_i+0x112>
 8012006:	6823      	ldr	r3, [r4, #0]
 8012008:	07db      	lsls	r3, r3, #31
 801200a:	d508      	bpl.n	801201e <_printf_i+0x112>
 801200c:	6923      	ldr	r3, [r4, #16]
 801200e:	6862      	ldr	r2, [r4, #4]
 8012010:	429a      	cmp	r2, r3
 8012012:	bfde      	ittt	le
 8012014:	2330      	movle	r3, #48	; 0x30
 8012016:	f805 3c01 	strble.w	r3, [r5, #-1]
 801201a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801201e:	ebac 0305 	sub.w	r3, ip, r5
 8012022:	6123      	str	r3, [r4, #16]
 8012024:	f8cd 8000 	str.w	r8, [sp]
 8012028:	463b      	mov	r3, r7
 801202a:	aa03      	add	r2, sp, #12
 801202c:	4621      	mov	r1, r4
 801202e:	4630      	mov	r0, r6
 8012030:	f7ff fef6 	bl	8011e20 <_printf_common>
 8012034:	3001      	adds	r0, #1
 8012036:	d14d      	bne.n	80120d4 <_printf_i+0x1c8>
 8012038:	f04f 30ff 	mov.w	r0, #4294967295
 801203c:	b005      	add	sp, #20
 801203e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012042:	4839      	ldr	r0, [pc, #228]	; (8012128 <_printf_i+0x21c>)
 8012044:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012048:	6813      	ldr	r3, [r2, #0]
 801204a:	6821      	ldr	r1, [r4, #0]
 801204c:	1d1d      	adds	r5, r3, #4
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	6015      	str	r5, [r2, #0]
 8012052:	060a      	lsls	r2, r1, #24
 8012054:	d50b      	bpl.n	801206e <_printf_i+0x162>
 8012056:	07ca      	lsls	r2, r1, #31
 8012058:	bf44      	itt	mi
 801205a:	f041 0120 	orrmi.w	r1, r1, #32
 801205e:	6021      	strmi	r1, [r4, #0]
 8012060:	b91b      	cbnz	r3, 801206a <_printf_i+0x15e>
 8012062:	6822      	ldr	r2, [r4, #0]
 8012064:	f022 0220 	bic.w	r2, r2, #32
 8012068:	6022      	str	r2, [r4, #0]
 801206a:	2210      	movs	r2, #16
 801206c:	e7b7      	b.n	8011fde <_printf_i+0xd2>
 801206e:	064d      	lsls	r5, r1, #25
 8012070:	bf48      	it	mi
 8012072:	b29b      	uxthmi	r3, r3
 8012074:	e7ef      	b.n	8012056 <_printf_i+0x14a>
 8012076:	4665      	mov	r5, ip
 8012078:	fbb3 f1f2 	udiv	r1, r3, r2
 801207c:	fb02 3311 	mls	r3, r2, r1, r3
 8012080:	5cc3      	ldrb	r3, [r0, r3]
 8012082:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012086:	460b      	mov	r3, r1
 8012088:	2900      	cmp	r1, #0
 801208a:	d1f5      	bne.n	8012078 <_printf_i+0x16c>
 801208c:	e7b9      	b.n	8012002 <_printf_i+0xf6>
 801208e:	6813      	ldr	r3, [r2, #0]
 8012090:	6825      	ldr	r5, [r4, #0]
 8012092:	1d18      	adds	r0, r3, #4
 8012094:	6961      	ldr	r1, [r4, #20]
 8012096:	6010      	str	r0, [r2, #0]
 8012098:	0628      	lsls	r0, r5, #24
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	d501      	bpl.n	80120a2 <_printf_i+0x196>
 801209e:	6019      	str	r1, [r3, #0]
 80120a0:	e002      	b.n	80120a8 <_printf_i+0x19c>
 80120a2:	066a      	lsls	r2, r5, #25
 80120a4:	d5fb      	bpl.n	801209e <_printf_i+0x192>
 80120a6:	8019      	strh	r1, [r3, #0]
 80120a8:	2300      	movs	r3, #0
 80120aa:	4665      	mov	r5, ip
 80120ac:	6123      	str	r3, [r4, #16]
 80120ae:	e7b9      	b.n	8012024 <_printf_i+0x118>
 80120b0:	6813      	ldr	r3, [r2, #0]
 80120b2:	1d19      	adds	r1, r3, #4
 80120b4:	6011      	str	r1, [r2, #0]
 80120b6:	681d      	ldr	r5, [r3, #0]
 80120b8:	6862      	ldr	r2, [r4, #4]
 80120ba:	2100      	movs	r1, #0
 80120bc:	4628      	mov	r0, r5
 80120be:	f002 fdaf 	bl	8014c20 <memchr>
 80120c2:	b108      	cbz	r0, 80120c8 <_printf_i+0x1bc>
 80120c4:	1b40      	subs	r0, r0, r5
 80120c6:	6060      	str	r0, [r4, #4]
 80120c8:	6863      	ldr	r3, [r4, #4]
 80120ca:	6123      	str	r3, [r4, #16]
 80120cc:	2300      	movs	r3, #0
 80120ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80120d2:	e7a7      	b.n	8012024 <_printf_i+0x118>
 80120d4:	6923      	ldr	r3, [r4, #16]
 80120d6:	462a      	mov	r2, r5
 80120d8:	4639      	mov	r1, r7
 80120da:	4630      	mov	r0, r6
 80120dc:	47c0      	blx	r8
 80120de:	3001      	adds	r0, #1
 80120e0:	d0aa      	beq.n	8012038 <_printf_i+0x12c>
 80120e2:	6823      	ldr	r3, [r4, #0]
 80120e4:	079b      	lsls	r3, r3, #30
 80120e6:	d413      	bmi.n	8012110 <_printf_i+0x204>
 80120e8:	68e0      	ldr	r0, [r4, #12]
 80120ea:	9b03      	ldr	r3, [sp, #12]
 80120ec:	4298      	cmp	r0, r3
 80120ee:	bfb8      	it	lt
 80120f0:	4618      	movlt	r0, r3
 80120f2:	e7a3      	b.n	801203c <_printf_i+0x130>
 80120f4:	2301      	movs	r3, #1
 80120f6:	464a      	mov	r2, r9
 80120f8:	4639      	mov	r1, r7
 80120fa:	4630      	mov	r0, r6
 80120fc:	47c0      	blx	r8
 80120fe:	3001      	adds	r0, #1
 8012100:	d09a      	beq.n	8012038 <_printf_i+0x12c>
 8012102:	3501      	adds	r5, #1
 8012104:	68e3      	ldr	r3, [r4, #12]
 8012106:	9a03      	ldr	r2, [sp, #12]
 8012108:	1a9b      	subs	r3, r3, r2
 801210a:	42ab      	cmp	r3, r5
 801210c:	dcf2      	bgt.n	80120f4 <_printf_i+0x1e8>
 801210e:	e7eb      	b.n	80120e8 <_printf_i+0x1dc>
 8012110:	2500      	movs	r5, #0
 8012112:	f104 0919 	add.w	r9, r4, #25
 8012116:	e7f5      	b.n	8012104 <_printf_i+0x1f8>
 8012118:	2b00      	cmp	r3, #0
 801211a:	d1ac      	bne.n	8012076 <_printf_i+0x16a>
 801211c:	7803      	ldrb	r3, [r0, #0]
 801211e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012122:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012126:	e76c      	b.n	8012002 <_printf_i+0xf6>
 8012128:	08019b06 	.word	0x08019b06
 801212c:	08019b17 	.word	0x08019b17

08012130 <_scanf_float>:
 8012130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012134:	469a      	mov	sl, r3
 8012136:	688b      	ldr	r3, [r1, #8]
 8012138:	4616      	mov	r6, r2
 801213a:	1e5a      	subs	r2, r3, #1
 801213c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8012140:	bf88      	it	hi
 8012142:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8012146:	b087      	sub	sp, #28
 8012148:	bf85      	ittet	hi
 801214a:	189b      	addhi	r3, r3, r2
 801214c:	9301      	strhi	r3, [sp, #4]
 801214e:	2300      	movls	r3, #0
 8012150:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012154:	4688      	mov	r8, r1
 8012156:	f04f 0b00 	mov.w	fp, #0
 801215a:	bf8c      	ite	hi
 801215c:	608b      	strhi	r3, [r1, #8]
 801215e:	9301      	strls	r3, [sp, #4]
 8012160:	680b      	ldr	r3, [r1, #0]
 8012162:	4607      	mov	r7, r0
 8012164:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8012168:	f848 3b1c 	str.w	r3, [r8], #28
 801216c:	460c      	mov	r4, r1
 801216e:	4645      	mov	r5, r8
 8012170:	465a      	mov	r2, fp
 8012172:	46d9      	mov	r9, fp
 8012174:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8012178:	f8cd b008 	str.w	fp, [sp, #8]
 801217c:	68a1      	ldr	r1, [r4, #8]
 801217e:	b181      	cbz	r1, 80121a2 <_scanf_float+0x72>
 8012180:	6833      	ldr	r3, [r6, #0]
 8012182:	781b      	ldrb	r3, [r3, #0]
 8012184:	2b49      	cmp	r3, #73	; 0x49
 8012186:	d071      	beq.n	801226c <_scanf_float+0x13c>
 8012188:	d84d      	bhi.n	8012226 <_scanf_float+0xf6>
 801218a:	2b39      	cmp	r3, #57	; 0x39
 801218c:	d840      	bhi.n	8012210 <_scanf_float+0xe0>
 801218e:	2b31      	cmp	r3, #49	; 0x31
 8012190:	f080 8088 	bcs.w	80122a4 <_scanf_float+0x174>
 8012194:	2b2d      	cmp	r3, #45	; 0x2d
 8012196:	f000 8090 	beq.w	80122ba <_scanf_float+0x18a>
 801219a:	d815      	bhi.n	80121c8 <_scanf_float+0x98>
 801219c:	2b2b      	cmp	r3, #43	; 0x2b
 801219e:	f000 808c 	beq.w	80122ba <_scanf_float+0x18a>
 80121a2:	f1b9 0f00 	cmp.w	r9, #0
 80121a6:	d003      	beq.n	80121b0 <_scanf_float+0x80>
 80121a8:	6823      	ldr	r3, [r4, #0]
 80121aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80121ae:	6023      	str	r3, [r4, #0]
 80121b0:	3a01      	subs	r2, #1
 80121b2:	2a01      	cmp	r2, #1
 80121b4:	f200 80ea 	bhi.w	801238c <_scanf_float+0x25c>
 80121b8:	4545      	cmp	r5, r8
 80121ba:	f200 80dc 	bhi.w	8012376 <_scanf_float+0x246>
 80121be:	2601      	movs	r6, #1
 80121c0:	4630      	mov	r0, r6
 80121c2:	b007      	add	sp, #28
 80121c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121c8:	2b2e      	cmp	r3, #46	; 0x2e
 80121ca:	f000 809f 	beq.w	801230c <_scanf_float+0x1dc>
 80121ce:	2b30      	cmp	r3, #48	; 0x30
 80121d0:	d1e7      	bne.n	80121a2 <_scanf_float+0x72>
 80121d2:	6820      	ldr	r0, [r4, #0]
 80121d4:	f410 7f80 	tst.w	r0, #256	; 0x100
 80121d8:	d064      	beq.n	80122a4 <_scanf_float+0x174>
 80121da:	9b01      	ldr	r3, [sp, #4]
 80121dc:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80121e0:	6020      	str	r0, [r4, #0]
 80121e2:	f109 0901 	add.w	r9, r9, #1
 80121e6:	b11b      	cbz	r3, 80121f0 <_scanf_float+0xc0>
 80121e8:	3b01      	subs	r3, #1
 80121ea:	3101      	adds	r1, #1
 80121ec:	9301      	str	r3, [sp, #4]
 80121ee:	60a1      	str	r1, [r4, #8]
 80121f0:	68a3      	ldr	r3, [r4, #8]
 80121f2:	3b01      	subs	r3, #1
 80121f4:	60a3      	str	r3, [r4, #8]
 80121f6:	6923      	ldr	r3, [r4, #16]
 80121f8:	3301      	adds	r3, #1
 80121fa:	6123      	str	r3, [r4, #16]
 80121fc:	6873      	ldr	r3, [r6, #4]
 80121fe:	3b01      	subs	r3, #1
 8012200:	2b00      	cmp	r3, #0
 8012202:	6073      	str	r3, [r6, #4]
 8012204:	f340 80ac 	ble.w	8012360 <_scanf_float+0x230>
 8012208:	6833      	ldr	r3, [r6, #0]
 801220a:	3301      	adds	r3, #1
 801220c:	6033      	str	r3, [r6, #0]
 801220e:	e7b5      	b.n	801217c <_scanf_float+0x4c>
 8012210:	2b45      	cmp	r3, #69	; 0x45
 8012212:	f000 8085 	beq.w	8012320 <_scanf_float+0x1f0>
 8012216:	2b46      	cmp	r3, #70	; 0x46
 8012218:	d06a      	beq.n	80122f0 <_scanf_float+0x1c0>
 801221a:	2b41      	cmp	r3, #65	; 0x41
 801221c:	d1c1      	bne.n	80121a2 <_scanf_float+0x72>
 801221e:	2a01      	cmp	r2, #1
 8012220:	d1bf      	bne.n	80121a2 <_scanf_float+0x72>
 8012222:	2202      	movs	r2, #2
 8012224:	e046      	b.n	80122b4 <_scanf_float+0x184>
 8012226:	2b65      	cmp	r3, #101	; 0x65
 8012228:	d07a      	beq.n	8012320 <_scanf_float+0x1f0>
 801222a:	d818      	bhi.n	801225e <_scanf_float+0x12e>
 801222c:	2b54      	cmp	r3, #84	; 0x54
 801222e:	d066      	beq.n	80122fe <_scanf_float+0x1ce>
 8012230:	d811      	bhi.n	8012256 <_scanf_float+0x126>
 8012232:	2b4e      	cmp	r3, #78	; 0x4e
 8012234:	d1b5      	bne.n	80121a2 <_scanf_float+0x72>
 8012236:	2a00      	cmp	r2, #0
 8012238:	d146      	bne.n	80122c8 <_scanf_float+0x198>
 801223a:	f1b9 0f00 	cmp.w	r9, #0
 801223e:	d145      	bne.n	80122cc <_scanf_float+0x19c>
 8012240:	6821      	ldr	r1, [r4, #0]
 8012242:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8012246:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801224a:	d13f      	bne.n	80122cc <_scanf_float+0x19c>
 801224c:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012250:	6021      	str	r1, [r4, #0]
 8012252:	2201      	movs	r2, #1
 8012254:	e02e      	b.n	80122b4 <_scanf_float+0x184>
 8012256:	2b59      	cmp	r3, #89	; 0x59
 8012258:	d01e      	beq.n	8012298 <_scanf_float+0x168>
 801225a:	2b61      	cmp	r3, #97	; 0x61
 801225c:	e7de      	b.n	801221c <_scanf_float+0xec>
 801225e:	2b6e      	cmp	r3, #110	; 0x6e
 8012260:	d0e9      	beq.n	8012236 <_scanf_float+0x106>
 8012262:	d815      	bhi.n	8012290 <_scanf_float+0x160>
 8012264:	2b66      	cmp	r3, #102	; 0x66
 8012266:	d043      	beq.n	80122f0 <_scanf_float+0x1c0>
 8012268:	2b69      	cmp	r3, #105	; 0x69
 801226a:	d19a      	bne.n	80121a2 <_scanf_float+0x72>
 801226c:	f1bb 0f00 	cmp.w	fp, #0
 8012270:	d138      	bne.n	80122e4 <_scanf_float+0x1b4>
 8012272:	f1b9 0f00 	cmp.w	r9, #0
 8012276:	d197      	bne.n	80121a8 <_scanf_float+0x78>
 8012278:	6821      	ldr	r1, [r4, #0]
 801227a:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801227e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8012282:	d195      	bne.n	80121b0 <_scanf_float+0x80>
 8012284:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012288:	6021      	str	r1, [r4, #0]
 801228a:	f04f 0b01 	mov.w	fp, #1
 801228e:	e011      	b.n	80122b4 <_scanf_float+0x184>
 8012290:	2b74      	cmp	r3, #116	; 0x74
 8012292:	d034      	beq.n	80122fe <_scanf_float+0x1ce>
 8012294:	2b79      	cmp	r3, #121	; 0x79
 8012296:	d184      	bne.n	80121a2 <_scanf_float+0x72>
 8012298:	f1bb 0f07 	cmp.w	fp, #7
 801229c:	d181      	bne.n	80121a2 <_scanf_float+0x72>
 801229e:	f04f 0b08 	mov.w	fp, #8
 80122a2:	e007      	b.n	80122b4 <_scanf_float+0x184>
 80122a4:	eb12 0f0b 	cmn.w	r2, fp
 80122a8:	f47f af7b 	bne.w	80121a2 <_scanf_float+0x72>
 80122ac:	6821      	ldr	r1, [r4, #0]
 80122ae:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80122b2:	6021      	str	r1, [r4, #0]
 80122b4:	702b      	strb	r3, [r5, #0]
 80122b6:	3501      	adds	r5, #1
 80122b8:	e79a      	b.n	80121f0 <_scanf_float+0xc0>
 80122ba:	6821      	ldr	r1, [r4, #0]
 80122bc:	0608      	lsls	r0, r1, #24
 80122be:	f57f af70 	bpl.w	80121a2 <_scanf_float+0x72>
 80122c2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80122c6:	e7f4      	b.n	80122b2 <_scanf_float+0x182>
 80122c8:	2a02      	cmp	r2, #2
 80122ca:	d047      	beq.n	801235c <_scanf_float+0x22c>
 80122cc:	f1bb 0f01 	cmp.w	fp, #1
 80122d0:	d003      	beq.n	80122da <_scanf_float+0x1aa>
 80122d2:	f1bb 0f04 	cmp.w	fp, #4
 80122d6:	f47f af64 	bne.w	80121a2 <_scanf_float+0x72>
 80122da:	f10b 0b01 	add.w	fp, fp, #1
 80122de:	fa5f fb8b 	uxtb.w	fp, fp
 80122e2:	e7e7      	b.n	80122b4 <_scanf_float+0x184>
 80122e4:	f1bb 0f03 	cmp.w	fp, #3
 80122e8:	d0f7      	beq.n	80122da <_scanf_float+0x1aa>
 80122ea:	f1bb 0f05 	cmp.w	fp, #5
 80122ee:	e7f2      	b.n	80122d6 <_scanf_float+0x1a6>
 80122f0:	f1bb 0f02 	cmp.w	fp, #2
 80122f4:	f47f af55 	bne.w	80121a2 <_scanf_float+0x72>
 80122f8:	f04f 0b03 	mov.w	fp, #3
 80122fc:	e7da      	b.n	80122b4 <_scanf_float+0x184>
 80122fe:	f1bb 0f06 	cmp.w	fp, #6
 8012302:	f47f af4e 	bne.w	80121a2 <_scanf_float+0x72>
 8012306:	f04f 0b07 	mov.w	fp, #7
 801230a:	e7d3      	b.n	80122b4 <_scanf_float+0x184>
 801230c:	6821      	ldr	r1, [r4, #0]
 801230e:	0588      	lsls	r0, r1, #22
 8012310:	f57f af47 	bpl.w	80121a2 <_scanf_float+0x72>
 8012314:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8012318:	6021      	str	r1, [r4, #0]
 801231a:	f8cd 9008 	str.w	r9, [sp, #8]
 801231e:	e7c9      	b.n	80122b4 <_scanf_float+0x184>
 8012320:	6821      	ldr	r1, [r4, #0]
 8012322:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8012326:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801232a:	d006      	beq.n	801233a <_scanf_float+0x20a>
 801232c:	0548      	lsls	r0, r1, #21
 801232e:	f57f af38 	bpl.w	80121a2 <_scanf_float+0x72>
 8012332:	f1b9 0f00 	cmp.w	r9, #0
 8012336:	f43f af3b 	beq.w	80121b0 <_scanf_float+0x80>
 801233a:	0588      	lsls	r0, r1, #22
 801233c:	bf58      	it	pl
 801233e:	9802      	ldrpl	r0, [sp, #8]
 8012340:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012344:	bf58      	it	pl
 8012346:	eba9 0000 	subpl.w	r0, r9, r0
 801234a:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801234e:	bf58      	it	pl
 8012350:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8012354:	6021      	str	r1, [r4, #0]
 8012356:	f04f 0900 	mov.w	r9, #0
 801235a:	e7ab      	b.n	80122b4 <_scanf_float+0x184>
 801235c:	2203      	movs	r2, #3
 801235e:	e7a9      	b.n	80122b4 <_scanf_float+0x184>
 8012360:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012364:	4631      	mov	r1, r6
 8012366:	4638      	mov	r0, r7
 8012368:	9205      	str	r2, [sp, #20]
 801236a:	4798      	blx	r3
 801236c:	9a05      	ldr	r2, [sp, #20]
 801236e:	2800      	cmp	r0, #0
 8012370:	f43f af04 	beq.w	801217c <_scanf_float+0x4c>
 8012374:	e715      	b.n	80121a2 <_scanf_float+0x72>
 8012376:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801237a:	4632      	mov	r2, r6
 801237c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012380:	4638      	mov	r0, r7
 8012382:	4798      	blx	r3
 8012384:	6923      	ldr	r3, [r4, #16]
 8012386:	3b01      	subs	r3, #1
 8012388:	6123      	str	r3, [r4, #16]
 801238a:	e715      	b.n	80121b8 <_scanf_float+0x88>
 801238c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8012390:	2b06      	cmp	r3, #6
 8012392:	d80a      	bhi.n	80123aa <_scanf_float+0x27a>
 8012394:	f1bb 0f02 	cmp.w	fp, #2
 8012398:	d967      	bls.n	801246a <_scanf_float+0x33a>
 801239a:	f1ab 0b03 	sub.w	fp, fp, #3
 801239e:	fa5f fb8b 	uxtb.w	fp, fp
 80123a2:	eba5 0b0b 	sub.w	fp, r5, fp
 80123a6:	455d      	cmp	r5, fp
 80123a8:	d14a      	bne.n	8012440 <_scanf_float+0x310>
 80123aa:	6823      	ldr	r3, [r4, #0]
 80123ac:	05da      	lsls	r2, r3, #23
 80123ae:	d51f      	bpl.n	80123f0 <_scanf_float+0x2c0>
 80123b0:	055b      	lsls	r3, r3, #21
 80123b2:	d467      	bmi.n	8012484 <_scanf_float+0x354>
 80123b4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80123b8:	6923      	ldr	r3, [r4, #16]
 80123ba:	2965      	cmp	r1, #101	; 0x65
 80123bc:	f103 33ff 	add.w	r3, r3, #4294967295
 80123c0:	f105 3bff 	add.w	fp, r5, #4294967295
 80123c4:	6123      	str	r3, [r4, #16]
 80123c6:	d00d      	beq.n	80123e4 <_scanf_float+0x2b4>
 80123c8:	2945      	cmp	r1, #69	; 0x45
 80123ca:	d00b      	beq.n	80123e4 <_scanf_float+0x2b4>
 80123cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80123d0:	4632      	mov	r2, r6
 80123d2:	4638      	mov	r0, r7
 80123d4:	4798      	blx	r3
 80123d6:	6923      	ldr	r3, [r4, #16]
 80123d8:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80123dc:	3b01      	subs	r3, #1
 80123de:	f1a5 0b02 	sub.w	fp, r5, #2
 80123e2:	6123      	str	r3, [r4, #16]
 80123e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80123e8:	4632      	mov	r2, r6
 80123ea:	4638      	mov	r0, r7
 80123ec:	4798      	blx	r3
 80123ee:	465d      	mov	r5, fp
 80123f0:	6826      	ldr	r6, [r4, #0]
 80123f2:	f016 0610 	ands.w	r6, r6, #16
 80123f6:	d176      	bne.n	80124e6 <_scanf_float+0x3b6>
 80123f8:	702e      	strb	r6, [r5, #0]
 80123fa:	6823      	ldr	r3, [r4, #0]
 80123fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012404:	d141      	bne.n	801248a <_scanf_float+0x35a>
 8012406:	9b02      	ldr	r3, [sp, #8]
 8012408:	eba9 0303 	sub.w	r3, r9, r3
 801240c:	425a      	negs	r2, r3
 801240e:	2b00      	cmp	r3, #0
 8012410:	d148      	bne.n	80124a4 <_scanf_float+0x374>
 8012412:	4641      	mov	r1, r8
 8012414:	2200      	movs	r2, #0
 8012416:	4638      	mov	r0, r7
 8012418:	f000 ff2e 	bl	8013278 <_strtod_r>
 801241c:	6825      	ldr	r5, [r4, #0]
 801241e:	4680      	mov	r8, r0
 8012420:	f015 0f02 	tst.w	r5, #2
 8012424:	4689      	mov	r9, r1
 8012426:	f8da 3000 	ldr.w	r3, [sl]
 801242a:	d046      	beq.n	80124ba <_scanf_float+0x38a>
 801242c:	1d1a      	adds	r2, r3, #4
 801242e:	f8ca 2000 	str.w	r2, [sl]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	e9c3 8900 	strd	r8, r9, [r3]
 8012438:	68e3      	ldr	r3, [r4, #12]
 801243a:	3301      	adds	r3, #1
 801243c:	60e3      	str	r3, [r4, #12]
 801243e:	e6bf      	b.n	80121c0 <_scanf_float+0x90>
 8012440:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012444:	4632      	mov	r2, r6
 8012446:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801244a:	4638      	mov	r0, r7
 801244c:	4798      	blx	r3
 801244e:	6923      	ldr	r3, [r4, #16]
 8012450:	3b01      	subs	r3, #1
 8012452:	6123      	str	r3, [r4, #16]
 8012454:	e7a7      	b.n	80123a6 <_scanf_float+0x276>
 8012456:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801245a:	4632      	mov	r2, r6
 801245c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012460:	4638      	mov	r0, r7
 8012462:	4798      	blx	r3
 8012464:	6923      	ldr	r3, [r4, #16]
 8012466:	3b01      	subs	r3, #1
 8012468:	6123      	str	r3, [r4, #16]
 801246a:	4545      	cmp	r5, r8
 801246c:	d8f3      	bhi.n	8012456 <_scanf_float+0x326>
 801246e:	e6a6      	b.n	80121be <_scanf_float+0x8e>
 8012470:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012474:	4632      	mov	r2, r6
 8012476:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801247a:	4638      	mov	r0, r7
 801247c:	4798      	blx	r3
 801247e:	6923      	ldr	r3, [r4, #16]
 8012480:	3b01      	subs	r3, #1
 8012482:	6123      	str	r3, [r4, #16]
 8012484:	4545      	cmp	r5, r8
 8012486:	d8f3      	bhi.n	8012470 <_scanf_float+0x340>
 8012488:	e699      	b.n	80121be <_scanf_float+0x8e>
 801248a:	9b03      	ldr	r3, [sp, #12]
 801248c:	2b00      	cmp	r3, #0
 801248e:	d0c0      	beq.n	8012412 <_scanf_float+0x2e2>
 8012490:	9904      	ldr	r1, [sp, #16]
 8012492:	230a      	movs	r3, #10
 8012494:	4632      	mov	r2, r6
 8012496:	3101      	adds	r1, #1
 8012498:	4638      	mov	r0, r7
 801249a:	f000 ff79 	bl	8013390 <_strtol_r>
 801249e:	9b03      	ldr	r3, [sp, #12]
 80124a0:	9d04      	ldr	r5, [sp, #16]
 80124a2:	1ac2      	subs	r2, r0, r3
 80124a4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80124a8:	429d      	cmp	r5, r3
 80124aa:	bf28      	it	cs
 80124ac:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80124b0:	490e      	ldr	r1, [pc, #56]	; (80124ec <_scanf_float+0x3bc>)
 80124b2:	4628      	mov	r0, r5
 80124b4:	f000 f89c 	bl	80125f0 <siprintf>
 80124b8:	e7ab      	b.n	8012412 <_scanf_float+0x2e2>
 80124ba:	1d1f      	adds	r7, r3, #4
 80124bc:	f015 0504 	ands.w	r5, r5, #4
 80124c0:	f8ca 7000 	str.w	r7, [sl]
 80124c4:	d1b5      	bne.n	8012432 <_scanf_float+0x302>
 80124c6:	681f      	ldr	r7, [r3, #0]
 80124c8:	4602      	mov	r2, r0
 80124ca:	460b      	mov	r3, r1
 80124cc:	f7ee fab6 	bl	8000a3c <__aeabi_dcmpun>
 80124d0:	b120      	cbz	r0, 80124dc <_scanf_float+0x3ac>
 80124d2:	4628      	mov	r0, r5
 80124d4:	f000 f888 	bl	80125e8 <nanf>
 80124d8:	6038      	str	r0, [r7, #0]
 80124da:	e7ad      	b.n	8012438 <_scanf_float+0x308>
 80124dc:	4640      	mov	r0, r8
 80124de:	4649      	mov	r1, r9
 80124e0:	f7ee fb0a 	bl	8000af8 <__aeabi_d2f>
 80124e4:	e7f8      	b.n	80124d8 <_scanf_float+0x3a8>
 80124e6:	2600      	movs	r6, #0
 80124e8:	e66a      	b.n	80121c0 <_scanf_float+0x90>
 80124ea:	bf00      	nop
 80124ec:	08019b28 	.word	0x08019b28

080124f0 <iprintf>:
 80124f0:	b40f      	push	{r0, r1, r2, r3}
 80124f2:	4b0a      	ldr	r3, [pc, #40]	; (801251c <iprintf+0x2c>)
 80124f4:	b513      	push	{r0, r1, r4, lr}
 80124f6:	681c      	ldr	r4, [r3, #0]
 80124f8:	b124      	cbz	r4, 8012504 <iprintf+0x14>
 80124fa:	69a3      	ldr	r3, [r4, #24]
 80124fc:	b913      	cbnz	r3, 8012504 <iprintf+0x14>
 80124fe:	4620      	mov	r0, r4
 8012500:	f001 ff4a 	bl	8014398 <__sinit>
 8012504:	ab05      	add	r3, sp, #20
 8012506:	9a04      	ldr	r2, [sp, #16]
 8012508:	68a1      	ldr	r1, [r4, #8]
 801250a:	4620      	mov	r0, r4
 801250c:	9301      	str	r3, [sp, #4]
 801250e:	f003 f9bb 	bl	8015888 <_vfiprintf_r>
 8012512:	b002      	add	sp, #8
 8012514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012518:	b004      	add	sp, #16
 801251a:	4770      	bx	lr
 801251c:	20000140 	.word	0x20000140

08012520 <_puts_r>:
 8012520:	b570      	push	{r4, r5, r6, lr}
 8012522:	460e      	mov	r6, r1
 8012524:	4605      	mov	r5, r0
 8012526:	b118      	cbz	r0, 8012530 <_puts_r+0x10>
 8012528:	6983      	ldr	r3, [r0, #24]
 801252a:	b90b      	cbnz	r3, 8012530 <_puts_r+0x10>
 801252c:	f001 ff34 	bl	8014398 <__sinit>
 8012530:	69ab      	ldr	r3, [r5, #24]
 8012532:	68ac      	ldr	r4, [r5, #8]
 8012534:	b913      	cbnz	r3, 801253c <_puts_r+0x1c>
 8012536:	4628      	mov	r0, r5
 8012538:	f001 ff2e 	bl	8014398 <__sinit>
 801253c:	4b23      	ldr	r3, [pc, #140]	; (80125cc <_puts_r+0xac>)
 801253e:	429c      	cmp	r4, r3
 8012540:	d117      	bne.n	8012572 <_puts_r+0x52>
 8012542:	686c      	ldr	r4, [r5, #4]
 8012544:	89a3      	ldrh	r3, [r4, #12]
 8012546:	071b      	lsls	r3, r3, #28
 8012548:	d51d      	bpl.n	8012586 <_puts_r+0x66>
 801254a:	6923      	ldr	r3, [r4, #16]
 801254c:	b1db      	cbz	r3, 8012586 <_puts_r+0x66>
 801254e:	3e01      	subs	r6, #1
 8012550:	68a3      	ldr	r3, [r4, #8]
 8012552:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012556:	3b01      	subs	r3, #1
 8012558:	60a3      	str	r3, [r4, #8]
 801255a:	b9e9      	cbnz	r1, 8012598 <_puts_r+0x78>
 801255c:	2b00      	cmp	r3, #0
 801255e:	da2e      	bge.n	80125be <_puts_r+0x9e>
 8012560:	4622      	mov	r2, r4
 8012562:	210a      	movs	r1, #10
 8012564:	4628      	mov	r0, r5
 8012566:	f000 ff25 	bl	80133b4 <__swbuf_r>
 801256a:	3001      	adds	r0, #1
 801256c:	d011      	beq.n	8012592 <_puts_r+0x72>
 801256e:	200a      	movs	r0, #10
 8012570:	e011      	b.n	8012596 <_puts_r+0x76>
 8012572:	4b17      	ldr	r3, [pc, #92]	; (80125d0 <_puts_r+0xb0>)
 8012574:	429c      	cmp	r4, r3
 8012576:	d101      	bne.n	801257c <_puts_r+0x5c>
 8012578:	68ac      	ldr	r4, [r5, #8]
 801257a:	e7e3      	b.n	8012544 <_puts_r+0x24>
 801257c:	4b15      	ldr	r3, [pc, #84]	; (80125d4 <_puts_r+0xb4>)
 801257e:	429c      	cmp	r4, r3
 8012580:	bf08      	it	eq
 8012582:	68ec      	ldreq	r4, [r5, #12]
 8012584:	e7de      	b.n	8012544 <_puts_r+0x24>
 8012586:	4621      	mov	r1, r4
 8012588:	4628      	mov	r0, r5
 801258a:	f000 ff65 	bl	8013458 <__swsetup_r>
 801258e:	2800      	cmp	r0, #0
 8012590:	d0dd      	beq.n	801254e <_puts_r+0x2e>
 8012592:	f04f 30ff 	mov.w	r0, #4294967295
 8012596:	bd70      	pop	{r4, r5, r6, pc}
 8012598:	2b00      	cmp	r3, #0
 801259a:	da04      	bge.n	80125a6 <_puts_r+0x86>
 801259c:	69a2      	ldr	r2, [r4, #24]
 801259e:	429a      	cmp	r2, r3
 80125a0:	dc06      	bgt.n	80125b0 <_puts_r+0x90>
 80125a2:	290a      	cmp	r1, #10
 80125a4:	d004      	beq.n	80125b0 <_puts_r+0x90>
 80125a6:	6823      	ldr	r3, [r4, #0]
 80125a8:	1c5a      	adds	r2, r3, #1
 80125aa:	6022      	str	r2, [r4, #0]
 80125ac:	7019      	strb	r1, [r3, #0]
 80125ae:	e7cf      	b.n	8012550 <_puts_r+0x30>
 80125b0:	4622      	mov	r2, r4
 80125b2:	4628      	mov	r0, r5
 80125b4:	f000 fefe 	bl	80133b4 <__swbuf_r>
 80125b8:	3001      	adds	r0, #1
 80125ba:	d1c9      	bne.n	8012550 <_puts_r+0x30>
 80125bc:	e7e9      	b.n	8012592 <_puts_r+0x72>
 80125be:	200a      	movs	r0, #10
 80125c0:	6823      	ldr	r3, [r4, #0]
 80125c2:	1c5a      	adds	r2, r3, #1
 80125c4:	6022      	str	r2, [r4, #0]
 80125c6:	7018      	strb	r0, [r3, #0]
 80125c8:	e7e5      	b.n	8012596 <_puts_r+0x76>
 80125ca:	bf00      	nop
 80125cc:	08019bb0 	.word	0x08019bb0
 80125d0:	08019bd0 	.word	0x08019bd0
 80125d4:	08019b90 	.word	0x08019b90

080125d8 <puts>:
 80125d8:	4b02      	ldr	r3, [pc, #8]	; (80125e4 <puts+0xc>)
 80125da:	4601      	mov	r1, r0
 80125dc:	6818      	ldr	r0, [r3, #0]
 80125de:	f7ff bf9f 	b.w	8012520 <_puts_r>
 80125e2:	bf00      	nop
 80125e4:	20000140 	.word	0x20000140

080125e8 <nanf>:
 80125e8:	4800      	ldr	r0, [pc, #0]	; (80125ec <nanf+0x4>)
 80125ea:	4770      	bx	lr
 80125ec:	7fc00000 	.word	0x7fc00000

080125f0 <siprintf>:
 80125f0:	b40e      	push	{r1, r2, r3}
 80125f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80125f6:	b500      	push	{lr}
 80125f8:	b09c      	sub	sp, #112	; 0x70
 80125fa:	ab1d      	add	r3, sp, #116	; 0x74
 80125fc:	9002      	str	r0, [sp, #8]
 80125fe:	9006      	str	r0, [sp, #24]
 8012600:	9107      	str	r1, [sp, #28]
 8012602:	9104      	str	r1, [sp, #16]
 8012604:	4808      	ldr	r0, [pc, #32]	; (8012628 <siprintf+0x38>)
 8012606:	4909      	ldr	r1, [pc, #36]	; (801262c <siprintf+0x3c>)
 8012608:	f853 2b04 	ldr.w	r2, [r3], #4
 801260c:	9105      	str	r1, [sp, #20]
 801260e:	6800      	ldr	r0, [r0, #0]
 8012610:	a902      	add	r1, sp, #8
 8012612:	9301      	str	r3, [sp, #4]
 8012614:	f003 f818 	bl	8015648 <_svfiprintf_r>
 8012618:	2200      	movs	r2, #0
 801261a:	9b02      	ldr	r3, [sp, #8]
 801261c:	701a      	strb	r2, [r3, #0]
 801261e:	b01c      	add	sp, #112	; 0x70
 8012620:	f85d eb04 	ldr.w	lr, [sp], #4
 8012624:	b003      	add	sp, #12
 8012626:	4770      	bx	lr
 8012628:	20000140 	.word	0x20000140
 801262c:	ffff0208 	.word	0xffff0208

08012630 <sulp>:
 8012630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012634:	460f      	mov	r7, r1
 8012636:	4690      	mov	r8, r2
 8012638:	f002 fdca 	bl	80151d0 <__ulp>
 801263c:	4604      	mov	r4, r0
 801263e:	460d      	mov	r5, r1
 8012640:	f1b8 0f00 	cmp.w	r8, #0
 8012644:	d011      	beq.n	801266a <sulp+0x3a>
 8012646:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801264a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801264e:	2b00      	cmp	r3, #0
 8012650:	dd0b      	ble.n	801266a <sulp+0x3a>
 8012652:	2400      	movs	r4, #0
 8012654:	051b      	lsls	r3, r3, #20
 8012656:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801265a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801265e:	4622      	mov	r2, r4
 8012660:	462b      	mov	r3, r5
 8012662:	f7ed ff51 	bl	8000508 <__aeabi_dmul>
 8012666:	4604      	mov	r4, r0
 8012668:	460d      	mov	r5, r1
 801266a:	4620      	mov	r0, r4
 801266c:	4629      	mov	r1, r5
 801266e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012672:	0000      	movs	r0, r0
 8012674:	0000      	movs	r0, r0
	...

08012678 <_strtod_l>:
 8012678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801267c:	461f      	mov	r7, r3
 801267e:	2300      	movs	r3, #0
 8012680:	b0a1      	sub	sp, #132	; 0x84
 8012682:	4683      	mov	fp, r0
 8012684:	4638      	mov	r0, r7
 8012686:	460e      	mov	r6, r1
 8012688:	9217      	str	r2, [sp, #92]	; 0x5c
 801268a:	931c      	str	r3, [sp, #112]	; 0x70
 801268c:	f002 fa39 	bl	8014b02 <__localeconv_l>
 8012690:	4680      	mov	r8, r0
 8012692:	6800      	ldr	r0, [r0, #0]
 8012694:	f7ed fd74 	bl	8000180 <strlen>
 8012698:	f04f 0900 	mov.w	r9, #0
 801269c:	4604      	mov	r4, r0
 801269e:	f04f 0a00 	mov.w	sl, #0
 80126a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80126a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80126a6:	781a      	ldrb	r2, [r3, #0]
 80126a8:	2a0d      	cmp	r2, #13
 80126aa:	d832      	bhi.n	8012712 <_strtod_l+0x9a>
 80126ac:	2a09      	cmp	r2, #9
 80126ae:	d236      	bcs.n	801271e <_strtod_l+0xa6>
 80126b0:	2a00      	cmp	r2, #0
 80126b2:	d03e      	beq.n	8012732 <_strtod_l+0xba>
 80126b4:	2300      	movs	r3, #0
 80126b6:	930d      	str	r3, [sp, #52]	; 0x34
 80126b8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80126ba:	782b      	ldrb	r3, [r5, #0]
 80126bc:	2b30      	cmp	r3, #48	; 0x30
 80126be:	f040 80ac 	bne.w	801281a <_strtod_l+0x1a2>
 80126c2:	786b      	ldrb	r3, [r5, #1]
 80126c4:	2b58      	cmp	r3, #88	; 0x58
 80126c6:	d001      	beq.n	80126cc <_strtod_l+0x54>
 80126c8:	2b78      	cmp	r3, #120	; 0x78
 80126ca:	d167      	bne.n	801279c <_strtod_l+0x124>
 80126cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80126ce:	9702      	str	r7, [sp, #8]
 80126d0:	9301      	str	r3, [sp, #4]
 80126d2:	ab1c      	add	r3, sp, #112	; 0x70
 80126d4:	9300      	str	r3, [sp, #0]
 80126d6:	4a89      	ldr	r2, [pc, #548]	; (80128fc <_strtod_l+0x284>)
 80126d8:	ab1d      	add	r3, sp, #116	; 0x74
 80126da:	a91b      	add	r1, sp, #108	; 0x6c
 80126dc:	4658      	mov	r0, fp
 80126de:	f001 ff35 	bl	801454c <__gethex>
 80126e2:	f010 0407 	ands.w	r4, r0, #7
 80126e6:	4606      	mov	r6, r0
 80126e8:	d005      	beq.n	80126f6 <_strtod_l+0x7e>
 80126ea:	2c06      	cmp	r4, #6
 80126ec:	d12b      	bne.n	8012746 <_strtod_l+0xce>
 80126ee:	2300      	movs	r3, #0
 80126f0:	3501      	adds	r5, #1
 80126f2:	951b      	str	r5, [sp, #108]	; 0x6c
 80126f4:	930d      	str	r3, [sp, #52]	; 0x34
 80126f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	f040 85a6 	bne.w	801324a <_strtod_l+0xbd2>
 80126fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012700:	b1e3      	cbz	r3, 801273c <_strtod_l+0xc4>
 8012702:	464a      	mov	r2, r9
 8012704:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8012708:	4610      	mov	r0, r2
 801270a:	4619      	mov	r1, r3
 801270c:	b021      	add	sp, #132	; 0x84
 801270e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012712:	2a2b      	cmp	r2, #43	; 0x2b
 8012714:	d015      	beq.n	8012742 <_strtod_l+0xca>
 8012716:	2a2d      	cmp	r2, #45	; 0x2d
 8012718:	d004      	beq.n	8012724 <_strtod_l+0xac>
 801271a:	2a20      	cmp	r2, #32
 801271c:	d1ca      	bne.n	80126b4 <_strtod_l+0x3c>
 801271e:	3301      	adds	r3, #1
 8012720:	931b      	str	r3, [sp, #108]	; 0x6c
 8012722:	e7bf      	b.n	80126a4 <_strtod_l+0x2c>
 8012724:	2201      	movs	r2, #1
 8012726:	920d      	str	r2, [sp, #52]	; 0x34
 8012728:	1c5a      	adds	r2, r3, #1
 801272a:	921b      	str	r2, [sp, #108]	; 0x6c
 801272c:	785b      	ldrb	r3, [r3, #1]
 801272e:	2b00      	cmp	r3, #0
 8012730:	d1c2      	bne.n	80126b8 <_strtod_l+0x40>
 8012732:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012734:	961b      	str	r6, [sp, #108]	; 0x6c
 8012736:	2b00      	cmp	r3, #0
 8012738:	f040 8585 	bne.w	8013246 <_strtod_l+0xbce>
 801273c:	464a      	mov	r2, r9
 801273e:	4653      	mov	r3, sl
 8012740:	e7e2      	b.n	8012708 <_strtod_l+0x90>
 8012742:	2200      	movs	r2, #0
 8012744:	e7ef      	b.n	8012726 <_strtod_l+0xae>
 8012746:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012748:	b13a      	cbz	r2, 801275a <_strtod_l+0xe2>
 801274a:	2135      	movs	r1, #53	; 0x35
 801274c:	a81e      	add	r0, sp, #120	; 0x78
 801274e:	f002 fe32 	bl	80153b6 <__copybits>
 8012752:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012754:	4658      	mov	r0, fp
 8012756:	f002 faa5 	bl	8014ca4 <_Bfree>
 801275a:	3c01      	subs	r4, #1
 801275c:	2c04      	cmp	r4, #4
 801275e:	d806      	bhi.n	801276e <_strtod_l+0xf6>
 8012760:	e8df f004 	tbb	[pc, r4]
 8012764:	1714030a 	.word	0x1714030a
 8012768:	0a          	.byte	0x0a
 8012769:	00          	.byte	0x00
 801276a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 801276e:	0731      	lsls	r1, r6, #28
 8012770:	d5c1      	bpl.n	80126f6 <_strtod_l+0x7e>
 8012772:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8012776:	e7be      	b.n	80126f6 <_strtod_l+0x7e>
 8012778:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801277a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 801277e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012782:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012786:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 801278a:	e7f0      	b.n	801276e <_strtod_l+0xf6>
 801278c:	f8df a170 	ldr.w	sl, [pc, #368]	; 8012900 <_strtod_l+0x288>
 8012790:	e7ed      	b.n	801276e <_strtod_l+0xf6>
 8012792:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8012796:	f04f 39ff 	mov.w	r9, #4294967295
 801279a:	e7e8      	b.n	801276e <_strtod_l+0xf6>
 801279c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801279e:	1c5a      	adds	r2, r3, #1
 80127a0:	921b      	str	r2, [sp, #108]	; 0x6c
 80127a2:	785b      	ldrb	r3, [r3, #1]
 80127a4:	2b30      	cmp	r3, #48	; 0x30
 80127a6:	d0f9      	beq.n	801279c <_strtod_l+0x124>
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d0a4      	beq.n	80126f6 <_strtod_l+0x7e>
 80127ac:	2301      	movs	r3, #1
 80127ae:	2500      	movs	r5, #0
 80127b0:	220a      	movs	r2, #10
 80127b2:	9307      	str	r3, [sp, #28]
 80127b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80127b6:	9506      	str	r5, [sp, #24]
 80127b8:	9308      	str	r3, [sp, #32]
 80127ba:	9504      	str	r5, [sp, #16]
 80127bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80127be:	7807      	ldrb	r7, [r0, #0]
 80127c0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80127c4:	b2d9      	uxtb	r1, r3
 80127c6:	2909      	cmp	r1, #9
 80127c8:	d929      	bls.n	801281e <_strtod_l+0x1a6>
 80127ca:	4622      	mov	r2, r4
 80127cc:	f8d8 1000 	ldr.w	r1, [r8]
 80127d0:	f003 f9c3 	bl	8015b5a <strncmp>
 80127d4:	2800      	cmp	r0, #0
 80127d6:	d031      	beq.n	801283c <_strtod_l+0x1c4>
 80127d8:	2000      	movs	r0, #0
 80127da:	463b      	mov	r3, r7
 80127dc:	4602      	mov	r2, r0
 80127de:	9c04      	ldr	r4, [sp, #16]
 80127e0:	9005      	str	r0, [sp, #20]
 80127e2:	2b65      	cmp	r3, #101	; 0x65
 80127e4:	d001      	beq.n	80127ea <_strtod_l+0x172>
 80127e6:	2b45      	cmp	r3, #69	; 0x45
 80127e8:	d114      	bne.n	8012814 <_strtod_l+0x19c>
 80127ea:	b924      	cbnz	r4, 80127f6 <_strtod_l+0x17e>
 80127ec:	b910      	cbnz	r0, 80127f4 <_strtod_l+0x17c>
 80127ee:	9b07      	ldr	r3, [sp, #28]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d09e      	beq.n	8012732 <_strtod_l+0xba>
 80127f4:	2400      	movs	r4, #0
 80127f6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80127f8:	1c73      	adds	r3, r6, #1
 80127fa:	931b      	str	r3, [sp, #108]	; 0x6c
 80127fc:	7873      	ldrb	r3, [r6, #1]
 80127fe:	2b2b      	cmp	r3, #43	; 0x2b
 8012800:	d078      	beq.n	80128f4 <_strtod_l+0x27c>
 8012802:	2b2d      	cmp	r3, #45	; 0x2d
 8012804:	d070      	beq.n	80128e8 <_strtod_l+0x270>
 8012806:	f04f 0c00 	mov.w	ip, #0
 801280a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801280e:	2f09      	cmp	r7, #9
 8012810:	d97c      	bls.n	801290c <_strtod_l+0x294>
 8012812:	961b      	str	r6, [sp, #108]	; 0x6c
 8012814:	f04f 0e00 	mov.w	lr, #0
 8012818:	e09a      	b.n	8012950 <_strtod_l+0x2d8>
 801281a:	2300      	movs	r3, #0
 801281c:	e7c7      	b.n	80127ae <_strtod_l+0x136>
 801281e:	9904      	ldr	r1, [sp, #16]
 8012820:	3001      	adds	r0, #1
 8012822:	2908      	cmp	r1, #8
 8012824:	bfd7      	itett	le
 8012826:	9906      	ldrle	r1, [sp, #24]
 8012828:	fb02 3505 	mlagt	r5, r2, r5, r3
 801282c:	fb02 3301 	mlale	r3, r2, r1, r3
 8012830:	9306      	strle	r3, [sp, #24]
 8012832:	9b04      	ldr	r3, [sp, #16]
 8012834:	901b      	str	r0, [sp, #108]	; 0x6c
 8012836:	3301      	adds	r3, #1
 8012838:	9304      	str	r3, [sp, #16]
 801283a:	e7bf      	b.n	80127bc <_strtod_l+0x144>
 801283c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801283e:	191a      	adds	r2, r3, r4
 8012840:	921b      	str	r2, [sp, #108]	; 0x6c
 8012842:	9a04      	ldr	r2, [sp, #16]
 8012844:	5d1b      	ldrb	r3, [r3, r4]
 8012846:	2a00      	cmp	r2, #0
 8012848:	d037      	beq.n	80128ba <_strtod_l+0x242>
 801284a:	4602      	mov	r2, r0
 801284c:	9c04      	ldr	r4, [sp, #16]
 801284e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012852:	2909      	cmp	r1, #9
 8012854:	d913      	bls.n	801287e <_strtod_l+0x206>
 8012856:	2101      	movs	r1, #1
 8012858:	9105      	str	r1, [sp, #20]
 801285a:	e7c2      	b.n	80127e2 <_strtod_l+0x16a>
 801285c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801285e:	3001      	adds	r0, #1
 8012860:	1c5a      	adds	r2, r3, #1
 8012862:	921b      	str	r2, [sp, #108]	; 0x6c
 8012864:	785b      	ldrb	r3, [r3, #1]
 8012866:	2b30      	cmp	r3, #48	; 0x30
 8012868:	d0f8      	beq.n	801285c <_strtod_l+0x1e4>
 801286a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801286e:	2a08      	cmp	r2, #8
 8012870:	f200 84f0 	bhi.w	8013254 <_strtod_l+0xbdc>
 8012874:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012876:	9208      	str	r2, [sp, #32]
 8012878:	4602      	mov	r2, r0
 801287a:	2000      	movs	r0, #0
 801287c:	4604      	mov	r4, r0
 801287e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8012882:	f100 0101 	add.w	r1, r0, #1
 8012886:	d012      	beq.n	80128ae <_strtod_l+0x236>
 8012888:	440a      	add	r2, r1
 801288a:	270a      	movs	r7, #10
 801288c:	4621      	mov	r1, r4
 801288e:	eb00 0c04 	add.w	ip, r0, r4
 8012892:	458c      	cmp	ip, r1
 8012894:	d113      	bne.n	80128be <_strtod_l+0x246>
 8012896:	1821      	adds	r1, r4, r0
 8012898:	2908      	cmp	r1, #8
 801289a:	f104 0401 	add.w	r4, r4, #1
 801289e:	4404      	add	r4, r0
 80128a0:	dc19      	bgt.n	80128d6 <_strtod_l+0x25e>
 80128a2:	210a      	movs	r1, #10
 80128a4:	9b06      	ldr	r3, [sp, #24]
 80128a6:	fb01 e303 	mla	r3, r1, r3, lr
 80128aa:	9306      	str	r3, [sp, #24]
 80128ac:	2100      	movs	r1, #0
 80128ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80128b0:	1c58      	adds	r0, r3, #1
 80128b2:	901b      	str	r0, [sp, #108]	; 0x6c
 80128b4:	785b      	ldrb	r3, [r3, #1]
 80128b6:	4608      	mov	r0, r1
 80128b8:	e7c9      	b.n	801284e <_strtod_l+0x1d6>
 80128ba:	9804      	ldr	r0, [sp, #16]
 80128bc:	e7d3      	b.n	8012866 <_strtod_l+0x1ee>
 80128be:	2908      	cmp	r1, #8
 80128c0:	f101 0101 	add.w	r1, r1, #1
 80128c4:	dc03      	bgt.n	80128ce <_strtod_l+0x256>
 80128c6:	9b06      	ldr	r3, [sp, #24]
 80128c8:	437b      	muls	r3, r7
 80128ca:	9306      	str	r3, [sp, #24]
 80128cc:	e7e1      	b.n	8012892 <_strtod_l+0x21a>
 80128ce:	2910      	cmp	r1, #16
 80128d0:	bfd8      	it	le
 80128d2:	437d      	mulle	r5, r7
 80128d4:	e7dd      	b.n	8012892 <_strtod_l+0x21a>
 80128d6:	2c10      	cmp	r4, #16
 80128d8:	bfdc      	itt	le
 80128da:	210a      	movle	r1, #10
 80128dc:	fb01 e505 	mlale	r5, r1, r5, lr
 80128e0:	e7e4      	b.n	80128ac <_strtod_l+0x234>
 80128e2:	2301      	movs	r3, #1
 80128e4:	9305      	str	r3, [sp, #20]
 80128e6:	e781      	b.n	80127ec <_strtod_l+0x174>
 80128e8:	f04f 0c01 	mov.w	ip, #1
 80128ec:	1cb3      	adds	r3, r6, #2
 80128ee:	931b      	str	r3, [sp, #108]	; 0x6c
 80128f0:	78b3      	ldrb	r3, [r6, #2]
 80128f2:	e78a      	b.n	801280a <_strtod_l+0x192>
 80128f4:	f04f 0c00 	mov.w	ip, #0
 80128f8:	e7f8      	b.n	80128ec <_strtod_l+0x274>
 80128fa:	bf00      	nop
 80128fc:	08019b30 	.word	0x08019b30
 8012900:	7ff00000 	.word	0x7ff00000
 8012904:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012906:	1c5f      	adds	r7, r3, #1
 8012908:	971b      	str	r7, [sp, #108]	; 0x6c
 801290a:	785b      	ldrb	r3, [r3, #1]
 801290c:	2b30      	cmp	r3, #48	; 0x30
 801290e:	d0f9      	beq.n	8012904 <_strtod_l+0x28c>
 8012910:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8012914:	2f08      	cmp	r7, #8
 8012916:	f63f af7d 	bhi.w	8012814 <_strtod_l+0x19c>
 801291a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801291e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012920:	9309      	str	r3, [sp, #36]	; 0x24
 8012922:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012924:	1c5f      	adds	r7, r3, #1
 8012926:	971b      	str	r7, [sp, #108]	; 0x6c
 8012928:	785b      	ldrb	r3, [r3, #1]
 801292a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801292e:	f1b8 0f09 	cmp.w	r8, #9
 8012932:	d937      	bls.n	80129a4 <_strtod_l+0x32c>
 8012934:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012936:	1a7f      	subs	r7, r7, r1
 8012938:	2f08      	cmp	r7, #8
 801293a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801293e:	dc37      	bgt.n	80129b0 <_strtod_l+0x338>
 8012940:	45be      	cmp	lr, r7
 8012942:	bfa8      	it	ge
 8012944:	46be      	movge	lr, r7
 8012946:	f1bc 0f00 	cmp.w	ip, #0
 801294a:	d001      	beq.n	8012950 <_strtod_l+0x2d8>
 801294c:	f1ce 0e00 	rsb	lr, lr, #0
 8012950:	2c00      	cmp	r4, #0
 8012952:	d151      	bne.n	80129f8 <_strtod_l+0x380>
 8012954:	2800      	cmp	r0, #0
 8012956:	f47f aece 	bne.w	80126f6 <_strtod_l+0x7e>
 801295a:	9a07      	ldr	r2, [sp, #28]
 801295c:	2a00      	cmp	r2, #0
 801295e:	f47f aeca 	bne.w	80126f6 <_strtod_l+0x7e>
 8012962:	9a05      	ldr	r2, [sp, #20]
 8012964:	2a00      	cmp	r2, #0
 8012966:	f47f aee4 	bne.w	8012732 <_strtod_l+0xba>
 801296a:	2b4e      	cmp	r3, #78	; 0x4e
 801296c:	d027      	beq.n	80129be <_strtod_l+0x346>
 801296e:	dc21      	bgt.n	80129b4 <_strtod_l+0x33c>
 8012970:	2b49      	cmp	r3, #73	; 0x49
 8012972:	f47f aede 	bne.w	8012732 <_strtod_l+0xba>
 8012976:	49a4      	ldr	r1, [pc, #656]	; (8012c08 <_strtod_l+0x590>)
 8012978:	a81b      	add	r0, sp, #108	; 0x6c
 801297a:	f002 f81b 	bl	80149b4 <__match>
 801297e:	2800      	cmp	r0, #0
 8012980:	f43f aed7 	beq.w	8012732 <_strtod_l+0xba>
 8012984:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012986:	49a1      	ldr	r1, [pc, #644]	; (8012c0c <_strtod_l+0x594>)
 8012988:	3b01      	subs	r3, #1
 801298a:	a81b      	add	r0, sp, #108	; 0x6c
 801298c:	931b      	str	r3, [sp, #108]	; 0x6c
 801298e:	f002 f811 	bl	80149b4 <__match>
 8012992:	b910      	cbnz	r0, 801299a <_strtod_l+0x322>
 8012994:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012996:	3301      	adds	r3, #1
 8012998:	931b      	str	r3, [sp, #108]	; 0x6c
 801299a:	f8df a284 	ldr.w	sl, [pc, #644]	; 8012c20 <_strtod_l+0x5a8>
 801299e:	f04f 0900 	mov.w	r9, #0
 80129a2:	e6a8      	b.n	80126f6 <_strtod_l+0x7e>
 80129a4:	210a      	movs	r1, #10
 80129a6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80129aa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80129ae:	e7b8      	b.n	8012922 <_strtod_l+0x2aa>
 80129b0:	46be      	mov	lr, r7
 80129b2:	e7c8      	b.n	8012946 <_strtod_l+0x2ce>
 80129b4:	2b69      	cmp	r3, #105	; 0x69
 80129b6:	d0de      	beq.n	8012976 <_strtod_l+0x2fe>
 80129b8:	2b6e      	cmp	r3, #110	; 0x6e
 80129ba:	f47f aeba 	bne.w	8012732 <_strtod_l+0xba>
 80129be:	4994      	ldr	r1, [pc, #592]	; (8012c10 <_strtod_l+0x598>)
 80129c0:	a81b      	add	r0, sp, #108	; 0x6c
 80129c2:	f001 fff7 	bl	80149b4 <__match>
 80129c6:	2800      	cmp	r0, #0
 80129c8:	f43f aeb3 	beq.w	8012732 <_strtod_l+0xba>
 80129cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80129ce:	781b      	ldrb	r3, [r3, #0]
 80129d0:	2b28      	cmp	r3, #40	; 0x28
 80129d2:	d10e      	bne.n	80129f2 <_strtod_l+0x37a>
 80129d4:	aa1e      	add	r2, sp, #120	; 0x78
 80129d6:	498f      	ldr	r1, [pc, #572]	; (8012c14 <_strtod_l+0x59c>)
 80129d8:	a81b      	add	r0, sp, #108	; 0x6c
 80129da:	f001 ffff 	bl	80149dc <__hexnan>
 80129de:	2805      	cmp	r0, #5
 80129e0:	d107      	bne.n	80129f2 <_strtod_l+0x37a>
 80129e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80129e4:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 80129e8:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 80129ec:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 80129f0:	e681      	b.n	80126f6 <_strtod_l+0x7e>
 80129f2:	f8df a234 	ldr.w	sl, [pc, #564]	; 8012c28 <_strtod_l+0x5b0>
 80129f6:	e7d2      	b.n	801299e <_strtod_l+0x326>
 80129f8:	ebae 0302 	sub.w	r3, lr, r2
 80129fc:	9307      	str	r3, [sp, #28]
 80129fe:	9b04      	ldr	r3, [sp, #16]
 8012a00:	9806      	ldr	r0, [sp, #24]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	bf08      	it	eq
 8012a06:	4623      	moveq	r3, r4
 8012a08:	2c10      	cmp	r4, #16
 8012a0a:	9304      	str	r3, [sp, #16]
 8012a0c:	46a0      	mov	r8, r4
 8012a0e:	bfa8      	it	ge
 8012a10:	f04f 0810 	movge.w	r8, #16
 8012a14:	f7ed fcfe 	bl	8000414 <__aeabi_ui2d>
 8012a18:	2c09      	cmp	r4, #9
 8012a1a:	4681      	mov	r9, r0
 8012a1c:	468a      	mov	sl, r1
 8012a1e:	dc13      	bgt.n	8012a48 <_strtod_l+0x3d0>
 8012a20:	9b07      	ldr	r3, [sp, #28]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	f43f ae67 	beq.w	80126f6 <_strtod_l+0x7e>
 8012a28:	9b07      	ldr	r3, [sp, #28]
 8012a2a:	dd7e      	ble.n	8012b2a <_strtod_l+0x4b2>
 8012a2c:	2b16      	cmp	r3, #22
 8012a2e:	dc65      	bgt.n	8012afc <_strtod_l+0x484>
 8012a30:	4a79      	ldr	r2, [pc, #484]	; (8012c18 <_strtod_l+0x5a0>)
 8012a32:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8012a36:	464a      	mov	r2, r9
 8012a38:	e9de 0100 	ldrd	r0, r1, [lr]
 8012a3c:	4653      	mov	r3, sl
 8012a3e:	f7ed fd63 	bl	8000508 <__aeabi_dmul>
 8012a42:	4681      	mov	r9, r0
 8012a44:	468a      	mov	sl, r1
 8012a46:	e656      	b.n	80126f6 <_strtod_l+0x7e>
 8012a48:	4b73      	ldr	r3, [pc, #460]	; (8012c18 <_strtod_l+0x5a0>)
 8012a4a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012a4e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8012a52:	f7ed fd59 	bl	8000508 <__aeabi_dmul>
 8012a56:	4606      	mov	r6, r0
 8012a58:	4628      	mov	r0, r5
 8012a5a:	460f      	mov	r7, r1
 8012a5c:	f7ed fcda 	bl	8000414 <__aeabi_ui2d>
 8012a60:	4602      	mov	r2, r0
 8012a62:	460b      	mov	r3, r1
 8012a64:	4630      	mov	r0, r6
 8012a66:	4639      	mov	r1, r7
 8012a68:	f7ed fb98 	bl	800019c <__adddf3>
 8012a6c:	2c0f      	cmp	r4, #15
 8012a6e:	4681      	mov	r9, r0
 8012a70:	468a      	mov	sl, r1
 8012a72:	ddd5      	ble.n	8012a20 <_strtod_l+0x3a8>
 8012a74:	9b07      	ldr	r3, [sp, #28]
 8012a76:	eba4 0808 	sub.w	r8, r4, r8
 8012a7a:	4498      	add	r8, r3
 8012a7c:	f1b8 0f00 	cmp.w	r8, #0
 8012a80:	f340 809a 	ble.w	8012bb8 <_strtod_l+0x540>
 8012a84:	f018 030f 	ands.w	r3, r8, #15
 8012a88:	d00a      	beq.n	8012aa0 <_strtod_l+0x428>
 8012a8a:	4963      	ldr	r1, [pc, #396]	; (8012c18 <_strtod_l+0x5a0>)
 8012a8c:	464a      	mov	r2, r9
 8012a8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012a92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a96:	4653      	mov	r3, sl
 8012a98:	f7ed fd36 	bl	8000508 <__aeabi_dmul>
 8012a9c:	4681      	mov	r9, r0
 8012a9e:	468a      	mov	sl, r1
 8012aa0:	f038 080f 	bics.w	r8, r8, #15
 8012aa4:	d077      	beq.n	8012b96 <_strtod_l+0x51e>
 8012aa6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8012aaa:	dd4b      	ble.n	8012b44 <_strtod_l+0x4cc>
 8012aac:	f04f 0800 	mov.w	r8, #0
 8012ab0:	f8cd 8010 	str.w	r8, [sp, #16]
 8012ab4:	f8cd 8020 	str.w	r8, [sp, #32]
 8012ab8:	f8cd 8018 	str.w	r8, [sp, #24]
 8012abc:	2322      	movs	r3, #34	; 0x22
 8012abe:	f04f 0900 	mov.w	r9, #0
 8012ac2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8012c20 <_strtod_l+0x5a8>
 8012ac6:	f8cb 3000 	str.w	r3, [fp]
 8012aca:	9b08      	ldr	r3, [sp, #32]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	f43f ae12 	beq.w	80126f6 <_strtod_l+0x7e>
 8012ad2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012ad4:	4658      	mov	r0, fp
 8012ad6:	f002 f8e5 	bl	8014ca4 <_Bfree>
 8012ada:	9906      	ldr	r1, [sp, #24]
 8012adc:	4658      	mov	r0, fp
 8012ade:	f002 f8e1 	bl	8014ca4 <_Bfree>
 8012ae2:	9904      	ldr	r1, [sp, #16]
 8012ae4:	4658      	mov	r0, fp
 8012ae6:	f002 f8dd 	bl	8014ca4 <_Bfree>
 8012aea:	9908      	ldr	r1, [sp, #32]
 8012aec:	4658      	mov	r0, fp
 8012aee:	f002 f8d9 	bl	8014ca4 <_Bfree>
 8012af2:	4641      	mov	r1, r8
 8012af4:	4658      	mov	r0, fp
 8012af6:	f002 f8d5 	bl	8014ca4 <_Bfree>
 8012afa:	e5fc      	b.n	80126f6 <_strtod_l+0x7e>
 8012afc:	9a07      	ldr	r2, [sp, #28]
 8012afe:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8012b02:	4293      	cmp	r3, r2
 8012b04:	dbb6      	blt.n	8012a74 <_strtod_l+0x3fc>
 8012b06:	4d44      	ldr	r5, [pc, #272]	; (8012c18 <_strtod_l+0x5a0>)
 8012b08:	f1c4 040f 	rsb	r4, r4, #15
 8012b0c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8012b10:	464a      	mov	r2, r9
 8012b12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012b16:	4653      	mov	r3, sl
 8012b18:	f7ed fcf6 	bl	8000508 <__aeabi_dmul>
 8012b1c:	9b07      	ldr	r3, [sp, #28]
 8012b1e:	1b1c      	subs	r4, r3, r4
 8012b20:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8012b24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012b28:	e789      	b.n	8012a3e <_strtod_l+0x3c6>
 8012b2a:	f113 0f16 	cmn.w	r3, #22
 8012b2e:	dba1      	blt.n	8012a74 <_strtod_l+0x3fc>
 8012b30:	4a39      	ldr	r2, [pc, #228]	; (8012c18 <_strtod_l+0x5a0>)
 8012b32:	4648      	mov	r0, r9
 8012b34:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8012b38:	e9d2 2300 	ldrd	r2, r3, [r2]
 8012b3c:	4651      	mov	r1, sl
 8012b3e:	f7ed fe0d 	bl	800075c <__aeabi_ddiv>
 8012b42:	e77e      	b.n	8012a42 <_strtod_l+0x3ca>
 8012b44:	2300      	movs	r3, #0
 8012b46:	4648      	mov	r0, r9
 8012b48:	4651      	mov	r1, sl
 8012b4a:	461d      	mov	r5, r3
 8012b4c:	4e33      	ldr	r6, [pc, #204]	; (8012c1c <_strtod_l+0x5a4>)
 8012b4e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8012b52:	f1b8 0f01 	cmp.w	r8, #1
 8012b56:	dc21      	bgt.n	8012b9c <_strtod_l+0x524>
 8012b58:	b10b      	cbz	r3, 8012b5e <_strtod_l+0x4e6>
 8012b5a:	4681      	mov	r9, r0
 8012b5c:	468a      	mov	sl, r1
 8012b5e:	4b2f      	ldr	r3, [pc, #188]	; (8012c1c <_strtod_l+0x5a4>)
 8012b60:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8012b64:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8012b68:	464a      	mov	r2, r9
 8012b6a:	e9d5 0100 	ldrd	r0, r1, [r5]
 8012b6e:	4653      	mov	r3, sl
 8012b70:	f7ed fcca 	bl	8000508 <__aeabi_dmul>
 8012b74:	4b2a      	ldr	r3, [pc, #168]	; (8012c20 <_strtod_l+0x5a8>)
 8012b76:	460a      	mov	r2, r1
 8012b78:	400b      	ands	r3, r1
 8012b7a:	492a      	ldr	r1, [pc, #168]	; (8012c24 <_strtod_l+0x5ac>)
 8012b7c:	4681      	mov	r9, r0
 8012b7e:	428b      	cmp	r3, r1
 8012b80:	d894      	bhi.n	8012aac <_strtod_l+0x434>
 8012b82:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8012b86:	428b      	cmp	r3, r1
 8012b88:	bf86      	itte	hi
 8012b8a:	f04f 39ff 	movhi.w	r9, #4294967295
 8012b8e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8012c2c <_strtod_l+0x5b4>
 8012b92:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8012b96:	2300      	movs	r3, #0
 8012b98:	9305      	str	r3, [sp, #20]
 8012b9a:	e07b      	b.n	8012c94 <_strtod_l+0x61c>
 8012b9c:	f018 0f01 	tst.w	r8, #1
 8012ba0:	d006      	beq.n	8012bb0 <_strtod_l+0x538>
 8012ba2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8012ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012baa:	f7ed fcad 	bl	8000508 <__aeabi_dmul>
 8012bae:	2301      	movs	r3, #1
 8012bb0:	3501      	adds	r5, #1
 8012bb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012bb6:	e7cc      	b.n	8012b52 <_strtod_l+0x4da>
 8012bb8:	d0ed      	beq.n	8012b96 <_strtod_l+0x51e>
 8012bba:	f1c8 0800 	rsb	r8, r8, #0
 8012bbe:	f018 020f 	ands.w	r2, r8, #15
 8012bc2:	d00a      	beq.n	8012bda <_strtod_l+0x562>
 8012bc4:	4b14      	ldr	r3, [pc, #80]	; (8012c18 <_strtod_l+0x5a0>)
 8012bc6:	4648      	mov	r0, r9
 8012bc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012bcc:	4651      	mov	r1, sl
 8012bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd2:	f7ed fdc3 	bl	800075c <__aeabi_ddiv>
 8012bd6:	4681      	mov	r9, r0
 8012bd8:	468a      	mov	sl, r1
 8012bda:	ea5f 1828 	movs.w	r8, r8, asr #4
 8012bde:	d0da      	beq.n	8012b96 <_strtod_l+0x51e>
 8012be0:	f1b8 0f1f 	cmp.w	r8, #31
 8012be4:	dd24      	ble.n	8012c30 <_strtod_l+0x5b8>
 8012be6:	f04f 0800 	mov.w	r8, #0
 8012bea:	f8cd 8010 	str.w	r8, [sp, #16]
 8012bee:	f8cd 8020 	str.w	r8, [sp, #32]
 8012bf2:	f8cd 8018 	str.w	r8, [sp, #24]
 8012bf6:	2322      	movs	r3, #34	; 0x22
 8012bf8:	f04f 0900 	mov.w	r9, #0
 8012bfc:	f04f 0a00 	mov.w	sl, #0
 8012c00:	f8cb 3000 	str.w	r3, [fp]
 8012c04:	e761      	b.n	8012aca <_strtod_l+0x452>
 8012c06:	bf00      	nop
 8012c08:	08019af9 	.word	0x08019af9
 8012c0c:	08019b83 	.word	0x08019b83
 8012c10:	08019b01 	.word	0x08019b01
 8012c14:	08019b44 	.word	0x08019b44
 8012c18:	08019c28 	.word	0x08019c28
 8012c1c:	08019c00 	.word	0x08019c00
 8012c20:	7ff00000 	.word	0x7ff00000
 8012c24:	7ca00000 	.word	0x7ca00000
 8012c28:	fff80000 	.word	0xfff80000
 8012c2c:	7fefffff 	.word	0x7fefffff
 8012c30:	f018 0310 	ands.w	r3, r8, #16
 8012c34:	bf18      	it	ne
 8012c36:	236a      	movne	r3, #106	; 0x6a
 8012c38:	4648      	mov	r0, r9
 8012c3a:	9305      	str	r3, [sp, #20]
 8012c3c:	4651      	mov	r1, sl
 8012c3e:	2300      	movs	r3, #0
 8012c40:	4da1      	ldr	r5, [pc, #644]	; (8012ec8 <_strtod_l+0x850>)
 8012c42:	f1b8 0f00 	cmp.w	r8, #0
 8012c46:	f300 8113 	bgt.w	8012e70 <_strtod_l+0x7f8>
 8012c4a:	b10b      	cbz	r3, 8012c50 <_strtod_l+0x5d8>
 8012c4c:	4681      	mov	r9, r0
 8012c4e:	468a      	mov	sl, r1
 8012c50:	9b05      	ldr	r3, [sp, #20]
 8012c52:	b1bb      	cbz	r3, 8012c84 <_strtod_l+0x60c>
 8012c54:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8012c58:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	4651      	mov	r1, sl
 8012c60:	dd10      	ble.n	8012c84 <_strtod_l+0x60c>
 8012c62:	2b1f      	cmp	r3, #31
 8012c64:	f340 8110 	ble.w	8012e88 <_strtod_l+0x810>
 8012c68:	2b34      	cmp	r3, #52	; 0x34
 8012c6a:	bfd8      	it	le
 8012c6c:	f04f 32ff 	movle.w	r2, #4294967295
 8012c70:	f04f 0900 	mov.w	r9, #0
 8012c74:	bfcf      	iteee	gt
 8012c76:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8012c7a:	3b20      	suble	r3, #32
 8012c7c:	fa02 f303 	lslle.w	r3, r2, r3
 8012c80:	ea03 0a01 	andle.w	sl, r3, r1
 8012c84:	2200      	movs	r2, #0
 8012c86:	2300      	movs	r3, #0
 8012c88:	4648      	mov	r0, r9
 8012c8a:	4651      	mov	r1, sl
 8012c8c:	f7ed fea4 	bl	80009d8 <__aeabi_dcmpeq>
 8012c90:	2800      	cmp	r0, #0
 8012c92:	d1a8      	bne.n	8012be6 <_strtod_l+0x56e>
 8012c94:	9b06      	ldr	r3, [sp, #24]
 8012c96:	9a04      	ldr	r2, [sp, #16]
 8012c98:	9300      	str	r3, [sp, #0]
 8012c9a:	9908      	ldr	r1, [sp, #32]
 8012c9c:	4623      	mov	r3, r4
 8012c9e:	4658      	mov	r0, fp
 8012ca0:	f002 f852 	bl	8014d48 <__s2b>
 8012ca4:	9008      	str	r0, [sp, #32]
 8012ca6:	2800      	cmp	r0, #0
 8012ca8:	f43f af00 	beq.w	8012aac <_strtod_l+0x434>
 8012cac:	9a07      	ldr	r2, [sp, #28]
 8012cae:	9b07      	ldr	r3, [sp, #28]
 8012cb0:	2a00      	cmp	r2, #0
 8012cb2:	f1c3 0300 	rsb	r3, r3, #0
 8012cb6:	bfa8      	it	ge
 8012cb8:	2300      	movge	r3, #0
 8012cba:	f04f 0800 	mov.w	r8, #0
 8012cbe:	930e      	str	r3, [sp, #56]	; 0x38
 8012cc0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8012cc4:	9316      	str	r3, [sp, #88]	; 0x58
 8012cc6:	f8cd 8010 	str.w	r8, [sp, #16]
 8012cca:	9b08      	ldr	r3, [sp, #32]
 8012ccc:	4658      	mov	r0, fp
 8012cce:	6859      	ldr	r1, [r3, #4]
 8012cd0:	f001 ffb4 	bl	8014c3c <_Balloc>
 8012cd4:	9006      	str	r0, [sp, #24]
 8012cd6:	2800      	cmp	r0, #0
 8012cd8:	f43f aef0 	beq.w	8012abc <_strtod_l+0x444>
 8012cdc:	9b08      	ldr	r3, [sp, #32]
 8012cde:	300c      	adds	r0, #12
 8012ce0:	691a      	ldr	r2, [r3, #16]
 8012ce2:	f103 010c 	add.w	r1, r3, #12
 8012ce6:	3202      	adds	r2, #2
 8012ce8:	0092      	lsls	r2, r2, #2
 8012cea:	f7fe fdbf 	bl	801186c <memcpy>
 8012cee:	ab1e      	add	r3, sp, #120	; 0x78
 8012cf0:	9301      	str	r3, [sp, #4]
 8012cf2:	ab1d      	add	r3, sp, #116	; 0x74
 8012cf4:	9300      	str	r3, [sp, #0]
 8012cf6:	464a      	mov	r2, r9
 8012cf8:	4653      	mov	r3, sl
 8012cfa:	4658      	mov	r0, fp
 8012cfc:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8012d00:	f002 fadc 	bl	80152bc <__d2b>
 8012d04:	901c      	str	r0, [sp, #112]	; 0x70
 8012d06:	2800      	cmp	r0, #0
 8012d08:	f43f aed8 	beq.w	8012abc <_strtod_l+0x444>
 8012d0c:	2101      	movs	r1, #1
 8012d0e:	4658      	mov	r0, fp
 8012d10:	f002 f8a6 	bl	8014e60 <__i2b>
 8012d14:	9004      	str	r0, [sp, #16]
 8012d16:	4603      	mov	r3, r0
 8012d18:	2800      	cmp	r0, #0
 8012d1a:	f43f aecf 	beq.w	8012abc <_strtod_l+0x444>
 8012d1e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8012d20:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012d22:	2d00      	cmp	r5, #0
 8012d24:	bfab      	itete	ge
 8012d26:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8012d28:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8012d2a:	18ee      	addge	r6, r5, r3
 8012d2c:	1b5c      	sublt	r4, r3, r5
 8012d2e:	9b05      	ldr	r3, [sp, #20]
 8012d30:	bfa8      	it	ge
 8012d32:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8012d34:	eba5 0503 	sub.w	r5, r5, r3
 8012d38:	4415      	add	r5, r2
 8012d3a:	4b64      	ldr	r3, [pc, #400]	; (8012ecc <_strtod_l+0x854>)
 8012d3c:	f105 35ff 	add.w	r5, r5, #4294967295
 8012d40:	bfb8      	it	lt
 8012d42:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8012d44:	429d      	cmp	r5, r3
 8012d46:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012d4a:	f280 80af 	bge.w	8012eac <_strtod_l+0x834>
 8012d4e:	1b5b      	subs	r3, r3, r5
 8012d50:	2b1f      	cmp	r3, #31
 8012d52:	eba2 0203 	sub.w	r2, r2, r3
 8012d56:	f04f 0701 	mov.w	r7, #1
 8012d5a:	f300 809c 	bgt.w	8012e96 <_strtod_l+0x81e>
 8012d5e:	2500      	movs	r5, #0
 8012d60:	fa07 f303 	lsl.w	r3, r7, r3
 8012d64:	930f      	str	r3, [sp, #60]	; 0x3c
 8012d66:	18b7      	adds	r7, r6, r2
 8012d68:	9b05      	ldr	r3, [sp, #20]
 8012d6a:	42be      	cmp	r6, r7
 8012d6c:	4414      	add	r4, r2
 8012d6e:	441c      	add	r4, r3
 8012d70:	4633      	mov	r3, r6
 8012d72:	bfa8      	it	ge
 8012d74:	463b      	movge	r3, r7
 8012d76:	42a3      	cmp	r3, r4
 8012d78:	bfa8      	it	ge
 8012d7a:	4623      	movge	r3, r4
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	bfc2      	ittt	gt
 8012d80:	1aff      	subgt	r7, r7, r3
 8012d82:	1ae4      	subgt	r4, r4, r3
 8012d84:	1af6      	subgt	r6, r6, r3
 8012d86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012d88:	b1bb      	cbz	r3, 8012dba <_strtod_l+0x742>
 8012d8a:	461a      	mov	r2, r3
 8012d8c:	9904      	ldr	r1, [sp, #16]
 8012d8e:	4658      	mov	r0, fp
 8012d90:	f002 f904 	bl	8014f9c <__pow5mult>
 8012d94:	9004      	str	r0, [sp, #16]
 8012d96:	2800      	cmp	r0, #0
 8012d98:	f43f ae90 	beq.w	8012abc <_strtod_l+0x444>
 8012d9c:	4601      	mov	r1, r0
 8012d9e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012da0:	4658      	mov	r0, fp
 8012da2:	f002 f866 	bl	8014e72 <__multiply>
 8012da6:	9009      	str	r0, [sp, #36]	; 0x24
 8012da8:	2800      	cmp	r0, #0
 8012daa:	f43f ae87 	beq.w	8012abc <_strtod_l+0x444>
 8012dae:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012db0:	4658      	mov	r0, fp
 8012db2:	f001 ff77 	bl	8014ca4 <_Bfree>
 8012db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012db8:	931c      	str	r3, [sp, #112]	; 0x70
 8012dba:	2f00      	cmp	r7, #0
 8012dbc:	dc7a      	bgt.n	8012eb4 <_strtod_l+0x83c>
 8012dbe:	9b07      	ldr	r3, [sp, #28]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	dd08      	ble.n	8012dd6 <_strtod_l+0x75e>
 8012dc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8012dc6:	9906      	ldr	r1, [sp, #24]
 8012dc8:	4658      	mov	r0, fp
 8012dca:	f002 f8e7 	bl	8014f9c <__pow5mult>
 8012dce:	9006      	str	r0, [sp, #24]
 8012dd0:	2800      	cmp	r0, #0
 8012dd2:	f43f ae73 	beq.w	8012abc <_strtod_l+0x444>
 8012dd6:	2c00      	cmp	r4, #0
 8012dd8:	dd08      	ble.n	8012dec <_strtod_l+0x774>
 8012dda:	4622      	mov	r2, r4
 8012ddc:	9906      	ldr	r1, [sp, #24]
 8012dde:	4658      	mov	r0, fp
 8012de0:	f002 f92a 	bl	8015038 <__lshift>
 8012de4:	9006      	str	r0, [sp, #24]
 8012de6:	2800      	cmp	r0, #0
 8012de8:	f43f ae68 	beq.w	8012abc <_strtod_l+0x444>
 8012dec:	2e00      	cmp	r6, #0
 8012dee:	dd08      	ble.n	8012e02 <_strtod_l+0x78a>
 8012df0:	4632      	mov	r2, r6
 8012df2:	9904      	ldr	r1, [sp, #16]
 8012df4:	4658      	mov	r0, fp
 8012df6:	f002 f91f 	bl	8015038 <__lshift>
 8012dfa:	9004      	str	r0, [sp, #16]
 8012dfc:	2800      	cmp	r0, #0
 8012dfe:	f43f ae5d 	beq.w	8012abc <_strtod_l+0x444>
 8012e02:	9a06      	ldr	r2, [sp, #24]
 8012e04:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012e06:	4658      	mov	r0, fp
 8012e08:	f002 f984 	bl	8015114 <__mdiff>
 8012e0c:	4680      	mov	r8, r0
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	f43f ae54 	beq.w	8012abc <_strtod_l+0x444>
 8012e14:	2400      	movs	r4, #0
 8012e16:	68c3      	ldr	r3, [r0, #12]
 8012e18:	9904      	ldr	r1, [sp, #16]
 8012e1a:	60c4      	str	r4, [r0, #12]
 8012e1c:	930c      	str	r3, [sp, #48]	; 0x30
 8012e1e:	f002 f95f 	bl	80150e0 <__mcmp>
 8012e22:	42a0      	cmp	r0, r4
 8012e24:	da54      	bge.n	8012ed0 <_strtod_l+0x858>
 8012e26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e28:	b9f3      	cbnz	r3, 8012e68 <_strtod_l+0x7f0>
 8012e2a:	f1b9 0f00 	cmp.w	r9, #0
 8012e2e:	d11b      	bne.n	8012e68 <_strtod_l+0x7f0>
 8012e30:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8012e34:	b9c3      	cbnz	r3, 8012e68 <_strtod_l+0x7f0>
 8012e36:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8012e3a:	0d1b      	lsrs	r3, r3, #20
 8012e3c:	051b      	lsls	r3, r3, #20
 8012e3e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8012e42:	d911      	bls.n	8012e68 <_strtod_l+0x7f0>
 8012e44:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8012e48:	b91b      	cbnz	r3, 8012e52 <_strtod_l+0x7da>
 8012e4a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8012e4e:	2b01      	cmp	r3, #1
 8012e50:	dd0a      	ble.n	8012e68 <_strtod_l+0x7f0>
 8012e52:	4641      	mov	r1, r8
 8012e54:	2201      	movs	r2, #1
 8012e56:	4658      	mov	r0, fp
 8012e58:	f002 f8ee 	bl	8015038 <__lshift>
 8012e5c:	9904      	ldr	r1, [sp, #16]
 8012e5e:	4680      	mov	r8, r0
 8012e60:	f002 f93e 	bl	80150e0 <__mcmp>
 8012e64:	2800      	cmp	r0, #0
 8012e66:	dc68      	bgt.n	8012f3a <_strtod_l+0x8c2>
 8012e68:	9b05      	ldr	r3, [sp, #20]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d172      	bne.n	8012f54 <_strtod_l+0x8dc>
 8012e6e:	e630      	b.n	8012ad2 <_strtod_l+0x45a>
 8012e70:	f018 0f01 	tst.w	r8, #1
 8012e74:	d004      	beq.n	8012e80 <_strtod_l+0x808>
 8012e76:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012e7a:	f7ed fb45 	bl	8000508 <__aeabi_dmul>
 8012e7e:	2301      	movs	r3, #1
 8012e80:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012e84:	3508      	adds	r5, #8
 8012e86:	e6dc      	b.n	8012c42 <_strtod_l+0x5ca>
 8012e88:	f04f 32ff 	mov.w	r2, #4294967295
 8012e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8012e90:	ea03 0909 	and.w	r9, r3, r9
 8012e94:	e6f6      	b.n	8012c84 <_strtod_l+0x60c>
 8012e96:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8012e9a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8012e9e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8012ea2:	35e2      	adds	r5, #226	; 0xe2
 8012ea4:	fa07 f505 	lsl.w	r5, r7, r5
 8012ea8:	970f      	str	r7, [sp, #60]	; 0x3c
 8012eaa:	e75c      	b.n	8012d66 <_strtod_l+0x6ee>
 8012eac:	2301      	movs	r3, #1
 8012eae:	2500      	movs	r5, #0
 8012eb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8012eb2:	e758      	b.n	8012d66 <_strtod_l+0x6ee>
 8012eb4:	463a      	mov	r2, r7
 8012eb6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012eb8:	4658      	mov	r0, fp
 8012eba:	f002 f8bd 	bl	8015038 <__lshift>
 8012ebe:	901c      	str	r0, [sp, #112]	; 0x70
 8012ec0:	2800      	cmp	r0, #0
 8012ec2:	f47f af7c 	bne.w	8012dbe <_strtod_l+0x746>
 8012ec6:	e5f9      	b.n	8012abc <_strtod_l+0x444>
 8012ec8:	08019b58 	.word	0x08019b58
 8012ecc:	fffffc02 	.word	0xfffffc02
 8012ed0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8012ed4:	f040 8089 	bne.w	8012fea <_strtod_l+0x972>
 8012ed8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012eda:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8012ede:	b342      	cbz	r2, 8012f32 <_strtod_l+0x8ba>
 8012ee0:	4aaf      	ldr	r2, [pc, #700]	; (80131a0 <_strtod_l+0xb28>)
 8012ee2:	4293      	cmp	r3, r2
 8012ee4:	d156      	bne.n	8012f94 <_strtod_l+0x91c>
 8012ee6:	9b05      	ldr	r3, [sp, #20]
 8012ee8:	4648      	mov	r0, r9
 8012eea:	b1eb      	cbz	r3, 8012f28 <_strtod_l+0x8b0>
 8012eec:	4653      	mov	r3, sl
 8012eee:	4aad      	ldr	r2, [pc, #692]	; (80131a4 <_strtod_l+0xb2c>)
 8012ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8012ef4:	401a      	ands	r2, r3
 8012ef6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8012efa:	d818      	bhi.n	8012f2e <_strtod_l+0x8b6>
 8012efc:	0d12      	lsrs	r2, r2, #20
 8012efe:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8012f02:	fa01 f303 	lsl.w	r3, r1, r3
 8012f06:	4298      	cmp	r0, r3
 8012f08:	d144      	bne.n	8012f94 <_strtod_l+0x91c>
 8012f0a:	4ba7      	ldr	r3, [pc, #668]	; (80131a8 <_strtod_l+0xb30>)
 8012f0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f0e:	429a      	cmp	r2, r3
 8012f10:	d102      	bne.n	8012f18 <_strtod_l+0x8a0>
 8012f12:	3001      	adds	r0, #1
 8012f14:	f43f add2 	beq.w	8012abc <_strtod_l+0x444>
 8012f18:	4ba2      	ldr	r3, [pc, #648]	; (80131a4 <_strtod_l+0xb2c>)
 8012f1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f1c:	f04f 0900 	mov.w	r9, #0
 8012f20:	401a      	ands	r2, r3
 8012f22:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8012f26:	e79f      	b.n	8012e68 <_strtod_l+0x7f0>
 8012f28:	f04f 33ff 	mov.w	r3, #4294967295
 8012f2c:	e7eb      	b.n	8012f06 <_strtod_l+0x88e>
 8012f2e:	460b      	mov	r3, r1
 8012f30:	e7e9      	b.n	8012f06 <_strtod_l+0x88e>
 8012f32:	bb7b      	cbnz	r3, 8012f94 <_strtod_l+0x91c>
 8012f34:	f1b9 0f00 	cmp.w	r9, #0
 8012f38:	d12c      	bne.n	8012f94 <_strtod_l+0x91c>
 8012f3a:	9905      	ldr	r1, [sp, #20]
 8012f3c:	4653      	mov	r3, sl
 8012f3e:	4a99      	ldr	r2, [pc, #612]	; (80131a4 <_strtod_l+0xb2c>)
 8012f40:	b1f1      	cbz	r1, 8012f80 <_strtod_l+0x908>
 8012f42:	ea02 010a 	and.w	r1, r2, sl
 8012f46:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012f4a:	dc19      	bgt.n	8012f80 <_strtod_l+0x908>
 8012f4c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012f50:	f77f ae51 	ble.w	8012bf6 <_strtod_l+0x57e>
 8012f54:	2300      	movs	r3, #0
 8012f56:	4a95      	ldr	r2, [pc, #596]	; (80131ac <_strtod_l+0xb34>)
 8012f58:	4648      	mov	r0, r9
 8012f5a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8012f5e:	4651      	mov	r1, sl
 8012f60:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8012f64:	f7ed fad0 	bl	8000508 <__aeabi_dmul>
 8012f68:	4681      	mov	r9, r0
 8012f6a:	468a      	mov	sl, r1
 8012f6c:	2900      	cmp	r1, #0
 8012f6e:	f47f adb0 	bne.w	8012ad2 <_strtod_l+0x45a>
 8012f72:	2800      	cmp	r0, #0
 8012f74:	f47f adad 	bne.w	8012ad2 <_strtod_l+0x45a>
 8012f78:	2322      	movs	r3, #34	; 0x22
 8012f7a:	f8cb 3000 	str.w	r3, [fp]
 8012f7e:	e5a8      	b.n	8012ad2 <_strtod_l+0x45a>
 8012f80:	4013      	ands	r3, r2
 8012f82:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012f86:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8012f8a:	f04f 39ff 	mov.w	r9, #4294967295
 8012f8e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8012f92:	e769      	b.n	8012e68 <_strtod_l+0x7f0>
 8012f94:	b19d      	cbz	r5, 8012fbe <_strtod_l+0x946>
 8012f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f98:	421d      	tst	r5, r3
 8012f9a:	f43f af65 	beq.w	8012e68 <_strtod_l+0x7f0>
 8012f9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fa0:	9a05      	ldr	r2, [sp, #20]
 8012fa2:	4648      	mov	r0, r9
 8012fa4:	4651      	mov	r1, sl
 8012fa6:	b173      	cbz	r3, 8012fc6 <_strtod_l+0x94e>
 8012fa8:	f7ff fb42 	bl	8012630 <sulp>
 8012fac:	4602      	mov	r2, r0
 8012fae:	460b      	mov	r3, r1
 8012fb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012fb4:	f7ed f8f2 	bl	800019c <__adddf3>
 8012fb8:	4681      	mov	r9, r0
 8012fba:	468a      	mov	sl, r1
 8012fbc:	e754      	b.n	8012e68 <_strtod_l+0x7f0>
 8012fbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012fc0:	ea13 0f09 	tst.w	r3, r9
 8012fc4:	e7e9      	b.n	8012f9a <_strtod_l+0x922>
 8012fc6:	f7ff fb33 	bl	8012630 <sulp>
 8012fca:	4602      	mov	r2, r0
 8012fcc:	460b      	mov	r3, r1
 8012fce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012fd2:	f7ed f8e1 	bl	8000198 <__aeabi_dsub>
 8012fd6:	2200      	movs	r2, #0
 8012fd8:	2300      	movs	r3, #0
 8012fda:	4681      	mov	r9, r0
 8012fdc:	468a      	mov	sl, r1
 8012fde:	f7ed fcfb 	bl	80009d8 <__aeabi_dcmpeq>
 8012fe2:	2800      	cmp	r0, #0
 8012fe4:	f47f ae07 	bne.w	8012bf6 <_strtod_l+0x57e>
 8012fe8:	e73e      	b.n	8012e68 <_strtod_l+0x7f0>
 8012fea:	9904      	ldr	r1, [sp, #16]
 8012fec:	4640      	mov	r0, r8
 8012fee:	f002 f9b4 	bl	801535a <__ratio>
 8012ff2:	2200      	movs	r2, #0
 8012ff4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012ff8:	4606      	mov	r6, r0
 8012ffa:	460f      	mov	r7, r1
 8012ffc:	f7ed fd00 	bl	8000a00 <__aeabi_dcmple>
 8013000:	2800      	cmp	r0, #0
 8013002:	d075      	beq.n	80130f0 <_strtod_l+0xa78>
 8013004:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013006:	2b00      	cmp	r3, #0
 8013008:	d047      	beq.n	801309a <_strtod_l+0xa22>
 801300a:	2600      	movs	r6, #0
 801300c:	4f68      	ldr	r7, [pc, #416]	; (80131b0 <_strtod_l+0xb38>)
 801300e:	4d68      	ldr	r5, [pc, #416]	; (80131b0 <_strtod_l+0xb38>)
 8013010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013012:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013016:	0d1b      	lsrs	r3, r3, #20
 8013018:	051b      	lsls	r3, r3, #20
 801301a:	930f      	str	r3, [sp, #60]	; 0x3c
 801301c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801301e:	4b65      	ldr	r3, [pc, #404]	; (80131b4 <_strtod_l+0xb3c>)
 8013020:	429a      	cmp	r2, r3
 8013022:	f040 80cf 	bne.w	80131c4 <_strtod_l+0xb4c>
 8013026:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801302a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801302e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013030:	4648      	mov	r0, r9
 8013032:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8013036:	4651      	mov	r1, sl
 8013038:	f002 f8ca 	bl	80151d0 <__ulp>
 801303c:	4602      	mov	r2, r0
 801303e:	460b      	mov	r3, r1
 8013040:	4630      	mov	r0, r6
 8013042:	4639      	mov	r1, r7
 8013044:	f7ed fa60 	bl	8000508 <__aeabi_dmul>
 8013048:	464a      	mov	r2, r9
 801304a:	4653      	mov	r3, sl
 801304c:	f7ed f8a6 	bl	800019c <__adddf3>
 8013050:	460b      	mov	r3, r1
 8013052:	4954      	ldr	r1, [pc, #336]	; (80131a4 <_strtod_l+0xb2c>)
 8013054:	4a58      	ldr	r2, [pc, #352]	; (80131b8 <_strtod_l+0xb40>)
 8013056:	4019      	ands	r1, r3
 8013058:	4291      	cmp	r1, r2
 801305a:	4681      	mov	r9, r0
 801305c:	d95e      	bls.n	801311c <_strtod_l+0xaa4>
 801305e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013060:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013064:	4293      	cmp	r3, r2
 8013066:	d103      	bne.n	8013070 <_strtod_l+0x9f8>
 8013068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801306a:	3301      	adds	r3, #1
 801306c:	f43f ad26 	beq.w	8012abc <_strtod_l+0x444>
 8013070:	f04f 39ff 	mov.w	r9, #4294967295
 8013074:	f8df a130 	ldr.w	sl, [pc, #304]	; 80131a8 <_strtod_l+0xb30>
 8013078:	991c      	ldr	r1, [sp, #112]	; 0x70
 801307a:	4658      	mov	r0, fp
 801307c:	f001 fe12 	bl	8014ca4 <_Bfree>
 8013080:	9906      	ldr	r1, [sp, #24]
 8013082:	4658      	mov	r0, fp
 8013084:	f001 fe0e 	bl	8014ca4 <_Bfree>
 8013088:	9904      	ldr	r1, [sp, #16]
 801308a:	4658      	mov	r0, fp
 801308c:	f001 fe0a 	bl	8014ca4 <_Bfree>
 8013090:	4641      	mov	r1, r8
 8013092:	4658      	mov	r0, fp
 8013094:	f001 fe06 	bl	8014ca4 <_Bfree>
 8013098:	e617      	b.n	8012cca <_strtod_l+0x652>
 801309a:	f1b9 0f00 	cmp.w	r9, #0
 801309e:	d119      	bne.n	80130d4 <_strtod_l+0xa5c>
 80130a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80130a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80130a6:	b9e3      	cbnz	r3, 80130e2 <_strtod_l+0xa6a>
 80130a8:	2200      	movs	r2, #0
 80130aa:	4b41      	ldr	r3, [pc, #260]	; (80131b0 <_strtod_l+0xb38>)
 80130ac:	4630      	mov	r0, r6
 80130ae:	4639      	mov	r1, r7
 80130b0:	f7ed fc9c 	bl	80009ec <__aeabi_dcmplt>
 80130b4:	b9c8      	cbnz	r0, 80130ea <_strtod_l+0xa72>
 80130b6:	2200      	movs	r2, #0
 80130b8:	4b40      	ldr	r3, [pc, #256]	; (80131bc <_strtod_l+0xb44>)
 80130ba:	4630      	mov	r0, r6
 80130bc:	4639      	mov	r1, r7
 80130be:	f7ed fa23 	bl	8000508 <__aeabi_dmul>
 80130c2:	4604      	mov	r4, r0
 80130c4:	460d      	mov	r5, r1
 80130c6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80130ca:	9418      	str	r4, [sp, #96]	; 0x60
 80130cc:	9319      	str	r3, [sp, #100]	; 0x64
 80130ce:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80130d2:	e79d      	b.n	8013010 <_strtod_l+0x998>
 80130d4:	f1b9 0f01 	cmp.w	r9, #1
 80130d8:	d103      	bne.n	80130e2 <_strtod_l+0xa6a>
 80130da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80130dc:	2b00      	cmp	r3, #0
 80130de:	f43f ad8a 	beq.w	8012bf6 <_strtod_l+0x57e>
 80130e2:	2600      	movs	r6, #0
 80130e4:	4f36      	ldr	r7, [pc, #216]	; (80131c0 <_strtod_l+0xb48>)
 80130e6:	2400      	movs	r4, #0
 80130e8:	e791      	b.n	801300e <_strtod_l+0x996>
 80130ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80130ec:	4d33      	ldr	r5, [pc, #204]	; (80131bc <_strtod_l+0xb44>)
 80130ee:	e7ea      	b.n	80130c6 <_strtod_l+0xa4e>
 80130f0:	4b32      	ldr	r3, [pc, #200]	; (80131bc <_strtod_l+0xb44>)
 80130f2:	2200      	movs	r2, #0
 80130f4:	4630      	mov	r0, r6
 80130f6:	4639      	mov	r1, r7
 80130f8:	f7ed fa06 	bl	8000508 <__aeabi_dmul>
 80130fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80130fe:	4604      	mov	r4, r0
 8013100:	460d      	mov	r5, r1
 8013102:	b933      	cbnz	r3, 8013112 <_strtod_l+0xa9a>
 8013104:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013108:	9010      	str	r0, [sp, #64]	; 0x40
 801310a:	9311      	str	r3, [sp, #68]	; 0x44
 801310c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8013110:	e77e      	b.n	8013010 <_strtod_l+0x998>
 8013112:	4602      	mov	r2, r0
 8013114:	460b      	mov	r3, r1
 8013116:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 801311a:	e7f7      	b.n	801310c <_strtod_l+0xa94>
 801311c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8013120:	9b05      	ldr	r3, [sp, #20]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d1a8      	bne.n	8013078 <_strtod_l+0xa00>
 8013126:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 801312a:	0d1b      	lsrs	r3, r3, #20
 801312c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801312e:	051b      	lsls	r3, r3, #20
 8013130:	429a      	cmp	r2, r3
 8013132:	4656      	mov	r6, sl
 8013134:	d1a0      	bne.n	8013078 <_strtod_l+0xa00>
 8013136:	4629      	mov	r1, r5
 8013138:	4620      	mov	r0, r4
 801313a:	f7ed fc95 	bl	8000a68 <__aeabi_d2iz>
 801313e:	f7ed f979 	bl	8000434 <__aeabi_i2d>
 8013142:	460b      	mov	r3, r1
 8013144:	4602      	mov	r2, r0
 8013146:	4629      	mov	r1, r5
 8013148:	4620      	mov	r0, r4
 801314a:	f7ed f825 	bl	8000198 <__aeabi_dsub>
 801314e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013150:	4604      	mov	r4, r0
 8013152:	460d      	mov	r5, r1
 8013154:	b933      	cbnz	r3, 8013164 <_strtod_l+0xaec>
 8013156:	f1b9 0f00 	cmp.w	r9, #0
 801315a:	d103      	bne.n	8013164 <_strtod_l+0xaec>
 801315c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8013160:	2e00      	cmp	r6, #0
 8013162:	d06a      	beq.n	801323a <_strtod_l+0xbc2>
 8013164:	a30a      	add	r3, pc, #40	; (adr r3, 8013190 <_strtod_l+0xb18>)
 8013166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801316a:	4620      	mov	r0, r4
 801316c:	4629      	mov	r1, r5
 801316e:	f7ed fc3d 	bl	80009ec <__aeabi_dcmplt>
 8013172:	2800      	cmp	r0, #0
 8013174:	f47f acad 	bne.w	8012ad2 <_strtod_l+0x45a>
 8013178:	a307      	add	r3, pc, #28	; (adr r3, 8013198 <_strtod_l+0xb20>)
 801317a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801317e:	4620      	mov	r0, r4
 8013180:	4629      	mov	r1, r5
 8013182:	f7ed fc51 	bl	8000a28 <__aeabi_dcmpgt>
 8013186:	2800      	cmp	r0, #0
 8013188:	f43f af76 	beq.w	8013078 <_strtod_l+0xa00>
 801318c:	e4a1      	b.n	8012ad2 <_strtod_l+0x45a>
 801318e:	bf00      	nop
 8013190:	94a03595 	.word	0x94a03595
 8013194:	3fdfffff 	.word	0x3fdfffff
 8013198:	35afe535 	.word	0x35afe535
 801319c:	3fe00000 	.word	0x3fe00000
 80131a0:	000fffff 	.word	0x000fffff
 80131a4:	7ff00000 	.word	0x7ff00000
 80131a8:	7fefffff 	.word	0x7fefffff
 80131ac:	39500000 	.word	0x39500000
 80131b0:	3ff00000 	.word	0x3ff00000
 80131b4:	7fe00000 	.word	0x7fe00000
 80131b8:	7c9fffff 	.word	0x7c9fffff
 80131bc:	3fe00000 	.word	0x3fe00000
 80131c0:	bff00000 	.word	0xbff00000
 80131c4:	9b05      	ldr	r3, [sp, #20]
 80131c6:	b313      	cbz	r3, 801320e <_strtod_l+0xb96>
 80131c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80131ca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80131ce:	d81e      	bhi.n	801320e <_strtod_l+0xb96>
 80131d0:	a325      	add	r3, pc, #148	; (adr r3, 8013268 <_strtod_l+0xbf0>)
 80131d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131d6:	4620      	mov	r0, r4
 80131d8:	4629      	mov	r1, r5
 80131da:	f7ed fc11 	bl	8000a00 <__aeabi_dcmple>
 80131de:	b190      	cbz	r0, 8013206 <_strtod_l+0xb8e>
 80131e0:	4629      	mov	r1, r5
 80131e2:	4620      	mov	r0, r4
 80131e4:	f7ed fc68 	bl	8000ab8 <__aeabi_d2uiz>
 80131e8:	2800      	cmp	r0, #0
 80131ea:	bf08      	it	eq
 80131ec:	2001      	moveq	r0, #1
 80131ee:	f7ed f911 	bl	8000414 <__aeabi_ui2d>
 80131f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80131f4:	4604      	mov	r4, r0
 80131f6:	460d      	mov	r5, r1
 80131f8:	b9d3      	cbnz	r3, 8013230 <_strtod_l+0xbb8>
 80131fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80131fe:	9012      	str	r0, [sp, #72]	; 0x48
 8013200:	9313      	str	r3, [sp, #76]	; 0x4c
 8013202:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8013206:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013208:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 801320c:	1a9f      	subs	r7, r3, r2
 801320e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013212:	f001 ffdd 	bl	80151d0 <__ulp>
 8013216:	4602      	mov	r2, r0
 8013218:	460b      	mov	r3, r1
 801321a:	4630      	mov	r0, r6
 801321c:	4639      	mov	r1, r7
 801321e:	f7ed f973 	bl	8000508 <__aeabi_dmul>
 8013222:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013226:	f7ec ffb9 	bl	800019c <__adddf3>
 801322a:	4681      	mov	r9, r0
 801322c:	468a      	mov	sl, r1
 801322e:	e777      	b.n	8013120 <_strtod_l+0xaa8>
 8013230:	4602      	mov	r2, r0
 8013232:	460b      	mov	r3, r1
 8013234:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8013238:	e7e3      	b.n	8013202 <_strtod_l+0xb8a>
 801323a:	a30d      	add	r3, pc, #52	; (adr r3, 8013270 <_strtod_l+0xbf8>)
 801323c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013240:	f7ed fbd4 	bl	80009ec <__aeabi_dcmplt>
 8013244:	e79f      	b.n	8013186 <_strtod_l+0xb0e>
 8013246:	2300      	movs	r3, #0
 8013248:	930d      	str	r3, [sp, #52]	; 0x34
 801324a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801324c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801324e:	6013      	str	r3, [r2, #0]
 8013250:	f7ff ba55 	b.w	80126fe <_strtod_l+0x86>
 8013254:	2b65      	cmp	r3, #101	; 0x65
 8013256:	f04f 0200 	mov.w	r2, #0
 801325a:	f43f ab42 	beq.w	80128e2 <_strtod_l+0x26a>
 801325e:	2101      	movs	r1, #1
 8013260:	4614      	mov	r4, r2
 8013262:	9105      	str	r1, [sp, #20]
 8013264:	f7ff babf 	b.w	80127e6 <_strtod_l+0x16e>
 8013268:	ffc00000 	.word	0xffc00000
 801326c:	41dfffff 	.word	0x41dfffff
 8013270:	94a03595 	.word	0x94a03595
 8013274:	3fcfffff 	.word	0x3fcfffff

08013278 <_strtod_r>:
 8013278:	4b05      	ldr	r3, [pc, #20]	; (8013290 <_strtod_r+0x18>)
 801327a:	b410      	push	{r4}
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	4c05      	ldr	r4, [pc, #20]	; (8013294 <_strtod_r+0x1c>)
 8013280:	6a1b      	ldr	r3, [r3, #32]
 8013282:	2b00      	cmp	r3, #0
 8013284:	bf08      	it	eq
 8013286:	4623      	moveq	r3, r4
 8013288:	bc10      	pop	{r4}
 801328a:	f7ff b9f5 	b.w	8012678 <_strtod_l>
 801328e:	bf00      	nop
 8013290:	20000140 	.word	0x20000140
 8013294:	200001a4 	.word	0x200001a4

08013298 <_strtol_l.isra.0>:
 8013298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801329c:	4680      	mov	r8, r0
 801329e:	4689      	mov	r9, r1
 80132a0:	4692      	mov	sl, r2
 80132a2:	461e      	mov	r6, r3
 80132a4:	460f      	mov	r7, r1
 80132a6:	463d      	mov	r5, r7
 80132a8:	9808      	ldr	r0, [sp, #32]
 80132aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80132ae:	f001 fc25 	bl	8014afc <__locale_ctype_ptr_l>
 80132b2:	4420      	add	r0, r4
 80132b4:	7843      	ldrb	r3, [r0, #1]
 80132b6:	f013 0308 	ands.w	r3, r3, #8
 80132ba:	d132      	bne.n	8013322 <_strtol_l.isra.0+0x8a>
 80132bc:	2c2d      	cmp	r4, #45	; 0x2d
 80132be:	d132      	bne.n	8013326 <_strtol_l.isra.0+0x8e>
 80132c0:	2201      	movs	r2, #1
 80132c2:	787c      	ldrb	r4, [r7, #1]
 80132c4:	1cbd      	adds	r5, r7, #2
 80132c6:	2e00      	cmp	r6, #0
 80132c8:	d05d      	beq.n	8013386 <_strtol_l.isra.0+0xee>
 80132ca:	2e10      	cmp	r6, #16
 80132cc:	d109      	bne.n	80132e2 <_strtol_l.isra.0+0x4a>
 80132ce:	2c30      	cmp	r4, #48	; 0x30
 80132d0:	d107      	bne.n	80132e2 <_strtol_l.isra.0+0x4a>
 80132d2:	782b      	ldrb	r3, [r5, #0]
 80132d4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80132d8:	2b58      	cmp	r3, #88	; 0x58
 80132da:	d14f      	bne.n	801337c <_strtol_l.isra.0+0xe4>
 80132dc:	2610      	movs	r6, #16
 80132de:	786c      	ldrb	r4, [r5, #1]
 80132e0:	3502      	adds	r5, #2
 80132e2:	2a00      	cmp	r2, #0
 80132e4:	bf14      	ite	ne
 80132e6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80132ea:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80132ee:	2700      	movs	r7, #0
 80132f0:	fbb1 fcf6 	udiv	ip, r1, r6
 80132f4:	4638      	mov	r0, r7
 80132f6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80132fa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80132fe:	2b09      	cmp	r3, #9
 8013300:	d817      	bhi.n	8013332 <_strtol_l.isra.0+0x9a>
 8013302:	461c      	mov	r4, r3
 8013304:	42a6      	cmp	r6, r4
 8013306:	dd23      	ble.n	8013350 <_strtol_l.isra.0+0xb8>
 8013308:	1c7b      	adds	r3, r7, #1
 801330a:	d007      	beq.n	801331c <_strtol_l.isra.0+0x84>
 801330c:	4584      	cmp	ip, r0
 801330e:	d31c      	bcc.n	801334a <_strtol_l.isra.0+0xb2>
 8013310:	d101      	bne.n	8013316 <_strtol_l.isra.0+0x7e>
 8013312:	45a6      	cmp	lr, r4
 8013314:	db19      	blt.n	801334a <_strtol_l.isra.0+0xb2>
 8013316:	2701      	movs	r7, #1
 8013318:	fb00 4006 	mla	r0, r0, r6, r4
 801331c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013320:	e7eb      	b.n	80132fa <_strtol_l.isra.0+0x62>
 8013322:	462f      	mov	r7, r5
 8013324:	e7bf      	b.n	80132a6 <_strtol_l.isra.0+0xe>
 8013326:	2c2b      	cmp	r4, #43	; 0x2b
 8013328:	bf04      	itt	eq
 801332a:	1cbd      	addeq	r5, r7, #2
 801332c:	787c      	ldrbeq	r4, [r7, #1]
 801332e:	461a      	mov	r2, r3
 8013330:	e7c9      	b.n	80132c6 <_strtol_l.isra.0+0x2e>
 8013332:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8013336:	2b19      	cmp	r3, #25
 8013338:	d801      	bhi.n	801333e <_strtol_l.isra.0+0xa6>
 801333a:	3c37      	subs	r4, #55	; 0x37
 801333c:	e7e2      	b.n	8013304 <_strtol_l.isra.0+0x6c>
 801333e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8013342:	2b19      	cmp	r3, #25
 8013344:	d804      	bhi.n	8013350 <_strtol_l.isra.0+0xb8>
 8013346:	3c57      	subs	r4, #87	; 0x57
 8013348:	e7dc      	b.n	8013304 <_strtol_l.isra.0+0x6c>
 801334a:	f04f 37ff 	mov.w	r7, #4294967295
 801334e:	e7e5      	b.n	801331c <_strtol_l.isra.0+0x84>
 8013350:	1c7b      	adds	r3, r7, #1
 8013352:	d108      	bne.n	8013366 <_strtol_l.isra.0+0xce>
 8013354:	2322      	movs	r3, #34	; 0x22
 8013356:	4608      	mov	r0, r1
 8013358:	f8c8 3000 	str.w	r3, [r8]
 801335c:	f1ba 0f00 	cmp.w	sl, #0
 8013360:	d107      	bne.n	8013372 <_strtol_l.isra.0+0xda>
 8013362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013366:	b102      	cbz	r2, 801336a <_strtol_l.isra.0+0xd2>
 8013368:	4240      	negs	r0, r0
 801336a:	f1ba 0f00 	cmp.w	sl, #0
 801336e:	d0f8      	beq.n	8013362 <_strtol_l.isra.0+0xca>
 8013370:	b10f      	cbz	r7, 8013376 <_strtol_l.isra.0+0xde>
 8013372:	f105 39ff 	add.w	r9, r5, #4294967295
 8013376:	f8ca 9000 	str.w	r9, [sl]
 801337a:	e7f2      	b.n	8013362 <_strtol_l.isra.0+0xca>
 801337c:	2430      	movs	r4, #48	; 0x30
 801337e:	2e00      	cmp	r6, #0
 8013380:	d1af      	bne.n	80132e2 <_strtol_l.isra.0+0x4a>
 8013382:	2608      	movs	r6, #8
 8013384:	e7ad      	b.n	80132e2 <_strtol_l.isra.0+0x4a>
 8013386:	2c30      	cmp	r4, #48	; 0x30
 8013388:	d0a3      	beq.n	80132d2 <_strtol_l.isra.0+0x3a>
 801338a:	260a      	movs	r6, #10
 801338c:	e7a9      	b.n	80132e2 <_strtol_l.isra.0+0x4a>
	...

08013390 <_strtol_r>:
 8013390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013392:	4c06      	ldr	r4, [pc, #24]	; (80133ac <_strtol_r+0x1c>)
 8013394:	4d06      	ldr	r5, [pc, #24]	; (80133b0 <_strtol_r+0x20>)
 8013396:	6824      	ldr	r4, [r4, #0]
 8013398:	6a24      	ldr	r4, [r4, #32]
 801339a:	2c00      	cmp	r4, #0
 801339c:	bf08      	it	eq
 801339e:	462c      	moveq	r4, r5
 80133a0:	9400      	str	r4, [sp, #0]
 80133a2:	f7ff ff79 	bl	8013298 <_strtol_l.isra.0>
 80133a6:	b003      	add	sp, #12
 80133a8:	bd30      	pop	{r4, r5, pc}
 80133aa:	bf00      	nop
 80133ac:	20000140 	.word	0x20000140
 80133b0:	200001a4 	.word	0x200001a4

080133b4 <__swbuf_r>:
 80133b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133b6:	460e      	mov	r6, r1
 80133b8:	4614      	mov	r4, r2
 80133ba:	4605      	mov	r5, r0
 80133bc:	b118      	cbz	r0, 80133c6 <__swbuf_r+0x12>
 80133be:	6983      	ldr	r3, [r0, #24]
 80133c0:	b90b      	cbnz	r3, 80133c6 <__swbuf_r+0x12>
 80133c2:	f000 ffe9 	bl	8014398 <__sinit>
 80133c6:	4b21      	ldr	r3, [pc, #132]	; (801344c <__swbuf_r+0x98>)
 80133c8:	429c      	cmp	r4, r3
 80133ca:	d12a      	bne.n	8013422 <__swbuf_r+0x6e>
 80133cc:	686c      	ldr	r4, [r5, #4]
 80133ce:	69a3      	ldr	r3, [r4, #24]
 80133d0:	60a3      	str	r3, [r4, #8]
 80133d2:	89a3      	ldrh	r3, [r4, #12]
 80133d4:	071a      	lsls	r2, r3, #28
 80133d6:	d52e      	bpl.n	8013436 <__swbuf_r+0x82>
 80133d8:	6923      	ldr	r3, [r4, #16]
 80133da:	b363      	cbz	r3, 8013436 <__swbuf_r+0x82>
 80133dc:	6923      	ldr	r3, [r4, #16]
 80133de:	6820      	ldr	r0, [r4, #0]
 80133e0:	b2f6      	uxtb	r6, r6
 80133e2:	1ac0      	subs	r0, r0, r3
 80133e4:	6963      	ldr	r3, [r4, #20]
 80133e6:	4637      	mov	r7, r6
 80133e8:	4283      	cmp	r3, r0
 80133ea:	dc04      	bgt.n	80133f6 <__swbuf_r+0x42>
 80133ec:	4621      	mov	r1, r4
 80133ee:	4628      	mov	r0, r5
 80133f0:	f000 ff68 	bl	80142c4 <_fflush_r>
 80133f4:	bb28      	cbnz	r0, 8013442 <__swbuf_r+0x8e>
 80133f6:	68a3      	ldr	r3, [r4, #8]
 80133f8:	3001      	adds	r0, #1
 80133fa:	3b01      	subs	r3, #1
 80133fc:	60a3      	str	r3, [r4, #8]
 80133fe:	6823      	ldr	r3, [r4, #0]
 8013400:	1c5a      	adds	r2, r3, #1
 8013402:	6022      	str	r2, [r4, #0]
 8013404:	701e      	strb	r6, [r3, #0]
 8013406:	6963      	ldr	r3, [r4, #20]
 8013408:	4283      	cmp	r3, r0
 801340a:	d004      	beq.n	8013416 <__swbuf_r+0x62>
 801340c:	89a3      	ldrh	r3, [r4, #12]
 801340e:	07db      	lsls	r3, r3, #31
 8013410:	d519      	bpl.n	8013446 <__swbuf_r+0x92>
 8013412:	2e0a      	cmp	r6, #10
 8013414:	d117      	bne.n	8013446 <__swbuf_r+0x92>
 8013416:	4621      	mov	r1, r4
 8013418:	4628      	mov	r0, r5
 801341a:	f000 ff53 	bl	80142c4 <_fflush_r>
 801341e:	b190      	cbz	r0, 8013446 <__swbuf_r+0x92>
 8013420:	e00f      	b.n	8013442 <__swbuf_r+0x8e>
 8013422:	4b0b      	ldr	r3, [pc, #44]	; (8013450 <__swbuf_r+0x9c>)
 8013424:	429c      	cmp	r4, r3
 8013426:	d101      	bne.n	801342c <__swbuf_r+0x78>
 8013428:	68ac      	ldr	r4, [r5, #8]
 801342a:	e7d0      	b.n	80133ce <__swbuf_r+0x1a>
 801342c:	4b09      	ldr	r3, [pc, #36]	; (8013454 <__swbuf_r+0xa0>)
 801342e:	429c      	cmp	r4, r3
 8013430:	bf08      	it	eq
 8013432:	68ec      	ldreq	r4, [r5, #12]
 8013434:	e7cb      	b.n	80133ce <__swbuf_r+0x1a>
 8013436:	4621      	mov	r1, r4
 8013438:	4628      	mov	r0, r5
 801343a:	f000 f80d 	bl	8013458 <__swsetup_r>
 801343e:	2800      	cmp	r0, #0
 8013440:	d0cc      	beq.n	80133dc <__swbuf_r+0x28>
 8013442:	f04f 37ff 	mov.w	r7, #4294967295
 8013446:	4638      	mov	r0, r7
 8013448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801344a:	bf00      	nop
 801344c:	08019bb0 	.word	0x08019bb0
 8013450:	08019bd0 	.word	0x08019bd0
 8013454:	08019b90 	.word	0x08019b90

08013458 <__swsetup_r>:
 8013458:	4b32      	ldr	r3, [pc, #200]	; (8013524 <__swsetup_r+0xcc>)
 801345a:	b570      	push	{r4, r5, r6, lr}
 801345c:	681d      	ldr	r5, [r3, #0]
 801345e:	4606      	mov	r6, r0
 8013460:	460c      	mov	r4, r1
 8013462:	b125      	cbz	r5, 801346e <__swsetup_r+0x16>
 8013464:	69ab      	ldr	r3, [r5, #24]
 8013466:	b913      	cbnz	r3, 801346e <__swsetup_r+0x16>
 8013468:	4628      	mov	r0, r5
 801346a:	f000 ff95 	bl	8014398 <__sinit>
 801346e:	4b2e      	ldr	r3, [pc, #184]	; (8013528 <__swsetup_r+0xd0>)
 8013470:	429c      	cmp	r4, r3
 8013472:	d10f      	bne.n	8013494 <__swsetup_r+0x3c>
 8013474:	686c      	ldr	r4, [r5, #4]
 8013476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801347a:	b29a      	uxth	r2, r3
 801347c:	0715      	lsls	r5, r2, #28
 801347e:	d42c      	bmi.n	80134da <__swsetup_r+0x82>
 8013480:	06d0      	lsls	r0, r2, #27
 8013482:	d411      	bmi.n	80134a8 <__swsetup_r+0x50>
 8013484:	2209      	movs	r2, #9
 8013486:	6032      	str	r2, [r6, #0]
 8013488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801348c:	81a3      	strh	r3, [r4, #12]
 801348e:	f04f 30ff 	mov.w	r0, #4294967295
 8013492:	e03e      	b.n	8013512 <__swsetup_r+0xba>
 8013494:	4b25      	ldr	r3, [pc, #148]	; (801352c <__swsetup_r+0xd4>)
 8013496:	429c      	cmp	r4, r3
 8013498:	d101      	bne.n	801349e <__swsetup_r+0x46>
 801349a:	68ac      	ldr	r4, [r5, #8]
 801349c:	e7eb      	b.n	8013476 <__swsetup_r+0x1e>
 801349e:	4b24      	ldr	r3, [pc, #144]	; (8013530 <__swsetup_r+0xd8>)
 80134a0:	429c      	cmp	r4, r3
 80134a2:	bf08      	it	eq
 80134a4:	68ec      	ldreq	r4, [r5, #12]
 80134a6:	e7e6      	b.n	8013476 <__swsetup_r+0x1e>
 80134a8:	0751      	lsls	r1, r2, #29
 80134aa:	d512      	bpl.n	80134d2 <__swsetup_r+0x7a>
 80134ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80134ae:	b141      	cbz	r1, 80134c2 <__swsetup_r+0x6a>
 80134b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80134b4:	4299      	cmp	r1, r3
 80134b6:	d002      	beq.n	80134be <__swsetup_r+0x66>
 80134b8:	4630      	mov	r0, r6
 80134ba:	f001 ffc5 	bl	8015448 <_free_r>
 80134be:	2300      	movs	r3, #0
 80134c0:	6363      	str	r3, [r4, #52]	; 0x34
 80134c2:	89a3      	ldrh	r3, [r4, #12]
 80134c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80134c8:	81a3      	strh	r3, [r4, #12]
 80134ca:	2300      	movs	r3, #0
 80134cc:	6063      	str	r3, [r4, #4]
 80134ce:	6923      	ldr	r3, [r4, #16]
 80134d0:	6023      	str	r3, [r4, #0]
 80134d2:	89a3      	ldrh	r3, [r4, #12]
 80134d4:	f043 0308 	orr.w	r3, r3, #8
 80134d8:	81a3      	strh	r3, [r4, #12]
 80134da:	6923      	ldr	r3, [r4, #16]
 80134dc:	b94b      	cbnz	r3, 80134f2 <__swsetup_r+0x9a>
 80134de:	89a3      	ldrh	r3, [r4, #12]
 80134e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80134e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80134e8:	d003      	beq.n	80134f2 <__swsetup_r+0x9a>
 80134ea:	4621      	mov	r1, r4
 80134ec:	4630      	mov	r0, r6
 80134ee:	f001 fb3d 	bl	8014b6c <__smakebuf_r>
 80134f2:	89a2      	ldrh	r2, [r4, #12]
 80134f4:	f012 0301 	ands.w	r3, r2, #1
 80134f8:	d00c      	beq.n	8013514 <__swsetup_r+0xbc>
 80134fa:	2300      	movs	r3, #0
 80134fc:	60a3      	str	r3, [r4, #8]
 80134fe:	6963      	ldr	r3, [r4, #20]
 8013500:	425b      	negs	r3, r3
 8013502:	61a3      	str	r3, [r4, #24]
 8013504:	6923      	ldr	r3, [r4, #16]
 8013506:	b953      	cbnz	r3, 801351e <__swsetup_r+0xc6>
 8013508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801350c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013510:	d1ba      	bne.n	8013488 <__swsetup_r+0x30>
 8013512:	bd70      	pop	{r4, r5, r6, pc}
 8013514:	0792      	lsls	r2, r2, #30
 8013516:	bf58      	it	pl
 8013518:	6963      	ldrpl	r3, [r4, #20]
 801351a:	60a3      	str	r3, [r4, #8]
 801351c:	e7f2      	b.n	8013504 <__swsetup_r+0xac>
 801351e:	2000      	movs	r0, #0
 8013520:	e7f7      	b.n	8013512 <__swsetup_r+0xba>
 8013522:	bf00      	nop
 8013524:	20000140 	.word	0x20000140
 8013528:	08019bb0 	.word	0x08019bb0
 801352c:	08019bd0 	.word	0x08019bd0
 8013530:	08019b90 	.word	0x08019b90

08013534 <quorem>:
 8013534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013538:	6903      	ldr	r3, [r0, #16]
 801353a:	690c      	ldr	r4, [r1, #16]
 801353c:	4680      	mov	r8, r0
 801353e:	42a3      	cmp	r3, r4
 8013540:	f2c0 8084 	blt.w	801364c <quorem+0x118>
 8013544:	3c01      	subs	r4, #1
 8013546:	f101 0714 	add.w	r7, r1, #20
 801354a:	f100 0614 	add.w	r6, r0, #20
 801354e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8013552:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8013556:	3501      	adds	r5, #1
 8013558:	fbb0 f5f5 	udiv	r5, r0, r5
 801355c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8013560:	eb06 030c 	add.w	r3, r6, ip
 8013564:	eb07 090c 	add.w	r9, r7, ip
 8013568:	9301      	str	r3, [sp, #4]
 801356a:	b39d      	cbz	r5, 80135d4 <quorem+0xa0>
 801356c:	f04f 0a00 	mov.w	sl, #0
 8013570:	4638      	mov	r0, r7
 8013572:	46b6      	mov	lr, r6
 8013574:	46d3      	mov	fp, sl
 8013576:	f850 2b04 	ldr.w	r2, [r0], #4
 801357a:	b293      	uxth	r3, r2
 801357c:	fb05 a303 	mla	r3, r5, r3, sl
 8013580:	0c12      	lsrs	r2, r2, #16
 8013582:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013586:	fb05 a202 	mla	r2, r5, r2, sl
 801358a:	b29b      	uxth	r3, r3
 801358c:	ebab 0303 	sub.w	r3, fp, r3
 8013590:	f8de b000 	ldr.w	fp, [lr]
 8013594:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8013598:	fa1f fb8b 	uxth.w	fp, fp
 801359c:	445b      	add	r3, fp
 801359e:	fa1f fb82 	uxth.w	fp, r2
 80135a2:	f8de 2000 	ldr.w	r2, [lr]
 80135a6:	4581      	cmp	r9, r0
 80135a8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80135ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80135b0:	b29b      	uxth	r3, r3
 80135b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80135b6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80135ba:	f84e 3b04 	str.w	r3, [lr], #4
 80135be:	d2da      	bcs.n	8013576 <quorem+0x42>
 80135c0:	f856 300c 	ldr.w	r3, [r6, ip]
 80135c4:	b933      	cbnz	r3, 80135d4 <quorem+0xa0>
 80135c6:	9b01      	ldr	r3, [sp, #4]
 80135c8:	3b04      	subs	r3, #4
 80135ca:	429e      	cmp	r6, r3
 80135cc:	461a      	mov	r2, r3
 80135ce:	d331      	bcc.n	8013634 <quorem+0x100>
 80135d0:	f8c8 4010 	str.w	r4, [r8, #16]
 80135d4:	4640      	mov	r0, r8
 80135d6:	f001 fd83 	bl	80150e0 <__mcmp>
 80135da:	2800      	cmp	r0, #0
 80135dc:	db26      	blt.n	801362c <quorem+0xf8>
 80135de:	4630      	mov	r0, r6
 80135e0:	f04f 0c00 	mov.w	ip, #0
 80135e4:	3501      	adds	r5, #1
 80135e6:	f857 1b04 	ldr.w	r1, [r7], #4
 80135ea:	f8d0 e000 	ldr.w	lr, [r0]
 80135ee:	b28b      	uxth	r3, r1
 80135f0:	ebac 0303 	sub.w	r3, ip, r3
 80135f4:	fa1f f28e 	uxth.w	r2, lr
 80135f8:	4413      	add	r3, r2
 80135fa:	0c0a      	lsrs	r2, r1, #16
 80135fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013600:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013604:	b29b      	uxth	r3, r3
 8013606:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801360a:	45b9      	cmp	r9, r7
 801360c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013610:	f840 3b04 	str.w	r3, [r0], #4
 8013614:	d2e7      	bcs.n	80135e6 <quorem+0xb2>
 8013616:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801361a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801361e:	b92a      	cbnz	r2, 801362c <quorem+0xf8>
 8013620:	3b04      	subs	r3, #4
 8013622:	429e      	cmp	r6, r3
 8013624:	461a      	mov	r2, r3
 8013626:	d30b      	bcc.n	8013640 <quorem+0x10c>
 8013628:	f8c8 4010 	str.w	r4, [r8, #16]
 801362c:	4628      	mov	r0, r5
 801362e:	b003      	add	sp, #12
 8013630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013634:	6812      	ldr	r2, [r2, #0]
 8013636:	3b04      	subs	r3, #4
 8013638:	2a00      	cmp	r2, #0
 801363a:	d1c9      	bne.n	80135d0 <quorem+0x9c>
 801363c:	3c01      	subs	r4, #1
 801363e:	e7c4      	b.n	80135ca <quorem+0x96>
 8013640:	6812      	ldr	r2, [r2, #0]
 8013642:	3b04      	subs	r3, #4
 8013644:	2a00      	cmp	r2, #0
 8013646:	d1ef      	bne.n	8013628 <quorem+0xf4>
 8013648:	3c01      	subs	r4, #1
 801364a:	e7ea      	b.n	8013622 <quorem+0xee>
 801364c:	2000      	movs	r0, #0
 801364e:	e7ee      	b.n	801362e <quorem+0xfa>

08013650 <_dtoa_r>:
 8013650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013654:	4616      	mov	r6, r2
 8013656:	461f      	mov	r7, r3
 8013658:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801365a:	b095      	sub	sp, #84	; 0x54
 801365c:	4604      	mov	r4, r0
 801365e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8013662:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013666:	b93d      	cbnz	r5, 8013678 <_dtoa_r+0x28>
 8013668:	2010      	movs	r0, #16
 801366a:	f001 fabf 	bl	8014bec <malloc>
 801366e:	6260      	str	r0, [r4, #36]	; 0x24
 8013670:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013674:	6005      	str	r5, [r0, #0]
 8013676:	60c5      	str	r5, [r0, #12]
 8013678:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801367a:	6819      	ldr	r1, [r3, #0]
 801367c:	b151      	cbz	r1, 8013694 <_dtoa_r+0x44>
 801367e:	685a      	ldr	r2, [r3, #4]
 8013680:	2301      	movs	r3, #1
 8013682:	4093      	lsls	r3, r2
 8013684:	604a      	str	r2, [r1, #4]
 8013686:	608b      	str	r3, [r1, #8]
 8013688:	4620      	mov	r0, r4
 801368a:	f001 fb0b 	bl	8014ca4 <_Bfree>
 801368e:	2200      	movs	r2, #0
 8013690:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013692:	601a      	str	r2, [r3, #0]
 8013694:	1e3b      	subs	r3, r7, #0
 8013696:	bfaf      	iteee	ge
 8013698:	2300      	movge	r3, #0
 801369a:	2201      	movlt	r2, #1
 801369c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80136a0:	9303      	strlt	r3, [sp, #12]
 80136a2:	bfac      	ite	ge
 80136a4:	f8c8 3000 	strge.w	r3, [r8]
 80136a8:	f8c8 2000 	strlt.w	r2, [r8]
 80136ac:	4bae      	ldr	r3, [pc, #696]	; (8013968 <_dtoa_r+0x318>)
 80136ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80136b2:	ea33 0308 	bics.w	r3, r3, r8
 80136b6:	d11b      	bne.n	80136f0 <_dtoa_r+0xa0>
 80136b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80136bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80136be:	6013      	str	r3, [r2, #0]
 80136c0:	9b02      	ldr	r3, [sp, #8]
 80136c2:	b923      	cbnz	r3, 80136ce <_dtoa_r+0x7e>
 80136c4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80136c8:	2800      	cmp	r0, #0
 80136ca:	f000 8545 	beq.w	8014158 <_dtoa_r+0xb08>
 80136ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80136d0:	b953      	cbnz	r3, 80136e8 <_dtoa_r+0x98>
 80136d2:	4ba6      	ldr	r3, [pc, #664]	; (801396c <_dtoa_r+0x31c>)
 80136d4:	e021      	b.n	801371a <_dtoa_r+0xca>
 80136d6:	4ba6      	ldr	r3, [pc, #664]	; (8013970 <_dtoa_r+0x320>)
 80136d8:	9306      	str	r3, [sp, #24]
 80136da:	3308      	adds	r3, #8
 80136dc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80136de:	6013      	str	r3, [r2, #0]
 80136e0:	9806      	ldr	r0, [sp, #24]
 80136e2:	b015      	add	sp, #84	; 0x54
 80136e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136e8:	4ba0      	ldr	r3, [pc, #640]	; (801396c <_dtoa_r+0x31c>)
 80136ea:	9306      	str	r3, [sp, #24]
 80136ec:	3303      	adds	r3, #3
 80136ee:	e7f5      	b.n	80136dc <_dtoa_r+0x8c>
 80136f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80136f4:	2200      	movs	r2, #0
 80136f6:	2300      	movs	r3, #0
 80136f8:	4630      	mov	r0, r6
 80136fa:	4639      	mov	r1, r7
 80136fc:	f7ed f96c 	bl	80009d8 <__aeabi_dcmpeq>
 8013700:	4682      	mov	sl, r0
 8013702:	b160      	cbz	r0, 801371e <_dtoa_r+0xce>
 8013704:	2301      	movs	r3, #1
 8013706:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013708:	6013      	str	r3, [r2, #0]
 801370a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801370c:	2b00      	cmp	r3, #0
 801370e:	f000 8520 	beq.w	8014152 <_dtoa_r+0xb02>
 8013712:	4b98      	ldr	r3, [pc, #608]	; (8013974 <_dtoa_r+0x324>)
 8013714:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013716:	6013      	str	r3, [r2, #0]
 8013718:	3b01      	subs	r3, #1
 801371a:	9306      	str	r3, [sp, #24]
 801371c:	e7e0      	b.n	80136e0 <_dtoa_r+0x90>
 801371e:	ab12      	add	r3, sp, #72	; 0x48
 8013720:	9301      	str	r3, [sp, #4]
 8013722:	ab13      	add	r3, sp, #76	; 0x4c
 8013724:	9300      	str	r3, [sp, #0]
 8013726:	4632      	mov	r2, r6
 8013728:	463b      	mov	r3, r7
 801372a:	4620      	mov	r0, r4
 801372c:	f001 fdc6 	bl	80152bc <__d2b>
 8013730:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013734:	4683      	mov	fp, r0
 8013736:	2d00      	cmp	r5, #0
 8013738:	d07d      	beq.n	8013836 <_dtoa_r+0x1e6>
 801373a:	46b0      	mov	r8, r6
 801373c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013740:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8013744:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8013748:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801374c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8013750:	2200      	movs	r2, #0
 8013752:	4b89      	ldr	r3, [pc, #548]	; (8013978 <_dtoa_r+0x328>)
 8013754:	4640      	mov	r0, r8
 8013756:	4649      	mov	r1, r9
 8013758:	f7ec fd1e 	bl	8000198 <__aeabi_dsub>
 801375c:	a37c      	add	r3, pc, #496	; (adr r3, 8013950 <_dtoa_r+0x300>)
 801375e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013762:	f7ec fed1 	bl	8000508 <__aeabi_dmul>
 8013766:	a37c      	add	r3, pc, #496	; (adr r3, 8013958 <_dtoa_r+0x308>)
 8013768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801376c:	f7ec fd16 	bl	800019c <__adddf3>
 8013770:	4606      	mov	r6, r0
 8013772:	4628      	mov	r0, r5
 8013774:	460f      	mov	r7, r1
 8013776:	f7ec fe5d 	bl	8000434 <__aeabi_i2d>
 801377a:	a379      	add	r3, pc, #484	; (adr r3, 8013960 <_dtoa_r+0x310>)
 801377c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013780:	f7ec fec2 	bl	8000508 <__aeabi_dmul>
 8013784:	4602      	mov	r2, r0
 8013786:	460b      	mov	r3, r1
 8013788:	4630      	mov	r0, r6
 801378a:	4639      	mov	r1, r7
 801378c:	f7ec fd06 	bl	800019c <__adddf3>
 8013790:	4606      	mov	r6, r0
 8013792:	460f      	mov	r7, r1
 8013794:	f7ed f968 	bl	8000a68 <__aeabi_d2iz>
 8013798:	2200      	movs	r2, #0
 801379a:	4682      	mov	sl, r0
 801379c:	2300      	movs	r3, #0
 801379e:	4630      	mov	r0, r6
 80137a0:	4639      	mov	r1, r7
 80137a2:	f7ed f923 	bl	80009ec <__aeabi_dcmplt>
 80137a6:	b148      	cbz	r0, 80137bc <_dtoa_r+0x16c>
 80137a8:	4650      	mov	r0, sl
 80137aa:	f7ec fe43 	bl	8000434 <__aeabi_i2d>
 80137ae:	4632      	mov	r2, r6
 80137b0:	463b      	mov	r3, r7
 80137b2:	f7ed f911 	bl	80009d8 <__aeabi_dcmpeq>
 80137b6:	b908      	cbnz	r0, 80137bc <_dtoa_r+0x16c>
 80137b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80137bc:	f1ba 0f16 	cmp.w	sl, #22
 80137c0:	d85a      	bhi.n	8013878 <_dtoa_r+0x228>
 80137c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80137c6:	496d      	ldr	r1, [pc, #436]	; (801397c <_dtoa_r+0x32c>)
 80137c8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80137cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80137d0:	f7ed f92a 	bl	8000a28 <__aeabi_dcmpgt>
 80137d4:	2800      	cmp	r0, #0
 80137d6:	d051      	beq.n	801387c <_dtoa_r+0x22c>
 80137d8:	2300      	movs	r3, #0
 80137da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80137de:	930d      	str	r3, [sp, #52]	; 0x34
 80137e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80137e2:	1b5d      	subs	r5, r3, r5
 80137e4:	1e6b      	subs	r3, r5, #1
 80137e6:	9307      	str	r3, [sp, #28]
 80137e8:	bf43      	ittte	mi
 80137ea:	2300      	movmi	r3, #0
 80137ec:	f1c5 0901 	rsbmi	r9, r5, #1
 80137f0:	9307      	strmi	r3, [sp, #28]
 80137f2:	f04f 0900 	movpl.w	r9, #0
 80137f6:	f1ba 0f00 	cmp.w	sl, #0
 80137fa:	db41      	blt.n	8013880 <_dtoa_r+0x230>
 80137fc:	9b07      	ldr	r3, [sp, #28]
 80137fe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8013802:	4453      	add	r3, sl
 8013804:	9307      	str	r3, [sp, #28]
 8013806:	2300      	movs	r3, #0
 8013808:	9308      	str	r3, [sp, #32]
 801380a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801380c:	2b09      	cmp	r3, #9
 801380e:	f200 808f 	bhi.w	8013930 <_dtoa_r+0x2e0>
 8013812:	2b05      	cmp	r3, #5
 8013814:	bfc4      	itt	gt
 8013816:	3b04      	subgt	r3, #4
 8013818:	931e      	strgt	r3, [sp, #120]	; 0x78
 801381a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801381c:	bfc8      	it	gt
 801381e:	2500      	movgt	r5, #0
 8013820:	f1a3 0302 	sub.w	r3, r3, #2
 8013824:	bfd8      	it	le
 8013826:	2501      	movle	r5, #1
 8013828:	2b03      	cmp	r3, #3
 801382a:	f200 808d 	bhi.w	8013948 <_dtoa_r+0x2f8>
 801382e:	e8df f003 	tbb	[pc, r3]
 8013832:	7d7b      	.short	0x7d7b
 8013834:	6f2f      	.short	0x6f2f
 8013836:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801383a:	441d      	add	r5, r3
 801383c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8013840:	2820      	cmp	r0, #32
 8013842:	dd13      	ble.n	801386c <_dtoa_r+0x21c>
 8013844:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8013848:	9b02      	ldr	r3, [sp, #8]
 801384a:	fa08 f800 	lsl.w	r8, r8, r0
 801384e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8013852:	fa23 f000 	lsr.w	r0, r3, r0
 8013856:	ea48 0000 	orr.w	r0, r8, r0
 801385a:	f7ec fddb 	bl	8000414 <__aeabi_ui2d>
 801385e:	2301      	movs	r3, #1
 8013860:	4680      	mov	r8, r0
 8013862:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8013866:	3d01      	subs	r5, #1
 8013868:	9310      	str	r3, [sp, #64]	; 0x40
 801386a:	e771      	b.n	8013750 <_dtoa_r+0x100>
 801386c:	9b02      	ldr	r3, [sp, #8]
 801386e:	f1c0 0020 	rsb	r0, r0, #32
 8013872:	fa03 f000 	lsl.w	r0, r3, r0
 8013876:	e7f0      	b.n	801385a <_dtoa_r+0x20a>
 8013878:	2301      	movs	r3, #1
 801387a:	e7b0      	b.n	80137de <_dtoa_r+0x18e>
 801387c:	900d      	str	r0, [sp, #52]	; 0x34
 801387e:	e7af      	b.n	80137e0 <_dtoa_r+0x190>
 8013880:	f1ca 0300 	rsb	r3, sl, #0
 8013884:	9308      	str	r3, [sp, #32]
 8013886:	2300      	movs	r3, #0
 8013888:	eba9 090a 	sub.w	r9, r9, sl
 801388c:	930c      	str	r3, [sp, #48]	; 0x30
 801388e:	e7bc      	b.n	801380a <_dtoa_r+0x1ba>
 8013890:	2301      	movs	r3, #1
 8013892:	9309      	str	r3, [sp, #36]	; 0x24
 8013894:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013896:	2b00      	cmp	r3, #0
 8013898:	dd74      	ble.n	8013984 <_dtoa_r+0x334>
 801389a:	4698      	mov	r8, r3
 801389c:	9304      	str	r3, [sp, #16]
 801389e:	2200      	movs	r2, #0
 80138a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80138a2:	6072      	str	r2, [r6, #4]
 80138a4:	2204      	movs	r2, #4
 80138a6:	f102 0014 	add.w	r0, r2, #20
 80138aa:	4298      	cmp	r0, r3
 80138ac:	6871      	ldr	r1, [r6, #4]
 80138ae:	d96e      	bls.n	801398e <_dtoa_r+0x33e>
 80138b0:	4620      	mov	r0, r4
 80138b2:	f001 f9c3 	bl	8014c3c <_Balloc>
 80138b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80138b8:	6030      	str	r0, [r6, #0]
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	f1b8 0f0e 	cmp.w	r8, #14
 80138c0:	9306      	str	r3, [sp, #24]
 80138c2:	f200 80ed 	bhi.w	8013aa0 <_dtoa_r+0x450>
 80138c6:	2d00      	cmp	r5, #0
 80138c8:	f000 80ea 	beq.w	8013aa0 <_dtoa_r+0x450>
 80138cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80138d0:	f1ba 0f00 	cmp.w	sl, #0
 80138d4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80138d8:	dd77      	ble.n	80139ca <_dtoa_r+0x37a>
 80138da:	4a28      	ldr	r2, [pc, #160]	; (801397c <_dtoa_r+0x32c>)
 80138dc:	f00a 030f 	and.w	r3, sl, #15
 80138e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80138e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80138e8:	06f0      	lsls	r0, r6, #27
 80138ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80138f2:	d568      	bpl.n	80139c6 <_dtoa_r+0x376>
 80138f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80138f8:	4b21      	ldr	r3, [pc, #132]	; (8013980 <_dtoa_r+0x330>)
 80138fa:	2503      	movs	r5, #3
 80138fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013900:	f7ec ff2c 	bl	800075c <__aeabi_ddiv>
 8013904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013908:	f006 060f 	and.w	r6, r6, #15
 801390c:	4f1c      	ldr	r7, [pc, #112]	; (8013980 <_dtoa_r+0x330>)
 801390e:	e04f      	b.n	80139b0 <_dtoa_r+0x360>
 8013910:	2301      	movs	r3, #1
 8013912:	9309      	str	r3, [sp, #36]	; 0x24
 8013914:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013916:	4453      	add	r3, sl
 8013918:	f103 0801 	add.w	r8, r3, #1
 801391c:	9304      	str	r3, [sp, #16]
 801391e:	4643      	mov	r3, r8
 8013920:	2b01      	cmp	r3, #1
 8013922:	bfb8      	it	lt
 8013924:	2301      	movlt	r3, #1
 8013926:	e7ba      	b.n	801389e <_dtoa_r+0x24e>
 8013928:	2300      	movs	r3, #0
 801392a:	e7b2      	b.n	8013892 <_dtoa_r+0x242>
 801392c:	2300      	movs	r3, #0
 801392e:	e7f0      	b.n	8013912 <_dtoa_r+0x2c2>
 8013930:	2501      	movs	r5, #1
 8013932:	2300      	movs	r3, #0
 8013934:	9509      	str	r5, [sp, #36]	; 0x24
 8013936:	931e      	str	r3, [sp, #120]	; 0x78
 8013938:	f04f 33ff 	mov.w	r3, #4294967295
 801393c:	2200      	movs	r2, #0
 801393e:	9304      	str	r3, [sp, #16]
 8013940:	4698      	mov	r8, r3
 8013942:	2312      	movs	r3, #18
 8013944:	921f      	str	r2, [sp, #124]	; 0x7c
 8013946:	e7aa      	b.n	801389e <_dtoa_r+0x24e>
 8013948:	2301      	movs	r3, #1
 801394a:	9309      	str	r3, [sp, #36]	; 0x24
 801394c:	e7f4      	b.n	8013938 <_dtoa_r+0x2e8>
 801394e:	bf00      	nop
 8013950:	636f4361 	.word	0x636f4361
 8013954:	3fd287a7 	.word	0x3fd287a7
 8013958:	8b60c8b3 	.word	0x8b60c8b3
 801395c:	3fc68a28 	.word	0x3fc68a28
 8013960:	509f79fb 	.word	0x509f79fb
 8013964:	3fd34413 	.word	0x3fd34413
 8013968:	7ff00000 	.word	0x7ff00000
 801396c:	08019b89 	.word	0x08019b89
 8013970:	08019b80 	.word	0x08019b80
 8013974:	08019b05 	.word	0x08019b05
 8013978:	3ff80000 	.word	0x3ff80000
 801397c:	08019c28 	.word	0x08019c28
 8013980:	08019c00 	.word	0x08019c00
 8013984:	2301      	movs	r3, #1
 8013986:	9304      	str	r3, [sp, #16]
 8013988:	4698      	mov	r8, r3
 801398a:	461a      	mov	r2, r3
 801398c:	e7da      	b.n	8013944 <_dtoa_r+0x2f4>
 801398e:	3101      	adds	r1, #1
 8013990:	6071      	str	r1, [r6, #4]
 8013992:	0052      	lsls	r2, r2, #1
 8013994:	e787      	b.n	80138a6 <_dtoa_r+0x256>
 8013996:	07f1      	lsls	r1, r6, #31
 8013998:	d508      	bpl.n	80139ac <_dtoa_r+0x35c>
 801399a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801399e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80139a2:	f7ec fdb1 	bl	8000508 <__aeabi_dmul>
 80139a6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80139aa:	3501      	adds	r5, #1
 80139ac:	1076      	asrs	r6, r6, #1
 80139ae:	3708      	adds	r7, #8
 80139b0:	2e00      	cmp	r6, #0
 80139b2:	d1f0      	bne.n	8013996 <_dtoa_r+0x346>
 80139b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80139b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139bc:	f7ec fece 	bl	800075c <__aeabi_ddiv>
 80139c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80139c4:	e01b      	b.n	80139fe <_dtoa_r+0x3ae>
 80139c6:	2502      	movs	r5, #2
 80139c8:	e7a0      	b.n	801390c <_dtoa_r+0x2bc>
 80139ca:	f000 80a4 	beq.w	8013b16 <_dtoa_r+0x4c6>
 80139ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80139d2:	f1ca 0600 	rsb	r6, sl, #0
 80139d6:	4ba0      	ldr	r3, [pc, #640]	; (8013c58 <_dtoa_r+0x608>)
 80139d8:	f006 020f 	and.w	r2, r6, #15
 80139dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80139e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139e4:	f7ec fd90 	bl	8000508 <__aeabi_dmul>
 80139e8:	2502      	movs	r5, #2
 80139ea:	2300      	movs	r3, #0
 80139ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80139f0:	4f9a      	ldr	r7, [pc, #616]	; (8013c5c <_dtoa_r+0x60c>)
 80139f2:	1136      	asrs	r6, r6, #4
 80139f4:	2e00      	cmp	r6, #0
 80139f6:	f040 8083 	bne.w	8013b00 <_dtoa_r+0x4b0>
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d1e0      	bne.n	80139c0 <_dtoa_r+0x370>
 80139fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	f000 808a 	beq.w	8013b1a <_dtoa_r+0x4ca>
 8013a06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013a0a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013a0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a12:	2200      	movs	r2, #0
 8013a14:	4b92      	ldr	r3, [pc, #584]	; (8013c60 <_dtoa_r+0x610>)
 8013a16:	f7ec ffe9 	bl	80009ec <__aeabi_dcmplt>
 8013a1a:	2800      	cmp	r0, #0
 8013a1c:	d07d      	beq.n	8013b1a <_dtoa_r+0x4ca>
 8013a1e:	f1b8 0f00 	cmp.w	r8, #0
 8013a22:	d07a      	beq.n	8013b1a <_dtoa_r+0x4ca>
 8013a24:	9b04      	ldr	r3, [sp, #16]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	dd36      	ble.n	8013a98 <_dtoa_r+0x448>
 8013a2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a2e:	2200      	movs	r2, #0
 8013a30:	4b8c      	ldr	r3, [pc, #560]	; (8013c64 <_dtoa_r+0x614>)
 8013a32:	f7ec fd69 	bl	8000508 <__aeabi_dmul>
 8013a36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a3a:	9e04      	ldr	r6, [sp, #16]
 8013a3c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8013a40:	3501      	adds	r5, #1
 8013a42:	4628      	mov	r0, r5
 8013a44:	f7ec fcf6 	bl	8000434 <__aeabi_i2d>
 8013a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013a4c:	f7ec fd5c 	bl	8000508 <__aeabi_dmul>
 8013a50:	2200      	movs	r2, #0
 8013a52:	4b85      	ldr	r3, [pc, #532]	; (8013c68 <_dtoa_r+0x618>)
 8013a54:	f7ec fba2 	bl	800019c <__adddf3>
 8013a58:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8013a5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013a60:	950b      	str	r5, [sp, #44]	; 0x2c
 8013a62:	2e00      	cmp	r6, #0
 8013a64:	d15c      	bne.n	8013b20 <_dtoa_r+0x4d0>
 8013a66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a6a:	2200      	movs	r2, #0
 8013a6c:	4b7f      	ldr	r3, [pc, #508]	; (8013c6c <_dtoa_r+0x61c>)
 8013a6e:	f7ec fb93 	bl	8000198 <__aeabi_dsub>
 8013a72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013a74:	462b      	mov	r3, r5
 8013a76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a7a:	f7ec ffd5 	bl	8000a28 <__aeabi_dcmpgt>
 8013a7e:	2800      	cmp	r0, #0
 8013a80:	f040 8281 	bne.w	8013f86 <_dtoa_r+0x936>
 8013a84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013a8a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8013a8e:	f7ec ffad 	bl	80009ec <__aeabi_dcmplt>
 8013a92:	2800      	cmp	r0, #0
 8013a94:	f040 8275 	bne.w	8013f82 <_dtoa_r+0x932>
 8013a98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013a9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013aa0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	f2c0 814b 	blt.w	8013d3e <_dtoa_r+0x6ee>
 8013aa8:	f1ba 0f0e 	cmp.w	sl, #14
 8013aac:	f300 8147 	bgt.w	8013d3e <_dtoa_r+0x6ee>
 8013ab0:	4b69      	ldr	r3, [pc, #420]	; (8013c58 <_dtoa_r+0x608>)
 8013ab2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013abe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	f280 80d7 	bge.w	8013c74 <_dtoa_r+0x624>
 8013ac6:	f1b8 0f00 	cmp.w	r8, #0
 8013aca:	f300 80d3 	bgt.w	8013c74 <_dtoa_r+0x624>
 8013ace:	f040 8257 	bne.w	8013f80 <_dtoa_r+0x930>
 8013ad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	4b64      	ldr	r3, [pc, #400]	; (8013c6c <_dtoa_r+0x61c>)
 8013ada:	f7ec fd15 	bl	8000508 <__aeabi_dmul>
 8013ade:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013ae2:	f7ec ff97 	bl	8000a14 <__aeabi_dcmpge>
 8013ae6:	4646      	mov	r6, r8
 8013ae8:	4647      	mov	r7, r8
 8013aea:	2800      	cmp	r0, #0
 8013aec:	f040 822d 	bne.w	8013f4a <_dtoa_r+0x8fa>
 8013af0:	9b06      	ldr	r3, [sp, #24]
 8013af2:	9a06      	ldr	r2, [sp, #24]
 8013af4:	1c5d      	adds	r5, r3, #1
 8013af6:	2331      	movs	r3, #49	; 0x31
 8013af8:	f10a 0a01 	add.w	sl, sl, #1
 8013afc:	7013      	strb	r3, [r2, #0]
 8013afe:	e228      	b.n	8013f52 <_dtoa_r+0x902>
 8013b00:	07f2      	lsls	r2, r6, #31
 8013b02:	d505      	bpl.n	8013b10 <_dtoa_r+0x4c0>
 8013b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013b08:	f7ec fcfe 	bl	8000508 <__aeabi_dmul>
 8013b0c:	2301      	movs	r3, #1
 8013b0e:	3501      	adds	r5, #1
 8013b10:	1076      	asrs	r6, r6, #1
 8013b12:	3708      	adds	r7, #8
 8013b14:	e76e      	b.n	80139f4 <_dtoa_r+0x3a4>
 8013b16:	2502      	movs	r5, #2
 8013b18:	e771      	b.n	80139fe <_dtoa_r+0x3ae>
 8013b1a:	4657      	mov	r7, sl
 8013b1c:	4646      	mov	r6, r8
 8013b1e:	e790      	b.n	8013a42 <_dtoa_r+0x3f2>
 8013b20:	4b4d      	ldr	r3, [pc, #308]	; (8013c58 <_dtoa_r+0x608>)
 8013b22:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013b26:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8013b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d048      	beq.n	8013bc2 <_dtoa_r+0x572>
 8013b30:	4602      	mov	r2, r0
 8013b32:	460b      	mov	r3, r1
 8013b34:	2000      	movs	r0, #0
 8013b36:	494e      	ldr	r1, [pc, #312]	; (8013c70 <_dtoa_r+0x620>)
 8013b38:	f7ec fe10 	bl	800075c <__aeabi_ddiv>
 8013b3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013b40:	f7ec fb2a 	bl	8000198 <__aeabi_dsub>
 8013b44:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013b48:	9d06      	ldr	r5, [sp, #24]
 8013b4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b4e:	f7ec ff8b 	bl	8000a68 <__aeabi_d2iz>
 8013b52:	9011      	str	r0, [sp, #68]	; 0x44
 8013b54:	f7ec fc6e 	bl	8000434 <__aeabi_i2d>
 8013b58:	4602      	mov	r2, r0
 8013b5a:	460b      	mov	r3, r1
 8013b5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b60:	f7ec fb1a 	bl	8000198 <__aeabi_dsub>
 8013b64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013b66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013b6a:	3330      	adds	r3, #48	; 0x30
 8013b6c:	f805 3b01 	strb.w	r3, [r5], #1
 8013b70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013b74:	f7ec ff3a 	bl	80009ec <__aeabi_dcmplt>
 8013b78:	2800      	cmp	r0, #0
 8013b7a:	d163      	bne.n	8013c44 <_dtoa_r+0x5f4>
 8013b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013b80:	2000      	movs	r0, #0
 8013b82:	4937      	ldr	r1, [pc, #220]	; (8013c60 <_dtoa_r+0x610>)
 8013b84:	f7ec fb08 	bl	8000198 <__aeabi_dsub>
 8013b88:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013b8c:	f7ec ff2e 	bl	80009ec <__aeabi_dcmplt>
 8013b90:	2800      	cmp	r0, #0
 8013b92:	f040 80b5 	bne.w	8013d00 <_dtoa_r+0x6b0>
 8013b96:	9b06      	ldr	r3, [sp, #24]
 8013b98:	1aeb      	subs	r3, r5, r3
 8013b9a:	429e      	cmp	r6, r3
 8013b9c:	f77f af7c 	ble.w	8013a98 <_dtoa_r+0x448>
 8013ba0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013ba4:	2200      	movs	r2, #0
 8013ba6:	4b2f      	ldr	r3, [pc, #188]	; (8013c64 <_dtoa_r+0x614>)
 8013ba8:	f7ec fcae 	bl	8000508 <__aeabi_dmul>
 8013bac:	2200      	movs	r2, #0
 8013bae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013bb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bb6:	4b2b      	ldr	r3, [pc, #172]	; (8013c64 <_dtoa_r+0x614>)
 8013bb8:	f7ec fca6 	bl	8000508 <__aeabi_dmul>
 8013bbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bc0:	e7c3      	b.n	8013b4a <_dtoa_r+0x4fa>
 8013bc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013bc6:	f7ec fc9f 	bl	8000508 <__aeabi_dmul>
 8013bca:	9b06      	ldr	r3, [sp, #24]
 8013bcc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013bd0:	199d      	adds	r5, r3, r6
 8013bd2:	461e      	mov	r6, r3
 8013bd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bd8:	f7ec ff46 	bl	8000a68 <__aeabi_d2iz>
 8013bdc:	9011      	str	r0, [sp, #68]	; 0x44
 8013bde:	f7ec fc29 	bl	8000434 <__aeabi_i2d>
 8013be2:	4602      	mov	r2, r0
 8013be4:	460b      	mov	r3, r1
 8013be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bea:	f7ec fad5 	bl	8000198 <__aeabi_dsub>
 8013bee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bf4:	3330      	adds	r3, #48	; 0x30
 8013bf6:	f806 3b01 	strb.w	r3, [r6], #1
 8013bfa:	42ae      	cmp	r6, r5
 8013bfc:	f04f 0200 	mov.w	r2, #0
 8013c00:	d124      	bne.n	8013c4c <_dtoa_r+0x5fc>
 8013c02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013c06:	4b1a      	ldr	r3, [pc, #104]	; (8013c70 <_dtoa_r+0x620>)
 8013c08:	f7ec fac8 	bl	800019c <__adddf3>
 8013c0c:	4602      	mov	r2, r0
 8013c0e:	460b      	mov	r3, r1
 8013c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c14:	f7ec ff08 	bl	8000a28 <__aeabi_dcmpgt>
 8013c18:	2800      	cmp	r0, #0
 8013c1a:	d171      	bne.n	8013d00 <_dtoa_r+0x6b0>
 8013c1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013c20:	2000      	movs	r0, #0
 8013c22:	4913      	ldr	r1, [pc, #76]	; (8013c70 <_dtoa_r+0x620>)
 8013c24:	f7ec fab8 	bl	8000198 <__aeabi_dsub>
 8013c28:	4602      	mov	r2, r0
 8013c2a:	460b      	mov	r3, r1
 8013c2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c30:	f7ec fedc 	bl	80009ec <__aeabi_dcmplt>
 8013c34:	2800      	cmp	r0, #0
 8013c36:	f43f af2f 	beq.w	8013a98 <_dtoa_r+0x448>
 8013c3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013c3e:	1e6a      	subs	r2, r5, #1
 8013c40:	2b30      	cmp	r3, #48	; 0x30
 8013c42:	d001      	beq.n	8013c48 <_dtoa_r+0x5f8>
 8013c44:	46ba      	mov	sl, r7
 8013c46:	e04a      	b.n	8013cde <_dtoa_r+0x68e>
 8013c48:	4615      	mov	r5, r2
 8013c4a:	e7f6      	b.n	8013c3a <_dtoa_r+0x5ea>
 8013c4c:	4b05      	ldr	r3, [pc, #20]	; (8013c64 <_dtoa_r+0x614>)
 8013c4e:	f7ec fc5b 	bl	8000508 <__aeabi_dmul>
 8013c52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c56:	e7bd      	b.n	8013bd4 <_dtoa_r+0x584>
 8013c58:	08019c28 	.word	0x08019c28
 8013c5c:	08019c00 	.word	0x08019c00
 8013c60:	3ff00000 	.word	0x3ff00000
 8013c64:	40240000 	.word	0x40240000
 8013c68:	401c0000 	.word	0x401c0000
 8013c6c:	40140000 	.word	0x40140000
 8013c70:	3fe00000 	.word	0x3fe00000
 8013c74:	9d06      	ldr	r5, [sp, #24]
 8013c76:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013c7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013c7e:	4630      	mov	r0, r6
 8013c80:	4639      	mov	r1, r7
 8013c82:	f7ec fd6b 	bl	800075c <__aeabi_ddiv>
 8013c86:	f7ec feef 	bl	8000a68 <__aeabi_d2iz>
 8013c8a:	4681      	mov	r9, r0
 8013c8c:	f7ec fbd2 	bl	8000434 <__aeabi_i2d>
 8013c90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013c94:	f7ec fc38 	bl	8000508 <__aeabi_dmul>
 8013c98:	4602      	mov	r2, r0
 8013c9a:	460b      	mov	r3, r1
 8013c9c:	4630      	mov	r0, r6
 8013c9e:	4639      	mov	r1, r7
 8013ca0:	f7ec fa7a 	bl	8000198 <__aeabi_dsub>
 8013ca4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8013ca8:	f805 6b01 	strb.w	r6, [r5], #1
 8013cac:	9e06      	ldr	r6, [sp, #24]
 8013cae:	4602      	mov	r2, r0
 8013cb0:	1bae      	subs	r6, r5, r6
 8013cb2:	45b0      	cmp	r8, r6
 8013cb4:	460b      	mov	r3, r1
 8013cb6:	d135      	bne.n	8013d24 <_dtoa_r+0x6d4>
 8013cb8:	f7ec fa70 	bl	800019c <__adddf3>
 8013cbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cc0:	4606      	mov	r6, r0
 8013cc2:	460f      	mov	r7, r1
 8013cc4:	f7ec feb0 	bl	8000a28 <__aeabi_dcmpgt>
 8013cc8:	b9c8      	cbnz	r0, 8013cfe <_dtoa_r+0x6ae>
 8013cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cce:	4630      	mov	r0, r6
 8013cd0:	4639      	mov	r1, r7
 8013cd2:	f7ec fe81 	bl	80009d8 <__aeabi_dcmpeq>
 8013cd6:	b110      	cbz	r0, 8013cde <_dtoa_r+0x68e>
 8013cd8:	f019 0f01 	tst.w	r9, #1
 8013cdc:	d10f      	bne.n	8013cfe <_dtoa_r+0x6ae>
 8013cde:	4659      	mov	r1, fp
 8013ce0:	4620      	mov	r0, r4
 8013ce2:	f000 ffdf 	bl	8014ca4 <_Bfree>
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013cea:	702b      	strb	r3, [r5, #0]
 8013cec:	f10a 0301 	add.w	r3, sl, #1
 8013cf0:	6013      	str	r3, [r2, #0]
 8013cf2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	f43f acf3 	beq.w	80136e0 <_dtoa_r+0x90>
 8013cfa:	601d      	str	r5, [r3, #0]
 8013cfc:	e4f0      	b.n	80136e0 <_dtoa_r+0x90>
 8013cfe:	4657      	mov	r7, sl
 8013d00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013d04:	1e6b      	subs	r3, r5, #1
 8013d06:	2a39      	cmp	r2, #57	; 0x39
 8013d08:	d106      	bne.n	8013d18 <_dtoa_r+0x6c8>
 8013d0a:	9a06      	ldr	r2, [sp, #24]
 8013d0c:	429a      	cmp	r2, r3
 8013d0e:	d107      	bne.n	8013d20 <_dtoa_r+0x6d0>
 8013d10:	2330      	movs	r3, #48	; 0x30
 8013d12:	7013      	strb	r3, [r2, #0]
 8013d14:	4613      	mov	r3, r2
 8013d16:	3701      	adds	r7, #1
 8013d18:	781a      	ldrb	r2, [r3, #0]
 8013d1a:	3201      	adds	r2, #1
 8013d1c:	701a      	strb	r2, [r3, #0]
 8013d1e:	e791      	b.n	8013c44 <_dtoa_r+0x5f4>
 8013d20:	461d      	mov	r5, r3
 8013d22:	e7ed      	b.n	8013d00 <_dtoa_r+0x6b0>
 8013d24:	2200      	movs	r2, #0
 8013d26:	4b99      	ldr	r3, [pc, #612]	; (8013f8c <_dtoa_r+0x93c>)
 8013d28:	f7ec fbee 	bl	8000508 <__aeabi_dmul>
 8013d2c:	2200      	movs	r2, #0
 8013d2e:	2300      	movs	r3, #0
 8013d30:	4606      	mov	r6, r0
 8013d32:	460f      	mov	r7, r1
 8013d34:	f7ec fe50 	bl	80009d8 <__aeabi_dcmpeq>
 8013d38:	2800      	cmp	r0, #0
 8013d3a:	d09e      	beq.n	8013c7a <_dtoa_r+0x62a>
 8013d3c:	e7cf      	b.n	8013cde <_dtoa_r+0x68e>
 8013d3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013d40:	2a00      	cmp	r2, #0
 8013d42:	f000 8088 	beq.w	8013e56 <_dtoa_r+0x806>
 8013d46:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013d48:	2a01      	cmp	r2, #1
 8013d4a:	dc6d      	bgt.n	8013e28 <_dtoa_r+0x7d8>
 8013d4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013d4e:	2a00      	cmp	r2, #0
 8013d50:	d066      	beq.n	8013e20 <_dtoa_r+0x7d0>
 8013d52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013d56:	464d      	mov	r5, r9
 8013d58:	9e08      	ldr	r6, [sp, #32]
 8013d5a:	9a07      	ldr	r2, [sp, #28]
 8013d5c:	2101      	movs	r1, #1
 8013d5e:	441a      	add	r2, r3
 8013d60:	4620      	mov	r0, r4
 8013d62:	4499      	add	r9, r3
 8013d64:	9207      	str	r2, [sp, #28]
 8013d66:	f001 f87b 	bl	8014e60 <__i2b>
 8013d6a:	4607      	mov	r7, r0
 8013d6c:	2d00      	cmp	r5, #0
 8013d6e:	dd0b      	ble.n	8013d88 <_dtoa_r+0x738>
 8013d70:	9b07      	ldr	r3, [sp, #28]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	dd08      	ble.n	8013d88 <_dtoa_r+0x738>
 8013d76:	42ab      	cmp	r3, r5
 8013d78:	bfa8      	it	ge
 8013d7a:	462b      	movge	r3, r5
 8013d7c:	9a07      	ldr	r2, [sp, #28]
 8013d7e:	eba9 0903 	sub.w	r9, r9, r3
 8013d82:	1aed      	subs	r5, r5, r3
 8013d84:	1ad3      	subs	r3, r2, r3
 8013d86:	9307      	str	r3, [sp, #28]
 8013d88:	9b08      	ldr	r3, [sp, #32]
 8013d8a:	b1eb      	cbz	r3, 8013dc8 <_dtoa_r+0x778>
 8013d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d065      	beq.n	8013e5e <_dtoa_r+0x80e>
 8013d92:	b18e      	cbz	r6, 8013db8 <_dtoa_r+0x768>
 8013d94:	4639      	mov	r1, r7
 8013d96:	4632      	mov	r2, r6
 8013d98:	4620      	mov	r0, r4
 8013d9a:	f001 f8ff 	bl	8014f9c <__pow5mult>
 8013d9e:	465a      	mov	r2, fp
 8013da0:	4601      	mov	r1, r0
 8013da2:	4607      	mov	r7, r0
 8013da4:	4620      	mov	r0, r4
 8013da6:	f001 f864 	bl	8014e72 <__multiply>
 8013daa:	4659      	mov	r1, fp
 8013dac:	900a      	str	r0, [sp, #40]	; 0x28
 8013dae:	4620      	mov	r0, r4
 8013db0:	f000 ff78 	bl	8014ca4 <_Bfree>
 8013db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013db6:	469b      	mov	fp, r3
 8013db8:	9b08      	ldr	r3, [sp, #32]
 8013dba:	1b9a      	subs	r2, r3, r6
 8013dbc:	d004      	beq.n	8013dc8 <_dtoa_r+0x778>
 8013dbe:	4659      	mov	r1, fp
 8013dc0:	4620      	mov	r0, r4
 8013dc2:	f001 f8eb 	bl	8014f9c <__pow5mult>
 8013dc6:	4683      	mov	fp, r0
 8013dc8:	2101      	movs	r1, #1
 8013dca:	4620      	mov	r0, r4
 8013dcc:	f001 f848 	bl	8014e60 <__i2b>
 8013dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013dd2:	4606      	mov	r6, r0
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	f000 81c6 	beq.w	8014166 <_dtoa_r+0xb16>
 8013dda:	461a      	mov	r2, r3
 8013ddc:	4601      	mov	r1, r0
 8013dde:	4620      	mov	r0, r4
 8013de0:	f001 f8dc 	bl	8014f9c <__pow5mult>
 8013de4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013de6:	4606      	mov	r6, r0
 8013de8:	2b01      	cmp	r3, #1
 8013dea:	dc3e      	bgt.n	8013e6a <_dtoa_r+0x81a>
 8013dec:	9b02      	ldr	r3, [sp, #8]
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d137      	bne.n	8013e62 <_dtoa_r+0x812>
 8013df2:	9b03      	ldr	r3, [sp, #12]
 8013df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d134      	bne.n	8013e66 <_dtoa_r+0x816>
 8013dfc:	9b03      	ldr	r3, [sp, #12]
 8013dfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013e02:	0d1b      	lsrs	r3, r3, #20
 8013e04:	051b      	lsls	r3, r3, #20
 8013e06:	b12b      	cbz	r3, 8013e14 <_dtoa_r+0x7c4>
 8013e08:	9b07      	ldr	r3, [sp, #28]
 8013e0a:	f109 0901 	add.w	r9, r9, #1
 8013e0e:	3301      	adds	r3, #1
 8013e10:	9307      	str	r3, [sp, #28]
 8013e12:	2301      	movs	r3, #1
 8013e14:	9308      	str	r3, [sp, #32]
 8013e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d128      	bne.n	8013e6e <_dtoa_r+0x81e>
 8013e1c:	2001      	movs	r0, #1
 8013e1e:	e02e      	b.n	8013e7e <_dtoa_r+0x82e>
 8013e20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013e22:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013e26:	e796      	b.n	8013d56 <_dtoa_r+0x706>
 8013e28:	9b08      	ldr	r3, [sp, #32]
 8013e2a:	f108 36ff 	add.w	r6, r8, #4294967295
 8013e2e:	42b3      	cmp	r3, r6
 8013e30:	bfb7      	itett	lt
 8013e32:	9b08      	ldrlt	r3, [sp, #32]
 8013e34:	1b9e      	subge	r6, r3, r6
 8013e36:	1af2      	sublt	r2, r6, r3
 8013e38:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8013e3a:	bfbf      	itttt	lt
 8013e3c:	9608      	strlt	r6, [sp, #32]
 8013e3e:	189b      	addlt	r3, r3, r2
 8013e40:	930c      	strlt	r3, [sp, #48]	; 0x30
 8013e42:	2600      	movlt	r6, #0
 8013e44:	f1b8 0f00 	cmp.w	r8, #0
 8013e48:	bfb9      	ittee	lt
 8013e4a:	eba9 0508 	sublt.w	r5, r9, r8
 8013e4e:	2300      	movlt	r3, #0
 8013e50:	464d      	movge	r5, r9
 8013e52:	4643      	movge	r3, r8
 8013e54:	e781      	b.n	8013d5a <_dtoa_r+0x70a>
 8013e56:	9e08      	ldr	r6, [sp, #32]
 8013e58:	464d      	mov	r5, r9
 8013e5a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013e5c:	e786      	b.n	8013d6c <_dtoa_r+0x71c>
 8013e5e:	9a08      	ldr	r2, [sp, #32]
 8013e60:	e7ad      	b.n	8013dbe <_dtoa_r+0x76e>
 8013e62:	2300      	movs	r3, #0
 8013e64:	e7d6      	b.n	8013e14 <_dtoa_r+0x7c4>
 8013e66:	9b02      	ldr	r3, [sp, #8]
 8013e68:	e7d4      	b.n	8013e14 <_dtoa_r+0x7c4>
 8013e6a:	2300      	movs	r3, #0
 8013e6c:	9308      	str	r3, [sp, #32]
 8013e6e:	6933      	ldr	r3, [r6, #16]
 8013e70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013e74:	6918      	ldr	r0, [r3, #16]
 8013e76:	f000 ffa5 	bl	8014dc4 <__hi0bits>
 8013e7a:	f1c0 0020 	rsb	r0, r0, #32
 8013e7e:	9b07      	ldr	r3, [sp, #28]
 8013e80:	4418      	add	r0, r3
 8013e82:	f010 001f 	ands.w	r0, r0, #31
 8013e86:	d047      	beq.n	8013f18 <_dtoa_r+0x8c8>
 8013e88:	f1c0 0320 	rsb	r3, r0, #32
 8013e8c:	2b04      	cmp	r3, #4
 8013e8e:	dd3b      	ble.n	8013f08 <_dtoa_r+0x8b8>
 8013e90:	9b07      	ldr	r3, [sp, #28]
 8013e92:	f1c0 001c 	rsb	r0, r0, #28
 8013e96:	4481      	add	r9, r0
 8013e98:	4405      	add	r5, r0
 8013e9a:	4403      	add	r3, r0
 8013e9c:	9307      	str	r3, [sp, #28]
 8013e9e:	f1b9 0f00 	cmp.w	r9, #0
 8013ea2:	dd05      	ble.n	8013eb0 <_dtoa_r+0x860>
 8013ea4:	4659      	mov	r1, fp
 8013ea6:	464a      	mov	r2, r9
 8013ea8:	4620      	mov	r0, r4
 8013eaa:	f001 f8c5 	bl	8015038 <__lshift>
 8013eae:	4683      	mov	fp, r0
 8013eb0:	9b07      	ldr	r3, [sp, #28]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	dd05      	ble.n	8013ec2 <_dtoa_r+0x872>
 8013eb6:	4631      	mov	r1, r6
 8013eb8:	461a      	mov	r2, r3
 8013eba:	4620      	mov	r0, r4
 8013ebc:	f001 f8bc 	bl	8015038 <__lshift>
 8013ec0:	4606      	mov	r6, r0
 8013ec2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013ec4:	b353      	cbz	r3, 8013f1c <_dtoa_r+0x8cc>
 8013ec6:	4631      	mov	r1, r6
 8013ec8:	4658      	mov	r0, fp
 8013eca:	f001 f909 	bl	80150e0 <__mcmp>
 8013ece:	2800      	cmp	r0, #0
 8013ed0:	da24      	bge.n	8013f1c <_dtoa_r+0x8cc>
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	4659      	mov	r1, fp
 8013ed6:	220a      	movs	r2, #10
 8013ed8:	4620      	mov	r0, r4
 8013eda:	f000 fefa 	bl	8014cd2 <__multadd>
 8013ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ee0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013ee4:	4683      	mov	fp, r0
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	f000 8144 	beq.w	8014174 <_dtoa_r+0xb24>
 8013eec:	2300      	movs	r3, #0
 8013eee:	4639      	mov	r1, r7
 8013ef0:	220a      	movs	r2, #10
 8013ef2:	4620      	mov	r0, r4
 8013ef4:	f000 feed 	bl	8014cd2 <__multadd>
 8013ef8:	9b04      	ldr	r3, [sp, #16]
 8013efa:	4607      	mov	r7, r0
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	dc4d      	bgt.n	8013f9c <_dtoa_r+0x94c>
 8013f00:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013f02:	2b02      	cmp	r3, #2
 8013f04:	dd4a      	ble.n	8013f9c <_dtoa_r+0x94c>
 8013f06:	e011      	b.n	8013f2c <_dtoa_r+0x8dc>
 8013f08:	d0c9      	beq.n	8013e9e <_dtoa_r+0x84e>
 8013f0a:	9a07      	ldr	r2, [sp, #28]
 8013f0c:	331c      	adds	r3, #28
 8013f0e:	441a      	add	r2, r3
 8013f10:	4499      	add	r9, r3
 8013f12:	441d      	add	r5, r3
 8013f14:	4613      	mov	r3, r2
 8013f16:	e7c1      	b.n	8013e9c <_dtoa_r+0x84c>
 8013f18:	4603      	mov	r3, r0
 8013f1a:	e7f6      	b.n	8013f0a <_dtoa_r+0x8ba>
 8013f1c:	f1b8 0f00 	cmp.w	r8, #0
 8013f20:	dc36      	bgt.n	8013f90 <_dtoa_r+0x940>
 8013f22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013f24:	2b02      	cmp	r3, #2
 8013f26:	dd33      	ble.n	8013f90 <_dtoa_r+0x940>
 8013f28:	f8cd 8010 	str.w	r8, [sp, #16]
 8013f2c:	9b04      	ldr	r3, [sp, #16]
 8013f2e:	b963      	cbnz	r3, 8013f4a <_dtoa_r+0x8fa>
 8013f30:	4631      	mov	r1, r6
 8013f32:	2205      	movs	r2, #5
 8013f34:	4620      	mov	r0, r4
 8013f36:	f000 fecc 	bl	8014cd2 <__multadd>
 8013f3a:	4601      	mov	r1, r0
 8013f3c:	4606      	mov	r6, r0
 8013f3e:	4658      	mov	r0, fp
 8013f40:	f001 f8ce 	bl	80150e0 <__mcmp>
 8013f44:	2800      	cmp	r0, #0
 8013f46:	f73f add3 	bgt.w	8013af0 <_dtoa_r+0x4a0>
 8013f4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013f4c:	9d06      	ldr	r5, [sp, #24]
 8013f4e:	ea6f 0a03 	mvn.w	sl, r3
 8013f52:	f04f 0900 	mov.w	r9, #0
 8013f56:	4631      	mov	r1, r6
 8013f58:	4620      	mov	r0, r4
 8013f5a:	f000 fea3 	bl	8014ca4 <_Bfree>
 8013f5e:	2f00      	cmp	r7, #0
 8013f60:	f43f aebd 	beq.w	8013cde <_dtoa_r+0x68e>
 8013f64:	f1b9 0f00 	cmp.w	r9, #0
 8013f68:	d005      	beq.n	8013f76 <_dtoa_r+0x926>
 8013f6a:	45b9      	cmp	r9, r7
 8013f6c:	d003      	beq.n	8013f76 <_dtoa_r+0x926>
 8013f6e:	4649      	mov	r1, r9
 8013f70:	4620      	mov	r0, r4
 8013f72:	f000 fe97 	bl	8014ca4 <_Bfree>
 8013f76:	4639      	mov	r1, r7
 8013f78:	4620      	mov	r0, r4
 8013f7a:	f000 fe93 	bl	8014ca4 <_Bfree>
 8013f7e:	e6ae      	b.n	8013cde <_dtoa_r+0x68e>
 8013f80:	2600      	movs	r6, #0
 8013f82:	4637      	mov	r7, r6
 8013f84:	e7e1      	b.n	8013f4a <_dtoa_r+0x8fa>
 8013f86:	46ba      	mov	sl, r7
 8013f88:	4637      	mov	r7, r6
 8013f8a:	e5b1      	b.n	8013af0 <_dtoa_r+0x4a0>
 8013f8c:	40240000 	.word	0x40240000
 8013f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f92:	f8cd 8010 	str.w	r8, [sp, #16]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	f000 80f3 	beq.w	8014182 <_dtoa_r+0xb32>
 8013f9c:	2d00      	cmp	r5, #0
 8013f9e:	dd05      	ble.n	8013fac <_dtoa_r+0x95c>
 8013fa0:	4639      	mov	r1, r7
 8013fa2:	462a      	mov	r2, r5
 8013fa4:	4620      	mov	r0, r4
 8013fa6:	f001 f847 	bl	8015038 <__lshift>
 8013faa:	4607      	mov	r7, r0
 8013fac:	9b08      	ldr	r3, [sp, #32]
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d04c      	beq.n	801404c <_dtoa_r+0x9fc>
 8013fb2:	6879      	ldr	r1, [r7, #4]
 8013fb4:	4620      	mov	r0, r4
 8013fb6:	f000 fe41 	bl	8014c3c <_Balloc>
 8013fba:	4605      	mov	r5, r0
 8013fbc:	693a      	ldr	r2, [r7, #16]
 8013fbe:	f107 010c 	add.w	r1, r7, #12
 8013fc2:	3202      	adds	r2, #2
 8013fc4:	0092      	lsls	r2, r2, #2
 8013fc6:	300c      	adds	r0, #12
 8013fc8:	f7fd fc50 	bl	801186c <memcpy>
 8013fcc:	2201      	movs	r2, #1
 8013fce:	4629      	mov	r1, r5
 8013fd0:	4620      	mov	r0, r4
 8013fd2:	f001 f831 	bl	8015038 <__lshift>
 8013fd6:	46b9      	mov	r9, r7
 8013fd8:	4607      	mov	r7, r0
 8013fda:	9b06      	ldr	r3, [sp, #24]
 8013fdc:	9307      	str	r3, [sp, #28]
 8013fde:	9b02      	ldr	r3, [sp, #8]
 8013fe0:	f003 0301 	and.w	r3, r3, #1
 8013fe4:	9308      	str	r3, [sp, #32]
 8013fe6:	4631      	mov	r1, r6
 8013fe8:	4658      	mov	r0, fp
 8013fea:	f7ff faa3 	bl	8013534 <quorem>
 8013fee:	4649      	mov	r1, r9
 8013ff0:	4605      	mov	r5, r0
 8013ff2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8013ff6:	4658      	mov	r0, fp
 8013ff8:	f001 f872 	bl	80150e0 <__mcmp>
 8013ffc:	463a      	mov	r2, r7
 8013ffe:	9002      	str	r0, [sp, #8]
 8014000:	4631      	mov	r1, r6
 8014002:	4620      	mov	r0, r4
 8014004:	f001 f886 	bl	8015114 <__mdiff>
 8014008:	68c3      	ldr	r3, [r0, #12]
 801400a:	4602      	mov	r2, r0
 801400c:	bb03      	cbnz	r3, 8014050 <_dtoa_r+0xa00>
 801400e:	4601      	mov	r1, r0
 8014010:	9009      	str	r0, [sp, #36]	; 0x24
 8014012:	4658      	mov	r0, fp
 8014014:	f001 f864 	bl	80150e0 <__mcmp>
 8014018:	4603      	mov	r3, r0
 801401a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801401c:	4611      	mov	r1, r2
 801401e:	4620      	mov	r0, r4
 8014020:	9309      	str	r3, [sp, #36]	; 0x24
 8014022:	f000 fe3f 	bl	8014ca4 <_Bfree>
 8014026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014028:	b9a3      	cbnz	r3, 8014054 <_dtoa_r+0xa04>
 801402a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801402c:	b992      	cbnz	r2, 8014054 <_dtoa_r+0xa04>
 801402e:	9a08      	ldr	r2, [sp, #32]
 8014030:	b982      	cbnz	r2, 8014054 <_dtoa_r+0xa04>
 8014032:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014036:	d029      	beq.n	801408c <_dtoa_r+0xa3c>
 8014038:	9b02      	ldr	r3, [sp, #8]
 801403a:	2b00      	cmp	r3, #0
 801403c:	dd01      	ble.n	8014042 <_dtoa_r+0x9f2>
 801403e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014042:	9b07      	ldr	r3, [sp, #28]
 8014044:	1c5d      	adds	r5, r3, #1
 8014046:	f883 8000 	strb.w	r8, [r3]
 801404a:	e784      	b.n	8013f56 <_dtoa_r+0x906>
 801404c:	4638      	mov	r0, r7
 801404e:	e7c2      	b.n	8013fd6 <_dtoa_r+0x986>
 8014050:	2301      	movs	r3, #1
 8014052:	e7e3      	b.n	801401c <_dtoa_r+0x9cc>
 8014054:	9a02      	ldr	r2, [sp, #8]
 8014056:	2a00      	cmp	r2, #0
 8014058:	db04      	blt.n	8014064 <_dtoa_r+0xa14>
 801405a:	d123      	bne.n	80140a4 <_dtoa_r+0xa54>
 801405c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801405e:	bb0a      	cbnz	r2, 80140a4 <_dtoa_r+0xa54>
 8014060:	9a08      	ldr	r2, [sp, #32]
 8014062:	b9fa      	cbnz	r2, 80140a4 <_dtoa_r+0xa54>
 8014064:	2b00      	cmp	r3, #0
 8014066:	ddec      	ble.n	8014042 <_dtoa_r+0x9f2>
 8014068:	4659      	mov	r1, fp
 801406a:	2201      	movs	r2, #1
 801406c:	4620      	mov	r0, r4
 801406e:	f000 ffe3 	bl	8015038 <__lshift>
 8014072:	4631      	mov	r1, r6
 8014074:	4683      	mov	fp, r0
 8014076:	f001 f833 	bl	80150e0 <__mcmp>
 801407a:	2800      	cmp	r0, #0
 801407c:	dc03      	bgt.n	8014086 <_dtoa_r+0xa36>
 801407e:	d1e0      	bne.n	8014042 <_dtoa_r+0x9f2>
 8014080:	f018 0f01 	tst.w	r8, #1
 8014084:	d0dd      	beq.n	8014042 <_dtoa_r+0x9f2>
 8014086:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801408a:	d1d8      	bne.n	801403e <_dtoa_r+0x9ee>
 801408c:	9b07      	ldr	r3, [sp, #28]
 801408e:	9a07      	ldr	r2, [sp, #28]
 8014090:	1c5d      	adds	r5, r3, #1
 8014092:	2339      	movs	r3, #57	; 0x39
 8014094:	7013      	strb	r3, [r2, #0]
 8014096:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801409a:	1e6a      	subs	r2, r5, #1
 801409c:	2b39      	cmp	r3, #57	; 0x39
 801409e:	d04d      	beq.n	801413c <_dtoa_r+0xaec>
 80140a0:	3301      	adds	r3, #1
 80140a2:	e052      	b.n	801414a <_dtoa_r+0xafa>
 80140a4:	9a07      	ldr	r2, [sp, #28]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	f102 0501 	add.w	r5, r2, #1
 80140ac:	dd06      	ble.n	80140bc <_dtoa_r+0xa6c>
 80140ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80140b2:	d0eb      	beq.n	801408c <_dtoa_r+0xa3c>
 80140b4:	f108 0801 	add.w	r8, r8, #1
 80140b8:	9b07      	ldr	r3, [sp, #28]
 80140ba:	e7c4      	b.n	8014046 <_dtoa_r+0x9f6>
 80140bc:	9b06      	ldr	r3, [sp, #24]
 80140be:	9a04      	ldr	r2, [sp, #16]
 80140c0:	1aeb      	subs	r3, r5, r3
 80140c2:	4293      	cmp	r3, r2
 80140c4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80140c8:	d021      	beq.n	801410e <_dtoa_r+0xabe>
 80140ca:	4659      	mov	r1, fp
 80140cc:	2300      	movs	r3, #0
 80140ce:	220a      	movs	r2, #10
 80140d0:	4620      	mov	r0, r4
 80140d2:	f000 fdfe 	bl	8014cd2 <__multadd>
 80140d6:	45b9      	cmp	r9, r7
 80140d8:	4683      	mov	fp, r0
 80140da:	f04f 0300 	mov.w	r3, #0
 80140de:	f04f 020a 	mov.w	r2, #10
 80140e2:	4649      	mov	r1, r9
 80140e4:	4620      	mov	r0, r4
 80140e6:	d105      	bne.n	80140f4 <_dtoa_r+0xaa4>
 80140e8:	f000 fdf3 	bl	8014cd2 <__multadd>
 80140ec:	4681      	mov	r9, r0
 80140ee:	4607      	mov	r7, r0
 80140f0:	9507      	str	r5, [sp, #28]
 80140f2:	e778      	b.n	8013fe6 <_dtoa_r+0x996>
 80140f4:	f000 fded 	bl	8014cd2 <__multadd>
 80140f8:	4639      	mov	r1, r7
 80140fa:	4681      	mov	r9, r0
 80140fc:	2300      	movs	r3, #0
 80140fe:	220a      	movs	r2, #10
 8014100:	4620      	mov	r0, r4
 8014102:	f000 fde6 	bl	8014cd2 <__multadd>
 8014106:	4607      	mov	r7, r0
 8014108:	e7f2      	b.n	80140f0 <_dtoa_r+0xaa0>
 801410a:	f04f 0900 	mov.w	r9, #0
 801410e:	4659      	mov	r1, fp
 8014110:	2201      	movs	r2, #1
 8014112:	4620      	mov	r0, r4
 8014114:	f000 ff90 	bl	8015038 <__lshift>
 8014118:	4631      	mov	r1, r6
 801411a:	4683      	mov	fp, r0
 801411c:	f000 ffe0 	bl	80150e0 <__mcmp>
 8014120:	2800      	cmp	r0, #0
 8014122:	dcb8      	bgt.n	8014096 <_dtoa_r+0xa46>
 8014124:	d102      	bne.n	801412c <_dtoa_r+0xadc>
 8014126:	f018 0f01 	tst.w	r8, #1
 801412a:	d1b4      	bne.n	8014096 <_dtoa_r+0xa46>
 801412c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014130:	1e6a      	subs	r2, r5, #1
 8014132:	2b30      	cmp	r3, #48	; 0x30
 8014134:	f47f af0f 	bne.w	8013f56 <_dtoa_r+0x906>
 8014138:	4615      	mov	r5, r2
 801413a:	e7f7      	b.n	801412c <_dtoa_r+0xadc>
 801413c:	9b06      	ldr	r3, [sp, #24]
 801413e:	4293      	cmp	r3, r2
 8014140:	d105      	bne.n	801414e <_dtoa_r+0xafe>
 8014142:	2331      	movs	r3, #49	; 0x31
 8014144:	9a06      	ldr	r2, [sp, #24]
 8014146:	f10a 0a01 	add.w	sl, sl, #1
 801414a:	7013      	strb	r3, [r2, #0]
 801414c:	e703      	b.n	8013f56 <_dtoa_r+0x906>
 801414e:	4615      	mov	r5, r2
 8014150:	e7a1      	b.n	8014096 <_dtoa_r+0xa46>
 8014152:	4b17      	ldr	r3, [pc, #92]	; (80141b0 <_dtoa_r+0xb60>)
 8014154:	f7ff bae1 	b.w	801371a <_dtoa_r+0xca>
 8014158:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801415a:	2b00      	cmp	r3, #0
 801415c:	f47f aabb 	bne.w	80136d6 <_dtoa_r+0x86>
 8014160:	4b14      	ldr	r3, [pc, #80]	; (80141b4 <_dtoa_r+0xb64>)
 8014162:	f7ff bada 	b.w	801371a <_dtoa_r+0xca>
 8014166:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014168:	2b01      	cmp	r3, #1
 801416a:	f77f ae3f 	ble.w	8013dec <_dtoa_r+0x79c>
 801416e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014170:	9308      	str	r3, [sp, #32]
 8014172:	e653      	b.n	8013e1c <_dtoa_r+0x7cc>
 8014174:	9b04      	ldr	r3, [sp, #16]
 8014176:	2b00      	cmp	r3, #0
 8014178:	dc03      	bgt.n	8014182 <_dtoa_r+0xb32>
 801417a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801417c:	2b02      	cmp	r3, #2
 801417e:	f73f aed5 	bgt.w	8013f2c <_dtoa_r+0x8dc>
 8014182:	9d06      	ldr	r5, [sp, #24]
 8014184:	4631      	mov	r1, r6
 8014186:	4658      	mov	r0, fp
 8014188:	f7ff f9d4 	bl	8013534 <quorem>
 801418c:	9b06      	ldr	r3, [sp, #24]
 801418e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014192:	f805 8b01 	strb.w	r8, [r5], #1
 8014196:	9a04      	ldr	r2, [sp, #16]
 8014198:	1aeb      	subs	r3, r5, r3
 801419a:	429a      	cmp	r2, r3
 801419c:	ddb5      	ble.n	801410a <_dtoa_r+0xaba>
 801419e:	4659      	mov	r1, fp
 80141a0:	2300      	movs	r3, #0
 80141a2:	220a      	movs	r2, #10
 80141a4:	4620      	mov	r0, r4
 80141a6:	f000 fd94 	bl	8014cd2 <__multadd>
 80141aa:	4683      	mov	fp, r0
 80141ac:	e7ea      	b.n	8014184 <_dtoa_r+0xb34>
 80141ae:	bf00      	nop
 80141b0:	08019b04 	.word	0x08019b04
 80141b4:	08019b80 	.word	0x08019b80

080141b8 <__sflush_r>:
 80141b8:	898a      	ldrh	r2, [r1, #12]
 80141ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141be:	4605      	mov	r5, r0
 80141c0:	0710      	lsls	r0, r2, #28
 80141c2:	460c      	mov	r4, r1
 80141c4:	d458      	bmi.n	8014278 <__sflush_r+0xc0>
 80141c6:	684b      	ldr	r3, [r1, #4]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	dc05      	bgt.n	80141d8 <__sflush_r+0x20>
 80141cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	dc02      	bgt.n	80141d8 <__sflush_r+0x20>
 80141d2:	2000      	movs	r0, #0
 80141d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80141da:	2e00      	cmp	r6, #0
 80141dc:	d0f9      	beq.n	80141d2 <__sflush_r+0x1a>
 80141de:	2300      	movs	r3, #0
 80141e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80141e4:	682f      	ldr	r7, [r5, #0]
 80141e6:	6a21      	ldr	r1, [r4, #32]
 80141e8:	602b      	str	r3, [r5, #0]
 80141ea:	d032      	beq.n	8014252 <__sflush_r+0x9a>
 80141ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80141ee:	89a3      	ldrh	r3, [r4, #12]
 80141f0:	075a      	lsls	r2, r3, #29
 80141f2:	d505      	bpl.n	8014200 <__sflush_r+0x48>
 80141f4:	6863      	ldr	r3, [r4, #4]
 80141f6:	1ac0      	subs	r0, r0, r3
 80141f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80141fa:	b10b      	cbz	r3, 8014200 <__sflush_r+0x48>
 80141fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80141fe:	1ac0      	subs	r0, r0, r3
 8014200:	2300      	movs	r3, #0
 8014202:	4602      	mov	r2, r0
 8014204:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014206:	6a21      	ldr	r1, [r4, #32]
 8014208:	4628      	mov	r0, r5
 801420a:	47b0      	blx	r6
 801420c:	1c43      	adds	r3, r0, #1
 801420e:	89a3      	ldrh	r3, [r4, #12]
 8014210:	d106      	bne.n	8014220 <__sflush_r+0x68>
 8014212:	6829      	ldr	r1, [r5, #0]
 8014214:	291d      	cmp	r1, #29
 8014216:	d848      	bhi.n	80142aa <__sflush_r+0xf2>
 8014218:	4a29      	ldr	r2, [pc, #164]	; (80142c0 <__sflush_r+0x108>)
 801421a:	40ca      	lsrs	r2, r1
 801421c:	07d6      	lsls	r6, r2, #31
 801421e:	d544      	bpl.n	80142aa <__sflush_r+0xf2>
 8014220:	2200      	movs	r2, #0
 8014222:	6062      	str	r2, [r4, #4]
 8014224:	6922      	ldr	r2, [r4, #16]
 8014226:	04d9      	lsls	r1, r3, #19
 8014228:	6022      	str	r2, [r4, #0]
 801422a:	d504      	bpl.n	8014236 <__sflush_r+0x7e>
 801422c:	1c42      	adds	r2, r0, #1
 801422e:	d101      	bne.n	8014234 <__sflush_r+0x7c>
 8014230:	682b      	ldr	r3, [r5, #0]
 8014232:	b903      	cbnz	r3, 8014236 <__sflush_r+0x7e>
 8014234:	6560      	str	r0, [r4, #84]	; 0x54
 8014236:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014238:	602f      	str	r7, [r5, #0]
 801423a:	2900      	cmp	r1, #0
 801423c:	d0c9      	beq.n	80141d2 <__sflush_r+0x1a>
 801423e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014242:	4299      	cmp	r1, r3
 8014244:	d002      	beq.n	801424c <__sflush_r+0x94>
 8014246:	4628      	mov	r0, r5
 8014248:	f001 f8fe 	bl	8015448 <_free_r>
 801424c:	2000      	movs	r0, #0
 801424e:	6360      	str	r0, [r4, #52]	; 0x34
 8014250:	e7c0      	b.n	80141d4 <__sflush_r+0x1c>
 8014252:	2301      	movs	r3, #1
 8014254:	4628      	mov	r0, r5
 8014256:	47b0      	blx	r6
 8014258:	1c41      	adds	r1, r0, #1
 801425a:	d1c8      	bne.n	80141ee <__sflush_r+0x36>
 801425c:	682b      	ldr	r3, [r5, #0]
 801425e:	2b00      	cmp	r3, #0
 8014260:	d0c5      	beq.n	80141ee <__sflush_r+0x36>
 8014262:	2b1d      	cmp	r3, #29
 8014264:	d001      	beq.n	801426a <__sflush_r+0xb2>
 8014266:	2b16      	cmp	r3, #22
 8014268:	d101      	bne.n	801426e <__sflush_r+0xb6>
 801426a:	602f      	str	r7, [r5, #0]
 801426c:	e7b1      	b.n	80141d2 <__sflush_r+0x1a>
 801426e:	89a3      	ldrh	r3, [r4, #12]
 8014270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014274:	81a3      	strh	r3, [r4, #12]
 8014276:	e7ad      	b.n	80141d4 <__sflush_r+0x1c>
 8014278:	690f      	ldr	r7, [r1, #16]
 801427a:	2f00      	cmp	r7, #0
 801427c:	d0a9      	beq.n	80141d2 <__sflush_r+0x1a>
 801427e:	0793      	lsls	r3, r2, #30
 8014280:	bf18      	it	ne
 8014282:	2300      	movne	r3, #0
 8014284:	680e      	ldr	r6, [r1, #0]
 8014286:	bf08      	it	eq
 8014288:	694b      	ldreq	r3, [r1, #20]
 801428a:	eba6 0807 	sub.w	r8, r6, r7
 801428e:	600f      	str	r7, [r1, #0]
 8014290:	608b      	str	r3, [r1, #8]
 8014292:	f1b8 0f00 	cmp.w	r8, #0
 8014296:	dd9c      	ble.n	80141d2 <__sflush_r+0x1a>
 8014298:	4643      	mov	r3, r8
 801429a:	463a      	mov	r2, r7
 801429c:	6a21      	ldr	r1, [r4, #32]
 801429e:	4628      	mov	r0, r5
 80142a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80142a2:	47b0      	blx	r6
 80142a4:	2800      	cmp	r0, #0
 80142a6:	dc06      	bgt.n	80142b6 <__sflush_r+0xfe>
 80142a8:	89a3      	ldrh	r3, [r4, #12]
 80142aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80142ae:	81a3      	strh	r3, [r4, #12]
 80142b0:	f04f 30ff 	mov.w	r0, #4294967295
 80142b4:	e78e      	b.n	80141d4 <__sflush_r+0x1c>
 80142b6:	4407      	add	r7, r0
 80142b8:	eba8 0800 	sub.w	r8, r8, r0
 80142bc:	e7e9      	b.n	8014292 <__sflush_r+0xda>
 80142be:	bf00      	nop
 80142c0:	20400001 	.word	0x20400001

080142c4 <_fflush_r>:
 80142c4:	b538      	push	{r3, r4, r5, lr}
 80142c6:	690b      	ldr	r3, [r1, #16]
 80142c8:	4605      	mov	r5, r0
 80142ca:	460c      	mov	r4, r1
 80142cc:	b1db      	cbz	r3, 8014306 <_fflush_r+0x42>
 80142ce:	b118      	cbz	r0, 80142d8 <_fflush_r+0x14>
 80142d0:	6983      	ldr	r3, [r0, #24]
 80142d2:	b90b      	cbnz	r3, 80142d8 <_fflush_r+0x14>
 80142d4:	f000 f860 	bl	8014398 <__sinit>
 80142d8:	4b0c      	ldr	r3, [pc, #48]	; (801430c <_fflush_r+0x48>)
 80142da:	429c      	cmp	r4, r3
 80142dc:	d109      	bne.n	80142f2 <_fflush_r+0x2e>
 80142de:	686c      	ldr	r4, [r5, #4]
 80142e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80142e4:	b17b      	cbz	r3, 8014306 <_fflush_r+0x42>
 80142e6:	4621      	mov	r1, r4
 80142e8:	4628      	mov	r0, r5
 80142ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80142ee:	f7ff bf63 	b.w	80141b8 <__sflush_r>
 80142f2:	4b07      	ldr	r3, [pc, #28]	; (8014310 <_fflush_r+0x4c>)
 80142f4:	429c      	cmp	r4, r3
 80142f6:	d101      	bne.n	80142fc <_fflush_r+0x38>
 80142f8:	68ac      	ldr	r4, [r5, #8]
 80142fa:	e7f1      	b.n	80142e0 <_fflush_r+0x1c>
 80142fc:	4b05      	ldr	r3, [pc, #20]	; (8014314 <_fflush_r+0x50>)
 80142fe:	429c      	cmp	r4, r3
 8014300:	bf08      	it	eq
 8014302:	68ec      	ldreq	r4, [r5, #12]
 8014304:	e7ec      	b.n	80142e0 <_fflush_r+0x1c>
 8014306:	2000      	movs	r0, #0
 8014308:	bd38      	pop	{r3, r4, r5, pc}
 801430a:	bf00      	nop
 801430c:	08019bb0 	.word	0x08019bb0
 8014310:	08019bd0 	.word	0x08019bd0
 8014314:	08019b90 	.word	0x08019b90

08014318 <std>:
 8014318:	2300      	movs	r3, #0
 801431a:	b510      	push	{r4, lr}
 801431c:	4604      	mov	r4, r0
 801431e:	e9c0 3300 	strd	r3, r3, [r0]
 8014322:	6083      	str	r3, [r0, #8]
 8014324:	8181      	strh	r1, [r0, #12]
 8014326:	6643      	str	r3, [r0, #100]	; 0x64
 8014328:	81c2      	strh	r2, [r0, #14]
 801432a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801432e:	6183      	str	r3, [r0, #24]
 8014330:	4619      	mov	r1, r3
 8014332:	2208      	movs	r2, #8
 8014334:	305c      	adds	r0, #92	; 0x5c
 8014336:	f7fd faa4 	bl	8011882 <memset>
 801433a:	4b05      	ldr	r3, [pc, #20]	; (8014350 <std+0x38>)
 801433c:	6224      	str	r4, [r4, #32]
 801433e:	6263      	str	r3, [r4, #36]	; 0x24
 8014340:	4b04      	ldr	r3, [pc, #16]	; (8014354 <std+0x3c>)
 8014342:	62a3      	str	r3, [r4, #40]	; 0x28
 8014344:	4b04      	ldr	r3, [pc, #16]	; (8014358 <std+0x40>)
 8014346:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014348:	4b04      	ldr	r3, [pc, #16]	; (801435c <std+0x44>)
 801434a:	6323      	str	r3, [r4, #48]	; 0x30
 801434c:	bd10      	pop	{r4, pc}
 801434e:	bf00      	nop
 8014350:	08015ad5 	.word	0x08015ad5
 8014354:	08015af7 	.word	0x08015af7
 8014358:	08015b2f 	.word	0x08015b2f
 801435c:	08015b53 	.word	0x08015b53

08014360 <_cleanup_r>:
 8014360:	4901      	ldr	r1, [pc, #4]	; (8014368 <_cleanup_r+0x8>)
 8014362:	f000 b885 	b.w	8014470 <_fwalk_reent>
 8014366:	bf00      	nop
 8014368:	080142c5 	.word	0x080142c5

0801436c <__sfmoreglue>:
 801436c:	b570      	push	{r4, r5, r6, lr}
 801436e:	2568      	movs	r5, #104	; 0x68
 8014370:	1e4a      	subs	r2, r1, #1
 8014372:	4355      	muls	r5, r2
 8014374:	460e      	mov	r6, r1
 8014376:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801437a:	f001 f8b1 	bl	80154e0 <_malloc_r>
 801437e:	4604      	mov	r4, r0
 8014380:	b140      	cbz	r0, 8014394 <__sfmoreglue+0x28>
 8014382:	2100      	movs	r1, #0
 8014384:	e9c0 1600 	strd	r1, r6, [r0]
 8014388:	300c      	adds	r0, #12
 801438a:	60a0      	str	r0, [r4, #8]
 801438c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014390:	f7fd fa77 	bl	8011882 <memset>
 8014394:	4620      	mov	r0, r4
 8014396:	bd70      	pop	{r4, r5, r6, pc}

08014398 <__sinit>:
 8014398:	6983      	ldr	r3, [r0, #24]
 801439a:	b510      	push	{r4, lr}
 801439c:	4604      	mov	r4, r0
 801439e:	bb33      	cbnz	r3, 80143ee <__sinit+0x56>
 80143a0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80143a4:	6503      	str	r3, [r0, #80]	; 0x50
 80143a6:	4b12      	ldr	r3, [pc, #72]	; (80143f0 <__sinit+0x58>)
 80143a8:	4a12      	ldr	r2, [pc, #72]	; (80143f4 <__sinit+0x5c>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	6282      	str	r2, [r0, #40]	; 0x28
 80143ae:	4298      	cmp	r0, r3
 80143b0:	bf04      	itt	eq
 80143b2:	2301      	moveq	r3, #1
 80143b4:	6183      	streq	r3, [r0, #24]
 80143b6:	f000 f81f 	bl	80143f8 <__sfp>
 80143ba:	6060      	str	r0, [r4, #4]
 80143bc:	4620      	mov	r0, r4
 80143be:	f000 f81b 	bl	80143f8 <__sfp>
 80143c2:	60a0      	str	r0, [r4, #8]
 80143c4:	4620      	mov	r0, r4
 80143c6:	f000 f817 	bl	80143f8 <__sfp>
 80143ca:	2200      	movs	r2, #0
 80143cc:	60e0      	str	r0, [r4, #12]
 80143ce:	2104      	movs	r1, #4
 80143d0:	6860      	ldr	r0, [r4, #4]
 80143d2:	f7ff ffa1 	bl	8014318 <std>
 80143d6:	2201      	movs	r2, #1
 80143d8:	2109      	movs	r1, #9
 80143da:	68a0      	ldr	r0, [r4, #8]
 80143dc:	f7ff ff9c 	bl	8014318 <std>
 80143e0:	2202      	movs	r2, #2
 80143e2:	2112      	movs	r1, #18
 80143e4:	68e0      	ldr	r0, [r4, #12]
 80143e6:	f7ff ff97 	bl	8014318 <std>
 80143ea:	2301      	movs	r3, #1
 80143ec:	61a3      	str	r3, [r4, #24]
 80143ee:	bd10      	pop	{r4, pc}
 80143f0:	08019af0 	.word	0x08019af0
 80143f4:	08014361 	.word	0x08014361

080143f8 <__sfp>:
 80143f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143fa:	4b1b      	ldr	r3, [pc, #108]	; (8014468 <__sfp+0x70>)
 80143fc:	4607      	mov	r7, r0
 80143fe:	681e      	ldr	r6, [r3, #0]
 8014400:	69b3      	ldr	r3, [r6, #24]
 8014402:	b913      	cbnz	r3, 801440a <__sfp+0x12>
 8014404:	4630      	mov	r0, r6
 8014406:	f7ff ffc7 	bl	8014398 <__sinit>
 801440a:	3648      	adds	r6, #72	; 0x48
 801440c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014410:	3b01      	subs	r3, #1
 8014412:	d503      	bpl.n	801441c <__sfp+0x24>
 8014414:	6833      	ldr	r3, [r6, #0]
 8014416:	b133      	cbz	r3, 8014426 <__sfp+0x2e>
 8014418:	6836      	ldr	r6, [r6, #0]
 801441a:	e7f7      	b.n	801440c <__sfp+0x14>
 801441c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014420:	b16d      	cbz	r5, 801443e <__sfp+0x46>
 8014422:	3468      	adds	r4, #104	; 0x68
 8014424:	e7f4      	b.n	8014410 <__sfp+0x18>
 8014426:	2104      	movs	r1, #4
 8014428:	4638      	mov	r0, r7
 801442a:	f7ff ff9f 	bl	801436c <__sfmoreglue>
 801442e:	6030      	str	r0, [r6, #0]
 8014430:	2800      	cmp	r0, #0
 8014432:	d1f1      	bne.n	8014418 <__sfp+0x20>
 8014434:	230c      	movs	r3, #12
 8014436:	4604      	mov	r4, r0
 8014438:	603b      	str	r3, [r7, #0]
 801443a:	4620      	mov	r0, r4
 801443c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801443e:	4b0b      	ldr	r3, [pc, #44]	; (801446c <__sfp+0x74>)
 8014440:	6665      	str	r5, [r4, #100]	; 0x64
 8014442:	e9c4 5500 	strd	r5, r5, [r4]
 8014446:	60a5      	str	r5, [r4, #8]
 8014448:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801444c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8014450:	2208      	movs	r2, #8
 8014452:	4629      	mov	r1, r5
 8014454:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014458:	f7fd fa13 	bl	8011882 <memset>
 801445c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014460:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014464:	e7e9      	b.n	801443a <__sfp+0x42>
 8014466:	bf00      	nop
 8014468:	08019af0 	.word	0x08019af0
 801446c:	ffff0001 	.word	0xffff0001

08014470 <_fwalk_reent>:
 8014470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014474:	4680      	mov	r8, r0
 8014476:	4689      	mov	r9, r1
 8014478:	2600      	movs	r6, #0
 801447a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801447e:	b914      	cbnz	r4, 8014486 <_fwalk_reent+0x16>
 8014480:	4630      	mov	r0, r6
 8014482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014486:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801448a:	3f01      	subs	r7, #1
 801448c:	d501      	bpl.n	8014492 <_fwalk_reent+0x22>
 801448e:	6824      	ldr	r4, [r4, #0]
 8014490:	e7f5      	b.n	801447e <_fwalk_reent+0xe>
 8014492:	89ab      	ldrh	r3, [r5, #12]
 8014494:	2b01      	cmp	r3, #1
 8014496:	d907      	bls.n	80144a8 <_fwalk_reent+0x38>
 8014498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801449c:	3301      	adds	r3, #1
 801449e:	d003      	beq.n	80144a8 <_fwalk_reent+0x38>
 80144a0:	4629      	mov	r1, r5
 80144a2:	4640      	mov	r0, r8
 80144a4:	47c8      	blx	r9
 80144a6:	4306      	orrs	r6, r0
 80144a8:	3568      	adds	r5, #104	; 0x68
 80144aa:	e7ee      	b.n	801448a <_fwalk_reent+0x1a>

080144ac <rshift>:
 80144ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80144ae:	6906      	ldr	r6, [r0, #16]
 80144b0:	114b      	asrs	r3, r1, #5
 80144b2:	429e      	cmp	r6, r3
 80144b4:	f100 0414 	add.w	r4, r0, #20
 80144b8:	dd31      	ble.n	801451e <rshift+0x72>
 80144ba:	f011 011f 	ands.w	r1, r1, #31
 80144be:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80144c2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80144c6:	d108      	bne.n	80144da <rshift+0x2e>
 80144c8:	4621      	mov	r1, r4
 80144ca:	42b2      	cmp	r2, r6
 80144cc:	460b      	mov	r3, r1
 80144ce:	d211      	bcs.n	80144f4 <rshift+0x48>
 80144d0:	f852 3b04 	ldr.w	r3, [r2], #4
 80144d4:	f841 3b04 	str.w	r3, [r1], #4
 80144d8:	e7f7      	b.n	80144ca <rshift+0x1e>
 80144da:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80144de:	4623      	mov	r3, r4
 80144e0:	f1c1 0c20 	rsb	ip, r1, #32
 80144e4:	40cd      	lsrs	r5, r1
 80144e6:	3204      	adds	r2, #4
 80144e8:	42b2      	cmp	r2, r6
 80144ea:	4617      	mov	r7, r2
 80144ec:	d30d      	bcc.n	801450a <rshift+0x5e>
 80144ee:	601d      	str	r5, [r3, #0]
 80144f0:	b105      	cbz	r5, 80144f4 <rshift+0x48>
 80144f2:	3304      	adds	r3, #4
 80144f4:	42a3      	cmp	r3, r4
 80144f6:	eba3 0204 	sub.w	r2, r3, r4
 80144fa:	bf08      	it	eq
 80144fc:	2300      	moveq	r3, #0
 80144fe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014502:	6102      	str	r2, [r0, #16]
 8014504:	bf08      	it	eq
 8014506:	6143      	streq	r3, [r0, #20]
 8014508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801450a:	683f      	ldr	r7, [r7, #0]
 801450c:	fa07 f70c 	lsl.w	r7, r7, ip
 8014510:	433d      	orrs	r5, r7
 8014512:	f843 5b04 	str.w	r5, [r3], #4
 8014516:	f852 5b04 	ldr.w	r5, [r2], #4
 801451a:	40cd      	lsrs	r5, r1
 801451c:	e7e4      	b.n	80144e8 <rshift+0x3c>
 801451e:	4623      	mov	r3, r4
 8014520:	e7e8      	b.n	80144f4 <rshift+0x48>

08014522 <__hexdig_fun>:
 8014522:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014526:	2b09      	cmp	r3, #9
 8014528:	d802      	bhi.n	8014530 <__hexdig_fun+0xe>
 801452a:	3820      	subs	r0, #32
 801452c:	b2c0      	uxtb	r0, r0
 801452e:	4770      	bx	lr
 8014530:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014534:	2b05      	cmp	r3, #5
 8014536:	d801      	bhi.n	801453c <__hexdig_fun+0x1a>
 8014538:	3847      	subs	r0, #71	; 0x47
 801453a:	e7f7      	b.n	801452c <__hexdig_fun+0xa>
 801453c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014540:	2b05      	cmp	r3, #5
 8014542:	d801      	bhi.n	8014548 <__hexdig_fun+0x26>
 8014544:	3827      	subs	r0, #39	; 0x27
 8014546:	e7f1      	b.n	801452c <__hexdig_fun+0xa>
 8014548:	2000      	movs	r0, #0
 801454a:	4770      	bx	lr

0801454c <__gethex>:
 801454c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014550:	b08b      	sub	sp, #44	; 0x2c
 8014552:	9002      	str	r0, [sp, #8]
 8014554:	9816      	ldr	r0, [sp, #88]	; 0x58
 8014556:	468a      	mov	sl, r1
 8014558:	4690      	mov	r8, r2
 801455a:	9306      	str	r3, [sp, #24]
 801455c:	f000 fad1 	bl	8014b02 <__localeconv_l>
 8014560:	6803      	ldr	r3, [r0, #0]
 8014562:	f04f 0b00 	mov.w	fp, #0
 8014566:	4618      	mov	r0, r3
 8014568:	9303      	str	r3, [sp, #12]
 801456a:	f7eb fe09 	bl	8000180 <strlen>
 801456e:	9b03      	ldr	r3, [sp, #12]
 8014570:	9001      	str	r0, [sp, #4]
 8014572:	4403      	add	r3, r0
 8014574:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014578:	9307      	str	r3, [sp, #28]
 801457a:	f8da 3000 	ldr.w	r3, [sl]
 801457e:	3302      	adds	r3, #2
 8014580:	461f      	mov	r7, r3
 8014582:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014586:	2830      	cmp	r0, #48	; 0x30
 8014588:	d06c      	beq.n	8014664 <__gethex+0x118>
 801458a:	f7ff ffca 	bl	8014522 <__hexdig_fun>
 801458e:	4604      	mov	r4, r0
 8014590:	2800      	cmp	r0, #0
 8014592:	d16a      	bne.n	801466a <__gethex+0x11e>
 8014594:	9a01      	ldr	r2, [sp, #4]
 8014596:	9903      	ldr	r1, [sp, #12]
 8014598:	4638      	mov	r0, r7
 801459a:	f001 fade 	bl	8015b5a <strncmp>
 801459e:	2800      	cmp	r0, #0
 80145a0:	d166      	bne.n	8014670 <__gethex+0x124>
 80145a2:	9b01      	ldr	r3, [sp, #4]
 80145a4:	5cf8      	ldrb	r0, [r7, r3]
 80145a6:	18fe      	adds	r6, r7, r3
 80145a8:	f7ff ffbb 	bl	8014522 <__hexdig_fun>
 80145ac:	2800      	cmp	r0, #0
 80145ae:	d062      	beq.n	8014676 <__gethex+0x12a>
 80145b0:	4633      	mov	r3, r6
 80145b2:	7818      	ldrb	r0, [r3, #0]
 80145b4:	461f      	mov	r7, r3
 80145b6:	2830      	cmp	r0, #48	; 0x30
 80145b8:	f103 0301 	add.w	r3, r3, #1
 80145bc:	d0f9      	beq.n	80145b2 <__gethex+0x66>
 80145be:	f7ff ffb0 	bl	8014522 <__hexdig_fun>
 80145c2:	fab0 f580 	clz	r5, r0
 80145c6:	4634      	mov	r4, r6
 80145c8:	f04f 0b01 	mov.w	fp, #1
 80145cc:	096d      	lsrs	r5, r5, #5
 80145ce:	463a      	mov	r2, r7
 80145d0:	4616      	mov	r6, r2
 80145d2:	7830      	ldrb	r0, [r6, #0]
 80145d4:	3201      	adds	r2, #1
 80145d6:	f7ff ffa4 	bl	8014522 <__hexdig_fun>
 80145da:	2800      	cmp	r0, #0
 80145dc:	d1f8      	bne.n	80145d0 <__gethex+0x84>
 80145de:	9a01      	ldr	r2, [sp, #4]
 80145e0:	9903      	ldr	r1, [sp, #12]
 80145e2:	4630      	mov	r0, r6
 80145e4:	f001 fab9 	bl	8015b5a <strncmp>
 80145e8:	b950      	cbnz	r0, 8014600 <__gethex+0xb4>
 80145ea:	b954      	cbnz	r4, 8014602 <__gethex+0xb6>
 80145ec:	9b01      	ldr	r3, [sp, #4]
 80145ee:	18f4      	adds	r4, r6, r3
 80145f0:	4622      	mov	r2, r4
 80145f2:	4616      	mov	r6, r2
 80145f4:	7830      	ldrb	r0, [r6, #0]
 80145f6:	3201      	adds	r2, #1
 80145f8:	f7ff ff93 	bl	8014522 <__hexdig_fun>
 80145fc:	2800      	cmp	r0, #0
 80145fe:	d1f8      	bne.n	80145f2 <__gethex+0xa6>
 8014600:	b10c      	cbz	r4, 8014606 <__gethex+0xba>
 8014602:	1ba4      	subs	r4, r4, r6
 8014604:	00a4      	lsls	r4, r4, #2
 8014606:	7833      	ldrb	r3, [r6, #0]
 8014608:	2b50      	cmp	r3, #80	; 0x50
 801460a:	d001      	beq.n	8014610 <__gethex+0xc4>
 801460c:	2b70      	cmp	r3, #112	; 0x70
 801460e:	d140      	bne.n	8014692 <__gethex+0x146>
 8014610:	7873      	ldrb	r3, [r6, #1]
 8014612:	2b2b      	cmp	r3, #43	; 0x2b
 8014614:	d031      	beq.n	801467a <__gethex+0x12e>
 8014616:	2b2d      	cmp	r3, #45	; 0x2d
 8014618:	d033      	beq.n	8014682 <__gethex+0x136>
 801461a:	f04f 0900 	mov.w	r9, #0
 801461e:	1c71      	adds	r1, r6, #1
 8014620:	7808      	ldrb	r0, [r1, #0]
 8014622:	f7ff ff7e 	bl	8014522 <__hexdig_fun>
 8014626:	1e43      	subs	r3, r0, #1
 8014628:	b2db      	uxtb	r3, r3
 801462a:	2b18      	cmp	r3, #24
 801462c:	d831      	bhi.n	8014692 <__gethex+0x146>
 801462e:	f1a0 0210 	sub.w	r2, r0, #16
 8014632:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014636:	f7ff ff74 	bl	8014522 <__hexdig_fun>
 801463a:	1e43      	subs	r3, r0, #1
 801463c:	b2db      	uxtb	r3, r3
 801463e:	2b18      	cmp	r3, #24
 8014640:	d922      	bls.n	8014688 <__gethex+0x13c>
 8014642:	f1b9 0f00 	cmp.w	r9, #0
 8014646:	d000      	beq.n	801464a <__gethex+0xfe>
 8014648:	4252      	negs	r2, r2
 801464a:	4414      	add	r4, r2
 801464c:	f8ca 1000 	str.w	r1, [sl]
 8014650:	b30d      	cbz	r5, 8014696 <__gethex+0x14a>
 8014652:	f1bb 0f00 	cmp.w	fp, #0
 8014656:	bf0c      	ite	eq
 8014658:	2706      	moveq	r7, #6
 801465a:	2700      	movne	r7, #0
 801465c:	4638      	mov	r0, r7
 801465e:	b00b      	add	sp, #44	; 0x2c
 8014660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014664:	f10b 0b01 	add.w	fp, fp, #1
 8014668:	e78a      	b.n	8014580 <__gethex+0x34>
 801466a:	2500      	movs	r5, #0
 801466c:	462c      	mov	r4, r5
 801466e:	e7ae      	b.n	80145ce <__gethex+0x82>
 8014670:	463e      	mov	r6, r7
 8014672:	2501      	movs	r5, #1
 8014674:	e7c7      	b.n	8014606 <__gethex+0xba>
 8014676:	4604      	mov	r4, r0
 8014678:	e7fb      	b.n	8014672 <__gethex+0x126>
 801467a:	f04f 0900 	mov.w	r9, #0
 801467e:	1cb1      	adds	r1, r6, #2
 8014680:	e7ce      	b.n	8014620 <__gethex+0xd4>
 8014682:	f04f 0901 	mov.w	r9, #1
 8014686:	e7fa      	b.n	801467e <__gethex+0x132>
 8014688:	230a      	movs	r3, #10
 801468a:	fb03 0202 	mla	r2, r3, r2, r0
 801468e:	3a10      	subs	r2, #16
 8014690:	e7cf      	b.n	8014632 <__gethex+0xe6>
 8014692:	4631      	mov	r1, r6
 8014694:	e7da      	b.n	801464c <__gethex+0x100>
 8014696:	4629      	mov	r1, r5
 8014698:	1bf3      	subs	r3, r6, r7
 801469a:	3b01      	subs	r3, #1
 801469c:	2b07      	cmp	r3, #7
 801469e:	dc49      	bgt.n	8014734 <__gethex+0x1e8>
 80146a0:	9802      	ldr	r0, [sp, #8]
 80146a2:	f000 facb 	bl	8014c3c <_Balloc>
 80146a6:	f04f 0b00 	mov.w	fp, #0
 80146aa:	4605      	mov	r5, r0
 80146ac:	46da      	mov	sl, fp
 80146ae:	9b01      	ldr	r3, [sp, #4]
 80146b0:	f100 0914 	add.w	r9, r0, #20
 80146b4:	f1c3 0301 	rsb	r3, r3, #1
 80146b8:	f8cd 9010 	str.w	r9, [sp, #16]
 80146bc:	9308      	str	r3, [sp, #32]
 80146be:	42b7      	cmp	r7, r6
 80146c0:	d33b      	bcc.n	801473a <__gethex+0x1ee>
 80146c2:	9804      	ldr	r0, [sp, #16]
 80146c4:	f840 ab04 	str.w	sl, [r0], #4
 80146c8:	eba0 0009 	sub.w	r0, r0, r9
 80146cc:	1080      	asrs	r0, r0, #2
 80146ce:	6128      	str	r0, [r5, #16]
 80146d0:	0147      	lsls	r7, r0, #5
 80146d2:	4650      	mov	r0, sl
 80146d4:	f000 fb76 	bl	8014dc4 <__hi0bits>
 80146d8:	f8d8 6000 	ldr.w	r6, [r8]
 80146dc:	1a3f      	subs	r7, r7, r0
 80146de:	42b7      	cmp	r7, r6
 80146e0:	dd64      	ble.n	80147ac <__gethex+0x260>
 80146e2:	1bbf      	subs	r7, r7, r6
 80146e4:	4639      	mov	r1, r7
 80146e6:	4628      	mov	r0, r5
 80146e8:	f000 fe7f 	bl	80153ea <__any_on>
 80146ec:	4682      	mov	sl, r0
 80146ee:	b178      	cbz	r0, 8014710 <__gethex+0x1c4>
 80146f0:	f04f 0a01 	mov.w	sl, #1
 80146f4:	1e7b      	subs	r3, r7, #1
 80146f6:	1159      	asrs	r1, r3, #5
 80146f8:	f003 021f 	and.w	r2, r3, #31
 80146fc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014700:	fa0a f202 	lsl.w	r2, sl, r2
 8014704:	420a      	tst	r2, r1
 8014706:	d003      	beq.n	8014710 <__gethex+0x1c4>
 8014708:	4553      	cmp	r3, sl
 801470a:	dc46      	bgt.n	801479a <__gethex+0x24e>
 801470c:	f04f 0a02 	mov.w	sl, #2
 8014710:	4639      	mov	r1, r7
 8014712:	4628      	mov	r0, r5
 8014714:	f7ff feca 	bl	80144ac <rshift>
 8014718:	443c      	add	r4, r7
 801471a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801471e:	42a3      	cmp	r3, r4
 8014720:	da52      	bge.n	80147c8 <__gethex+0x27c>
 8014722:	4629      	mov	r1, r5
 8014724:	9802      	ldr	r0, [sp, #8]
 8014726:	f000 fabd 	bl	8014ca4 <_Bfree>
 801472a:	2300      	movs	r3, #0
 801472c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801472e:	27a3      	movs	r7, #163	; 0xa3
 8014730:	6013      	str	r3, [r2, #0]
 8014732:	e793      	b.n	801465c <__gethex+0x110>
 8014734:	3101      	adds	r1, #1
 8014736:	105b      	asrs	r3, r3, #1
 8014738:	e7b0      	b.n	801469c <__gethex+0x150>
 801473a:	1e73      	subs	r3, r6, #1
 801473c:	9305      	str	r3, [sp, #20]
 801473e:	9a07      	ldr	r2, [sp, #28]
 8014740:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014744:	4293      	cmp	r3, r2
 8014746:	d018      	beq.n	801477a <__gethex+0x22e>
 8014748:	f1bb 0f20 	cmp.w	fp, #32
 801474c:	d107      	bne.n	801475e <__gethex+0x212>
 801474e:	9b04      	ldr	r3, [sp, #16]
 8014750:	f8c3 a000 	str.w	sl, [r3]
 8014754:	f04f 0a00 	mov.w	sl, #0
 8014758:	46d3      	mov	fp, sl
 801475a:	3304      	adds	r3, #4
 801475c:	9304      	str	r3, [sp, #16]
 801475e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014762:	f7ff fede 	bl	8014522 <__hexdig_fun>
 8014766:	f000 000f 	and.w	r0, r0, #15
 801476a:	fa00 f00b 	lsl.w	r0, r0, fp
 801476e:	ea4a 0a00 	orr.w	sl, sl, r0
 8014772:	f10b 0b04 	add.w	fp, fp, #4
 8014776:	9b05      	ldr	r3, [sp, #20]
 8014778:	e00d      	b.n	8014796 <__gethex+0x24a>
 801477a:	9b05      	ldr	r3, [sp, #20]
 801477c:	9a08      	ldr	r2, [sp, #32]
 801477e:	4413      	add	r3, r2
 8014780:	42bb      	cmp	r3, r7
 8014782:	d3e1      	bcc.n	8014748 <__gethex+0x1fc>
 8014784:	4618      	mov	r0, r3
 8014786:	9a01      	ldr	r2, [sp, #4]
 8014788:	9903      	ldr	r1, [sp, #12]
 801478a:	9309      	str	r3, [sp, #36]	; 0x24
 801478c:	f001 f9e5 	bl	8015b5a <strncmp>
 8014790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014792:	2800      	cmp	r0, #0
 8014794:	d1d8      	bne.n	8014748 <__gethex+0x1fc>
 8014796:	461e      	mov	r6, r3
 8014798:	e791      	b.n	80146be <__gethex+0x172>
 801479a:	1eb9      	subs	r1, r7, #2
 801479c:	4628      	mov	r0, r5
 801479e:	f000 fe24 	bl	80153ea <__any_on>
 80147a2:	2800      	cmp	r0, #0
 80147a4:	d0b2      	beq.n	801470c <__gethex+0x1c0>
 80147a6:	f04f 0a03 	mov.w	sl, #3
 80147aa:	e7b1      	b.n	8014710 <__gethex+0x1c4>
 80147ac:	da09      	bge.n	80147c2 <__gethex+0x276>
 80147ae:	1bf7      	subs	r7, r6, r7
 80147b0:	4629      	mov	r1, r5
 80147b2:	463a      	mov	r2, r7
 80147b4:	9802      	ldr	r0, [sp, #8]
 80147b6:	f000 fc3f 	bl	8015038 <__lshift>
 80147ba:	4605      	mov	r5, r0
 80147bc:	1be4      	subs	r4, r4, r7
 80147be:	f100 0914 	add.w	r9, r0, #20
 80147c2:	f04f 0a00 	mov.w	sl, #0
 80147c6:	e7a8      	b.n	801471a <__gethex+0x1ce>
 80147c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80147cc:	42a0      	cmp	r0, r4
 80147ce:	dd6b      	ble.n	80148a8 <__gethex+0x35c>
 80147d0:	1b04      	subs	r4, r0, r4
 80147d2:	42a6      	cmp	r6, r4
 80147d4:	dc2e      	bgt.n	8014834 <__gethex+0x2e8>
 80147d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80147da:	2b02      	cmp	r3, #2
 80147dc:	d022      	beq.n	8014824 <__gethex+0x2d8>
 80147de:	2b03      	cmp	r3, #3
 80147e0:	d024      	beq.n	801482c <__gethex+0x2e0>
 80147e2:	2b01      	cmp	r3, #1
 80147e4:	d115      	bne.n	8014812 <__gethex+0x2c6>
 80147e6:	42a6      	cmp	r6, r4
 80147e8:	d113      	bne.n	8014812 <__gethex+0x2c6>
 80147ea:	2e01      	cmp	r6, #1
 80147ec:	dc0b      	bgt.n	8014806 <__gethex+0x2ba>
 80147ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80147f2:	9a06      	ldr	r2, [sp, #24]
 80147f4:	2762      	movs	r7, #98	; 0x62
 80147f6:	6013      	str	r3, [r2, #0]
 80147f8:	2301      	movs	r3, #1
 80147fa:	612b      	str	r3, [r5, #16]
 80147fc:	f8c9 3000 	str.w	r3, [r9]
 8014800:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014802:	601d      	str	r5, [r3, #0]
 8014804:	e72a      	b.n	801465c <__gethex+0x110>
 8014806:	1e71      	subs	r1, r6, #1
 8014808:	4628      	mov	r0, r5
 801480a:	f000 fdee 	bl	80153ea <__any_on>
 801480e:	2800      	cmp	r0, #0
 8014810:	d1ed      	bne.n	80147ee <__gethex+0x2a2>
 8014812:	4629      	mov	r1, r5
 8014814:	9802      	ldr	r0, [sp, #8]
 8014816:	f000 fa45 	bl	8014ca4 <_Bfree>
 801481a:	2300      	movs	r3, #0
 801481c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801481e:	2750      	movs	r7, #80	; 0x50
 8014820:	6013      	str	r3, [r2, #0]
 8014822:	e71b      	b.n	801465c <__gethex+0x110>
 8014824:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014826:	2b00      	cmp	r3, #0
 8014828:	d0e1      	beq.n	80147ee <__gethex+0x2a2>
 801482a:	e7f2      	b.n	8014812 <__gethex+0x2c6>
 801482c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801482e:	2b00      	cmp	r3, #0
 8014830:	d1dd      	bne.n	80147ee <__gethex+0x2a2>
 8014832:	e7ee      	b.n	8014812 <__gethex+0x2c6>
 8014834:	1e67      	subs	r7, r4, #1
 8014836:	f1ba 0f00 	cmp.w	sl, #0
 801483a:	d132      	bne.n	80148a2 <__gethex+0x356>
 801483c:	b127      	cbz	r7, 8014848 <__gethex+0x2fc>
 801483e:	4639      	mov	r1, r7
 8014840:	4628      	mov	r0, r5
 8014842:	f000 fdd2 	bl	80153ea <__any_on>
 8014846:	4682      	mov	sl, r0
 8014848:	2301      	movs	r3, #1
 801484a:	117a      	asrs	r2, r7, #5
 801484c:	f007 071f 	and.w	r7, r7, #31
 8014850:	fa03 f707 	lsl.w	r7, r3, r7
 8014854:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8014858:	4621      	mov	r1, r4
 801485a:	421f      	tst	r7, r3
 801485c:	f04f 0702 	mov.w	r7, #2
 8014860:	4628      	mov	r0, r5
 8014862:	bf18      	it	ne
 8014864:	f04a 0a02 	orrne.w	sl, sl, #2
 8014868:	1b36      	subs	r6, r6, r4
 801486a:	f7ff fe1f 	bl	80144ac <rshift>
 801486e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8014872:	f1ba 0f00 	cmp.w	sl, #0
 8014876:	d048      	beq.n	801490a <__gethex+0x3be>
 8014878:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801487c:	2b02      	cmp	r3, #2
 801487e:	d015      	beq.n	80148ac <__gethex+0x360>
 8014880:	2b03      	cmp	r3, #3
 8014882:	d017      	beq.n	80148b4 <__gethex+0x368>
 8014884:	2b01      	cmp	r3, #1
 8014886:	d109      	bne.n	801489c <__gethex+0x350>
 8014888:	f01a 0f02 	tst.w	sl, #2
 801488c:	d006      	beq.n	801489c <__gethex+0x350>
 801488e:	f8d9 3000 	ldr.w	r3, [r9]
 8014892:	ea4a 0a03 	orr.w	sl, sl, r3
 8014896:	f01a 0f01 	tst.w	sl, #1
 801489a:	d10e      	bne.n	80148ba <__gethex+0x36e>
 801489c:	f047 0710 	orr.w	r7, r7, #16
 80148a0:	e033      	b.n	801490a <__gethex+0x3be>
 80148a2:	f04f 0a01 	mov.w	sl, #1
 80148a6:	e7cf      	b.n	8014848 <__gethex+0x2fc>
 80148a8:	2701      	movs	r7, #1
 80148aa:	e7e2      	b.n	8014872 <__gethex+0x326>
 80148ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80148ae:	f1c3 0301 	rsb	r3, r3, #1
 80148b2:	9315      	str	r3, [sp, #84]	; 0x54
 80148b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d0f0      	beq.n	801489c <__gethex+0x350>
 80148ba:	f04f 0c00 	mov.w	ip, #0
 80148be:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80148c2:	f105 0314 	add.w	r3, r5, #20
 80148c6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80148ca:	eb03 010a 	add.w	r1, r3, sl
 80148ce:	4618      	mov	r0, r3
 80148d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80148d4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80148d8:	d01c      	beq.n	8014914 <__gethex+0x3c8>
 80148da:	3201      	adds	r2, #1
 80148dc:	6002      	str	r2, [r0, #0]
 80148de:	2f02      	cmp	r7, #2
 80148e0:	f105 0314 	add.w	r3, r5, #20
 80148e4:	d138      	bne.n	8014958 <__gethex+0x40c>
 80148e6:	f8d8 2000 	ldr.w	r2, [r8]
 80148ea:	3a01      	subs	r2, #1
 80148ec:	42b2      	cmp	r2, r6
 80148ee:	d10a      	bne.n	8014906 <__gethex+0x3ba>
 80148f0:	2201      	movs	r2, #1
 80148f2:	1171      	asrs	r1, r6, #5
 80148f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80148f8:	f006 061f 	and.w	r6, r6, #31
 80148fc:	fa02 f606 	lsl.w	r6, r2, r6
 8014900:	421e      	tst	r6, r3
 8014902:	bf18      	it	ne
 8014904:	4617      	movne	r7, r2
 8014906:	f047 0720 	orr.w	r7, r7, #32
 801490a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801490c:	601d      	str	r5, [r3, #0]
 801490e:	9b06      	ldr	r3, [sp, #24]
 8014910:	601c      	str	r4, [r3, #0]
 8014912:	e6a3      	b.n	801465c <__gethex+0x110>
 8014914:	4299      	cmp	r1, r3
 8014916:	f843 cc04 	str.w	ip, [r3, #-4]
 801491a:	d8d8      	bhi.n	80148ce <__gethex+0x382>
 801491c:	68ab      	ldr	r3, [r5, #8]
 801491e:	4599      	cmp	r9, r3
 8014920:	db12      	blt.n	8014948 <__gethex+0x3fc>
 8014922:	6869      	ldr	r1, [r5, #4]
 8014924:	9802      	ldr	r0, [sp, #8]
 8014926:	3101      	adds	r1, #1
 8014928:	f000 f988 	bl	8014c3c <_Balloc>
 801492c:	4683      	mov	fp, r0
 801492e:	692a      	ldr	r2, [r5, #16]
 8014930:	f105 010c 	add.w	r1, r5, #12
 8014934:	3202      	adds	r2, #2
 8014936:	0092      	lsls	r2, r2, #2
 8014938:	300c      	adds	r0, #12
 801493a:	f7fc ff97 	bl	801186c <memcpy>
 801493e:	4629      	mov	r1, r5
 8014940:	9802      	ldr	r0, [sp, #8]
 8014942:	f000 f9af 	bl	8014ca4 <_Bfree>
 8014946:	465d      	mov	r5, fp
 8014948:	692b      	ldr	r3, [r5, #16]
 801494a:	1c5a      	adds	r2, r3, #1
 801494c:	612a      	str	r2, [r5, #16]
 801494e:	2201      	movs	r2, #1
 8014950:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8014954:	615a      	str	r2, [r3, #20]
 8014956:	e7c2      	b.n	80148de <__gethex+0x392>
 8014958:	692a      	ldr	r2, [r5, #16]
 801495a:	454a      	cmp	r2, r9
 801495c:	dd0b      	ble.n	8014976 <__gethex+0x42a>
 801495e:	2101      	movs	r1, #1
 8014960:	4628      	mov	r0, r5
 8014962:	f7ff fda3 	bl	80144ac <rshift>
 8014966:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801496a:	3401      	adds	r4, #1
 801496c:	42a3      	cmp	r3, r4
 801496e:	f6ff aed8 	blt.w	8014722 <__gethex+0x1d6>
 8014972:	2701      	movs	r7, #1
 8014974:	e7c7      	b.n	8014906 <__gethex+0x3ba>
 8014976:	f016 061f 	ands.w	r6, r6, #31
 801497a:	d0fa      	beq.n	8014972 <__gethex+0x426>
 801497c:	449a      	add	sl, r3
 801497e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014982:	f000 fa1f 	bl	8014dc4 <__hi0bits>
 8014986:	f1c6 0620 	rsb	r6, r6, #32
 801498a:	42b0      	cmp	r0, r6
 801498c:	dbe7      	blt.n	801495e <__gethex+0x412>
 801498e:	e7f0      	b.n	8014972 <__gethex+0x426>

08014990 <L_shift>:
 8014990:	f1c2 0208 	rsb	r2, r2, #8
 8014994:	0092      	lsls	r2, r2, #2
 8014996:	b570      	push	{r4, r5, r6, lr}
 8014998:	f1c2 0620 	rsb	r6, r2, #32
 801499c:	6843      	ldr	r3, [r0, #4]
 801499e:	6804      	ldr	r4, [r0, #0]
 80149a0:	fa03 f506 	lsl.w	r5, r3, r6
 80149a4:	432c      	orrs	r4, r5
 80149a6:	40d3      	lsrs	r3, r2
 80149a8:	6004      	str	r4, [r0, #0]
 80149aa:	f840 3f04 	str.w	r3, [r0, #4]!
 80149ae:	4288      	cmp	r0, r1
 80149b0:	d3f4      	bcc.n	801499c <L_shift+0xc>
 80149b2:	bd70      	pop	{r4, r5, r6, pc}

080149b4 <__match>:
 80149b4:	b530      	push	{r4, r5, lr}
 80149b6:	6803      	ldr	r3, [r0, #0]
 80149b8:	3301      	adds	r3, #1
 80149ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80149be:	b914      	cbnz	r4, 80149c6 <__match+0x12>
 80149c0:	6003      	str	r3, [r0, #0]
 80149c2:	2001      	movs	r0, #1
 80149c4:	bd30      	pop	{r4, r5, pc}
 80149c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80149ca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80149ce:	2d19      	cmp	r5, #25
 80149d0:	bf98      	it	ls
 80149d2:	3220      	addls	r2, #32
 80149d4:	42a2      	cmp	r2, r4
 80149d6:	d0f0      	beq.n	80149ba <__match+0x6>
 80149d8:	2000      	movs	r0, #0
 80149da:	e7f3      	b.n	80149c4 <__match+0x10>

080149dc <__hexnan>:
 80149dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149e0:	2500      	movs	r5, #0
 80149e2:	680b      	ldr	r3, [r1, #0]
 80149e4:	4682      	mov	sl, r0
 80149e6:	115f      	asrs	r7, r3, #5
 80149e8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80149ec:	f013 031f 	ands.w	r3, r3, #31
 80149f0:	bf18      	it	ne
 80149f2:	3704      	addne	r7, #4
 80149f4:	1f3e      	subs	r6, r7, #4
 80149f6:	4690      	mov	r8, r2
 80149f8:	46b1      	mov	r9, r6
 80149fa:	4634      	mov	r4, r6
 80149fc:	46ab      	mov	fp, r5
 80149fe:	b087      	sub	sp, #28
 8014a00:	6801      	ldr	r1, [r0, #0]
 8014a02:	9301      	str	r3, [sp, #4]
 8014a04:	f847 5c04 	str.w	r5, [r7, #-4]
 8014a08:	9502      	str	r5, [sp, #8]
 8014a0a:	784a      	ldrb	r2, [r1, #1]
 8014a0c:	1c4b      	adds	r3, r1, #1
 8014a0e:	9303      	str	r3, [sp, #12]
 8014a10:	b342      	cbz	r2, 8014a64 <__hexnan+0x88>
 8014a12:	4610      	mov	r0, r2
 8014a14:	9105      	str	r1, [sp, #20]
 8014a16:	9204      	str	r2, [sp, #16]
 8014a18:	f7ff fd83 	bl	8014522 <__hexdig_fun>
 8014a1c:	2800      	cmp	r0, #0
 8014a1e:	d143      	bne.n	8014aa8 <__hexnan+0xcc>
 8014a20:	9a04      	ldr	r2, [sp, #16]
 8014a22:	9905      	ldr	r1, [sp, #20]
 8014a24:	2a20      	cmp	r2, #32
 8014a26:	d818      	bhi.n	8014a5a <__hexnan+0x7e>
 8014a28:	9b02      	ldr	r3, [sp, #8]
 8014a2a:	459b      	cmp	fp, r3
 8014a2c:	dd13      	ble.n	8014a56 <__hexnan+0x7a>
 8014a2e:	454c      	cmp	r4, r9
 8014a30:	d206      	bcs.n	8014a40 <__hexnan+0x64>
 8014a32:	2d07      	cmp	r5, #7
 8014a34:	dc04      	bgt.n	8014a40 <__hexnan+0x64>
 8014a36:	462a      	mov	r2, r5
 8014a38:	4649      	mov	r1, r9
 8014a3a:	4620      	mov	r0, r4
 8014a3c:	f7ff ffa8 	bl	8014990 <L_shift>
 8014a40:	4544      	cmp	r4, r8
 8014a42:	d944      	bls.n	8014ace <__hexnan+0xf2>
 8014a44:	2300      	movs	r3, #0
 8014a46:	f1a4 0904 	sub.w	r9, r4, #4
 8014a4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8014a4e:	461d      	mov	r5, r3
 8014a50:	464c      	mov	r4, r9
 8014a52:	f8cd b008 	str.w	fp, [sp, #8]
 8014a56:	9903      	ldr	r1, [sp, #12]
 8014a58:	e7d7      	b.n	8014a0a <__hexnan+0x2e>
 8014a5a:	2a29      	cmp	r2, #41	; 0x29
 8014a5c:	d14a      	bne.n	8014af4 <__hexnan+0x118>
 8014a5e:	3102      	adds	r1, #2
 8014a60:	f8ca 1000 	str.w	r1, [sl]
 8014a64:	f1bb 0f00 	cmp.w	fp, #0
 8014a68:	d044      	beq.n	8014af4 <__hexnan+0x118>
 8014a6a:	454c      	cmp	r4, r9
 8014a6c:	d206      	bcs.n	8014a7c <__hexnan+0xa0>
 8014a6e:	2d07      	cmp	r5, #7
 8014a70:	dc04      	bgt.n	8014a7c <__hexnan+0xa0>
 8014a72:	462a      	mov	r2, r5
 8014a74:	4649      	mov	r1, r9
 8014a76:	4620      	mov	r0, r4
 8014a78:	f7ff ff8a 	bl	8014990 <L_shift>
 8014a7c:	4544      	cmp	r4, r8
 8014a7e:	d928      	bls.n	8014ad2 <__hexnan+0xf6>
 8014a80:	4643      	mov	r3, r8
 8014a82:	f854 2b04 	ldr.w	r2, [r4], #4
 8014a86:	42a6      	cmp	r6, r4
 8014a88:	f843 2b04 	str.w	r2, [r3], #4
 8014a8c:	d2f9      	bcs.n	8014a82 <__hexnan+0xa6>
 8014a8e:	2200      	movs	r2, #0
 8014a90:	f843 2b04 	str.w	r2, [r3], #4
 8014a94:	429e      	cmp	r6, r3
 8014a96:	d2fb      	bcs.n	8014a90 <__hexnan+0xb4>
 8014a98:	6833      	ldr	r3, [r6, #0]
 8014a9a:	b91b      	cbnz	r3, 8014aa4 <__hexnan+0xc8>
 8014a9c:	4546      	cmp	r6, r8
 8014a9e:	d127      	bne.n	8014af0 <__hexnan+0x114>
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	6033      	str	r3, [r6, #0]
 8014aa4:	2005      	movs	r0, #5
 8014aa6:	e026      	b.n	8014af6 <__hexnan+0x11a>
 8014aa8:	3501      	adds	r5, #1
 8014aaa:	2d08      	cmp	r5, #8
 8014aac:	f10b 0b01 	add.w	fp, fp, #1
 8014ab0:	dd06      	ble.n	8014ac0 <__hexnan+0xe4>
 8014ab2:	4544      	cmp	r4, r8
 8014ab4:	d9cf      	bls.n	8014a56 <__hexnan+0x7a>
 8014ab6:	2300      	movs	r3, #0
 8014ab8:	2501      	movs	r5, #1
 8014aba:	f844 3c04 	str.w	r3, [r4, #-4]
 8014abe:	3c04      	subs	r4, #4
 8014ac0:	6822      	ldr	r2, [r4, #0]
 8014ac2:	f000 000f 	and.w	r0, r0, #15
 8014ac6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014aca:	6020      	str	r0, [r4, #0]
 8014acc:	e7c3      	b.n	8014a56 <__hexnan+0x7a>
 8014ace:	2508      	movs	r5, #8
 8014ad0:	e7c1      	b.n	8014a56 <__hexnan+0x7a>
 8014ad2:	9b01      	ldr	r3, [sp, #4]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d0df      	beq.n	8014a98 <__hexnan+0xbc>
 8014ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8014adc:	f1c3 0320 	rsb	r3, r3, #32
 8014ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8014ae4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8014ae8:	401a      	ands	r2, r3
 8014aea:	f847 2c04 	str.w	r2, [r7, #-4]
 8014aee:	e7d3      	b.n	8014a98 <__hexnan+0xbc>
 8014af0:	3e04      	subs	r6, #4
 8014af2:	e7d1      	b.n	8014a98 <__hexnan+0xbc>
 8014af4:	2004      	movs	r0, #4
 8014af6:	b007      	add	sp, #28
 8014af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014afc <__locale_ctype_ptr_l>:
 8014afc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8014b00:	4770      	bx	lr

08014b02 <__localeconv_l>:
 8014b02:	30f0      	adds	r0, #240	; 0xf0
 8014b04:	4770      	bx	lr
	...

08014b08 <_localeconv_r>:
 8014b08:	4b04      	ldr	r3, [pc, #16]	; (8014b1c <_localeconv_r+0x14>)
 8014b0a:	681b      	ldr	r3, [r3, #0]
 8014b0c:	6a18      	ldr	r0, [r3, #32]
 8014b0e:	4b04      	ldr	r3, [pc, #16]	; (8014b20 <_localeconv_r+0x18>)
 8014b10:	2800      	cmp	r0, #0
 8014b12:	bf08      	it	eq
 8014b14:	4618      	moveq	r0, r3
 8014b16:	30f0      	adds	r0, #240	; 0xf0
 8014b18:	4770      	bx	lr
 8014b1a:	bf00      	nop
 8014b1c:	20000140 	.word	0x20000140
 8014b20:	200001a4 	.word	0x200001a4

08014b24 <__swhatbuf_r>:
 8014b24:	b570      	push	{r4, r5, r6, lr}
 8014b26:	460e      	mov	r6, r1
 8014b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b2c:	b096      	sub	sp, #88	; 0x58
 8014b2e:	2900      	cmp	r1, #0
 8014b30:	4614      	mov	r4, r2
 8014b32:	461d      	mov	r5, r3
 8014b34:	da07      	bge.n	8014b46 <__swhatbuf_r+0x22>
 8014b36:	2300      	movs	r3, #0
 8014b38:	602b      	str	r3, [r5, #0]
 8014b3a:	89b3      	ldrh	r3, [r6, #12]
 8014b3c:	061a      	lsls	r2, r3, #24
 8014b3e:	d410      	bmi.n	8014b62 <__swhatbuf_r+0x3e>
 8014b40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014b44:	e00e      	b.n	8014b64 <__swhatbuf_r+0x40>
 8014b46:	466a      	mov	r2, sp
 8014b48:	f001 f848 	bl	8015bdc <_fstat_r>
 8014b4c:	2800      	cmp	r0, #0
 8014b4e:	dbf2      	blt.n	8014b36 <__swhatbuf_r+0x12>
 8014b50:	9a01      	ldr	r2, [sp, #4]
 8014b52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014b56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014b5a:	425a      	negs	r2, r3
 8014b5c:	415a      	adcs	r2, r3
 8014b5e:	602a      	str	r2, [r5, #0]
 8014b60:	e7ee      	b.n	8014b40 <__swhatbuf_r+0x1c>
 8014b62:	2340      	movs	r3, #64	; 0x40
 8014b64:	2000      	movs	r0, #0
 8014b66:	6023      	str	r3, [r4, #0]
 8014b68:	b016      	add	sp, #88	; 0x58
 8014b6a:	bd70      	pop	{r4, r5, r6, pc}

08014b6c <__smakebuf_r>:
 8014b6c:	898b      	ldrh	r3, [r1, #12]
 8014b6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014b70:	079d      	lsls	r5, r3, #30
 8014b72:	4606      	mov	r6, r0
 8014b74:	460c      	mov	r4, r1
 8014b76:	d507      	bpl.n	8014b88 <__smakebuf_r+0x1c>
 8014b78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014b7c:	6023      	str	r3, [r4, #0]
 8014b7e:	6123      	str	r3, [r4, #16]
 8014b80:	2301      	movs	r3, #1
 8014b82:	6163      	str	r3, [r4, #20]
 8014b84:	b002      	add	sp, #8
 8014b86:	bd70      	pop	{r4, r5, r6, pc}
 8014b88:	ab01      	add	r3, sp, #4
 8014b8a:	466a      	mov	r2, sp
 8014b8c:	f7ff ffca 	bl	8014b24 <__swhatbuf_r>
 8014b90:	9900      	ldr	r1, [sp, #0]
 8014b92:	4605      	mov	r5, r0
 8014b94:	4630      	mov	r0, r6
 8014b96:	f000 fca3 	bl	80154e0 <_malloc_r>
 8014b9a:	b948      	cbnz	r0, 8014bb0 <__smakebuf_r+0x44>
 8014b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ba0:	059a      	lsls	r2, r3, #22
 8014ba2:	d4ef      	bmi.n	8014b84 <__smakebuf_r+0x18>
 8014ba4:	f023 0303 	bic.w	r3, r3, #3
 8014ba8:	f043 0302 	orr.w	r3, r3, #2
 8014bac:	81a3      	strh	r3, [r4, #12]
 8014bae:	e7e3      	b.n	8014b78 <__smakebuf_r+0xc>
 8014bb0:	4b0d      	ldr	r3, [pc, #52]	; (8014be8 <__smakebuf_r+0x7c>)
 8014bb2:	62b3      	str	r3, [r6, #40]	; 0x28
 8014bb4:	89a3      	ldrh	r3, [r4, #12]
 8014bb6:	6020      	str	r0, [r4, #0]
 8014bb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014bbc:	81a3      	strh	r3, [r4, #12]
 8014bbe:	9b00      	ldr	r3, [sp, #0]
 8014bc0:	6120      	str	r0, [r4, #16]
 8014bc2:	6163      	str	r3, [r4, #20]
 8014bc4:	9b01      	ldr	r3, [sp, #4]
 8014bc6:	b15b      	cbz	r3, 8014be0 <__smakebuf_r+0x74>
 8014bc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014bcc:	4630      	mov	r0, r6
 8014bce:	f001 f817 	bl	8015c00 <_isatty_r>
 8014bd2:	b128      	cbz	r0, 8014be0 <__smakebuf_r+0x74>
 8014bd4:	89a3      	ldrh	r3, [r4, #12]
 8014bd6:	f023 0303 	bic.w	r3, r3, #3
 8014bda:	f043 0301 	orr.w	r3, r3, #1
 8014bde:	81a3      	strh	r3, [r4, #12]
 8014be0:	89a3      	ldrh	r3, [r4, #12]
 8014be2:	431d      	orrs	r5, r3
 8014be4:	81a5      	strh	r5, [r4, #12]
 8014be6:	e7cd      	b.n	8014b84 <__smakebuf_r+0x18>
 8014be8:	08014361 	.word	0x08014361

08014bec <malloc>:
 8014bec:	4b02      	ldr	r3, [pc, #8]	; (8014bf8 <malloc+0xc>)
 8014bee:	4601      	mov	r1, r0
 8014bf0:	6818      	ldr	r0, [r3, #0]
 8014bf2:	f000 bc75 	b.w	80154e0 <_malloc_r>
 8014bf6:	bf00      	nop
 8014bf8:	20000140 	.word	0x20000140

08014bfc <__ascii_mbtowc>:
 8014bfc:	b082      	sub	sp, #8
 8014bfe:	b901      	cbnz	r1, 8014c02 <__ascii_mbtowc+0x6>
 8014c00:	a901      	add	r1, sp, #4
 8014c02:	b142      	cbz	r2, 8014c16 <__ascii_mbtowc+0x1a>
 8014c04:	b14b      	cbz	r3, 8014c1a <__ascii_mbtowc+0x1e>
 8014c06:	7813      	ldrb	r3, [r2, #0]
 8014c08:	600b      	str	r3, [r1, #0]
 8014c0a:	7812      	ldrb	r2, [r2, #0]
 8014c0c:	1c10      	adds	r0, r2, #0
 8014c0e:	bf18      	it	ne
 8014c10:	2001      	movne	r0, #1
 8014c12:	b002      	add	sp, #8
 8014c14:	4770      	bx	lr
 8014c16:	4610      	mov	r0, r2
 8014c18:	e7fb      	b.n	8014c12 <__ascii_mbtowc+0x16>
 8014c1a:	f06f 0001 	mvn.w	r0, #1
 8014c1e:	e7f8      	b.n	8014c12 <__ascii_mbtowc+0x16>

08014c20 <memchr>:
 8014c20:	b510      	push	{r4, lr}
 8014c22:	b2c9      	uxtb	r1, r1
 8014c24:	4402      	add	r2, r0
 8014c26:	4290      	cmp	r0, r2
 8014c28:	4603      	mov	r3, r0
 8014c2a:	d101      	bne.n	8014c30 <memchr+0x10>
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	e003      	b.n	8014c38 <memchr+0x18>
 8014c30:	781c      	ldrb	r4, [r3, #0]
 8014c32:	3001      	adds	r0, #1
 8014c34:	428c      	cmp	r4, r1
 8014c36:	d1f6      	bne.n	8014c26 <memchr+0x6>
 8014c38:	4618      	mov	r0, r3
 8014c3a:	bd10      	pop	{r4, pc}

08014c3c <_Balloc>:
 8014c3c:	b570      	push	{r4, r5, r6, lr}
 8014c3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014c40:	4604      	mov	r4, r0
 8014c42:	460e      	mov	r6, r1
 8014c44:	b93d      	cbnz	r5, 8014c56 <_Balloc+0x1a>
 8014c46:	2010      	movs	r0, #16
 8014c48:	f7ff ffd0 	bl	8014bec <malloc>
 8014c4c:	6260      	str	r0, [r4, #36]	; 0x24
 8014c4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014c52:	6005      	str	r5, [r0, #0]
 8014c54:	60c5      	str	r5, [r0, #12]
 8014c56:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014c58:	68eb      	ldr	r3, [r5, #12]
 8014c5a:	b183      	cbz	r3, 8014c7e <_Balloc+0x42>
 8014c5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c5e:	68db      	ldr	r3, [r3, #12]
 8014c60:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014c64:	b9b8      	cbnz	r0, 8014c96 <_Balloc+0x5a>
 8014c66:	2101      	movs	r1, #1
 8014c68:	fa01 f506 	lsl.w	r5, r1, r6
 8014c6c:	1d6a      	adds	r2, r5, #5
 8014c6e:	0092      	lsls	r2, r2, #2
 8014c70:	4620      	mov	r0, r4
 8014c72:	f000 fbdb 	bl	801542c <_calloc_r>
 8014c76:	b160      	cbz	r0, 8014c92 <_Balloc+0x56>
 8014c78:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8014c7c:	e00e      	b.n	8014c9c <_Balloc+0x60>
 8014c7e:	2221      	movs	r2, #33	; 0x21
 8014c80:	2104      	movs	r1, #4
 8014c82:	4620      	mov	r0, r4
 8014c84:	f000 fbd2 	bl	801542c <_calloc_r>
 8014c88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c8a:	60e8      	str	r0, [r5, #12]
 8014c8c:	68db      	ldr	r3, [r3, #12]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d1e4      	bne.n	8014c5c <_Balloc+0x20>
 8014c92:	2000      	movs	r0, #0
 8014c94:	bd70      	pop	{r4, r5, r6, pc}
 8014c96:	6802      	ldr	r2, [r0, #0]
 8014c98:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014ca2:	e7f7      	b.n	8014c94 <_Balloc+0x58>

08014ca4 <_Bfree>:
 8014ca4:	b570      	push	{r4, r5, r6, lr}
 8014ca6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8014ca8:	4606      	mov	r6, r0
 8014caa:	460d      	mov	r5, r1
 8014cac:	b93c      	cbnz	r4, 8014cbe <_Bfree+0x1a>
 8014cae:	2010      	movs	r0, #16
 8014cb0:	f7ff ff9c 	bl	8014bec <malloc>
 8014cb4:	6270      	str	r0, [r6, #36]	; 0x24
 8014cb6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014cba:	6004      	str	r4, [r0, #0]
 8014cbc:	60c4      	str	r4, [r0, #12]
 8014cbe:	b13d      	cbz	r5, 8014cd0 <_Bfree+0x2c>
 8014cc0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8014cc2:	686a      	ldr	r2, [r5, #4]
 8014cc4:	68db      	ldr	r3, [r3, #12]
 8014cc6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014cca:	6029      	str	r1, [r5, #0]
 8014ccc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8014cd0:	bd70      	pop	{r4, r5, r6, pc}

08014cd2 <__multadd>:
 8014cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014cd6:	461f      	mov	r7, r3
 8014cd8:	4606      	mov	r6, r0
 8014cda:	460c      	mov	r4, r1
 8014cdc:	2300      	movs	r3, #0
 8014cde:	690d      	ldr	r5, [r1, #16]
 8014ce0:	f101 0c14 	add.w	ip, r1, #20
 8014ce4:	f8dc 0000 	ldr.w	r0, [ip]
 8014ce8:	3301      	adds	r3, #1
 8014cea:	b281      	uxth	r1, r0
 8014cec:	fb02 7101 	mla	r1, r2, r1, r7
 8014cf0:	0c00      	lsrs	r0, r0, #16
 8014cf2:	0c0f      	lsrs	r7, r1, #16
 8014cf4:	fb02 7000 	mla	r0, r2, r0, r7
 8014cf8:	b289      	uxth	r1, r1
 8014cfa:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8014cfe:	429d      	cmp	r5, r3
 8014d00:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8014d04:	f84c 1b04 	str.w	r1, [ip], #4
 8014d08:	dcec      	bgt.n	8014ce4 <__multadd+0x12>
 8014d0a:	b1d7      	cbz	r7, 8014d42 <__multadd+0x70>
 8014d0c:	68a3      	ldr	r3, [r4, #8]
 8014d0e:	42ab      	cmp	r3, r5
 8014d10:	dc12      	bgt.n	8014d38 <__multadd+0x66>
 8014d12:	6861      	ldr	r1, [r4, #4]
 8014d14:	4630      	mov	r0, r6
 8014d16:	3101      	adds	r1, #1
 8014d18:	f7ff ff90 	bl	8014c3c <_Balloc>
 8014d1c:	4680      	mov	r8, r0
 8014d1e:	6922      	ldr	r2, [r4, #16]
 8014d20:	f104 010c 	add.w	r1, r4, #12
 8014d24:	3202      	adds	r2, #2
 8014d26:	0092      	lsls	r2, r2, #2
 8014d28:	300c      	adds	r0, #12
 8014d2a:	f7fc fd9f 	bl	801186c <memcpy>
 8014d2e:	4621      	mov	r1, r4
 8014d30:	4630      	mov	r0, r6
 8014d32:	f7ff ffb7 	bl	8014ca4 <_Bfree>
 8014d36:	4644      	mov	r4, r8
 8014d38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014d3c:	3501      	adds	r5, #1
 8014d3e:	615f      	str	r7, [r3, #20]
 8014d40:	6125      	str	r5, [r4, #16]
 8014d42:	4620      	mov	r0, r4
 8014d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014d48 <__s2b>:
 8014d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014d4c:	4615      	mov	r5, r2
 8014d4e:	2209      	movs	r2, #9
 8014d50:	461f      	mov	r7, r3
 8014d52:	3308      	adds	r3, #8
 8014d54:	460c      	mov	r4, r1
 8014d56:	fb93 f3f2 	sdiv	r3, r3, r2
 8014d5a:	4606      	mov	r6, r0
 8014d5c:	2201      	movs	r2, #1
 8014d5e:	2100      	movs	r1, #0
 8014d60:	429a      	cmp	r2, r3
 8014d62:	db20      	blt.n	8014da6 <__s2b+0x5e>
 8014d64:	4630      	mov	r0, r6
 8014d66:	f7ff ff69 	bl	8014c3c <_Balloc>
 8014d6a:	9b08      	ldr	r3, [sp, #32]
 8014d6c:	2d09      	cmp	r5, #9
 8014d6e:	6143      	str	r3, [r0, #20]
 8014d70:	f04f 0301 	mov.w	r3, #1
 8014d74:	6103      	str	r3, [r0, #16]
 8014d76:	dd19      	ble.n	8014dac <__s2b+0x64>
 8014d78:	f104 0809 	add.w	r8, r4, #9
 8014d7c:	46c1      	mov	r9, r8
 8014d7e:	442c      	add	r4, r5
 8014d80:	f819 3b01 	ldrb.w	r3, [r9], #1
 8014d84:	4601      	mov	r1, r0
 8014d86:	3b30      	subs	r3, #48	; 0x30
 8014d88:	220a      	movs	r2, #10
 8014d8a:	4630      	mov	r0, r6
 8014d8c:	f7ff ffa1 	bl	8014cd2 <__multadd>
 8014d90:	45a1      	cmp	r9, r4
 8014d92:	d1f5      	bne.n	8014d80 <__s2b+0x38>
 8014d94:	eb08 0405 	add.w	r4, r8, r5
 8014d98:	3c08      	subs	r4, #8
 8014d9a:	1b2d      	subs	r5, r5, r4
 8014d9c:	1963      	adds	r3, r4, r5
 8014d9e:	42bb      	cmp	r3, r7
 8014da0:	db07      	blt.n	8014db2 <__s2b+0x6a>
 8014da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014da6:	0052      	lsls	r2, r2, #1
 8014da8:	3101      	adds	r1, #1
 8014daa:	e7d9      	b.n	8014d60 <__s2b+0x18>
 8014dac:	340a      	adds	r4, #10
 8014dae:	2509      	movs	r5, #9
 8014db0:	e7f3      	b.n	8014d9a <__s2b+0x52>
 8014db2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014db6:	4601      	mov	r1, r0
 8014db8:	3b30      	subs	r3, #48	; 0x30
 8014dba:	220a      	movs	r2, #10
 8014dbc:	4630      	mov	r0, r6
 8014dbe:	f7ff ff88 	bl	8014cd2 <__multadd>
 8014dc2:	e7eb      	b.n	8014d9c <__s2b+0x54>

08014dc4 <__hi0bits>:
 8014dc4:	0c02      	lsrs	r2, r0, #16
 8014dc6:	0412      	lsls	r2, r2, #16
 8014dc8:	4603      	mov	r3, r0
 8014dca:	b9b2      	cbnz	r2, 8014dfa <__hi0bits+0x36>
 8014dcc:	0403      	lsls	r3, r0, #16
 8014dce:	2010      	movs	r0, #16
 8014dd0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8014dd4:	bf04      	itt	eq
 8014dd6:	021b      	lsleq	r3, r3, #8
 8014dd8:	3008      	addeq	r0, #8
 8014dda:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8014dde:	bf04      	itt	eq
 8014de0:	011b      	lsleq	r3, r3, #4
 8014de2:	3004      	addeq	r0, #4
 8014de4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8014de8:	bf04      	itt	eq
 8014dea:	009b      	lsleq	r3, r3, #2
 8014dec:	3002      	addeq	r0, #2
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	db06      	blt.n	8014e00 <__hi0bits+0x3c>
 8014df2:	005b      	lsls	r3, r3, #1
 8014df4:	d503      	bpl.n	8014dfe <__hi0bits+0x3a>
 8014df6:	3001      	adds	r0, #1
 8014df8:	4770      	bx	lr
 8014dfa:	2000      	movs	r0, #0
 8014dfc:	e7e8      	b.n	8014dd0 <__hi0bits+0xc>
 8014dfe:	2020      	movs	r0, #32
 8014e00:	4770      	bx	lr

08014e02 <__lo0bits>:
 8014e02:	6803      	ldr	r3, [r0, #0]
 8014e04:	4601      	mov	r1, r0
 8014e06:	f013 0207 	ands.w	r2, r3, #7
 8014e0a:	d00b      	beq.n	8014e24 <__lo0bits+0x22>
 8014e0c:	07da      	lsls	r2, r3, #31
 8014e0e:	d423      	bmi.n	8014e58 <__lo0bits+0x56>
 8014e10:	0798      	lsls	r0, r3, #30
 8014e12:	bf49      	itett	mi
 8014e14:	085b      	lsrmi	r3, r3, #1
 8014e16:	089b      	lsrpl	r3, r3, #2
 8014e18:	2001      	movmi	r0, #1
 8014e1a:	600b      	strmi	r3, [r1, #0]
 8014e1c:	bf5c      	itt	pl
 8014e1e:	600b      	strpl	r3, [r1, #0]
 8014e20:	2002      	movpl	r0, #2
 8014e22:	4770      	bx	lr
 8014e24:	b298      	uxth	r0, r3
 8014e26:	b9a8      	cbnz	r0, 8014e54 <__lo0bits+0x52>
 8014e28:	2010      	movs	r0, #16
 8014e2a:	0c1b      	lsrs	r3, r3, #16
 8014e2c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014e30:	bf04      	itt	eq
 8014e32:	0a1b      	lsreq	r3, r3, #8
 8014e34:	3008      	addeq	r0, #8
 8014e36:	071a      	lsls	r2, r3, #28
 8014e38:	bf04      	itt	eq
 8014e3a:	091b      	lsreq	r3, r3, #4
 8014e3c:	3004      	addeq	r0, #4
 8014e3e:	079a      	lsls	r2, r3, #30
 8014e40:	bf04      	itt	eq
 8014e42:	089b      	lsreq	r3, r3, #2
 8014e44:	3002      	addeq	r0, #2
 8014e46:	07da      	lsls	r2, r3, #31
 8014e48:	d402      	bmi.n	8014e50 <__lo0bits+0x4e>
 8014e4a:	085b      	lsrs	r3, r3, #1
 8014e4c:	d006      	beq.n	8014e5c <__lo0bits+0x5a>
 8014e4e:	3001      	adds	r0, #1
 8014e50:	600b      	str	r3, [r1, #0]
 8014e52:	4770      	bx	lr
 8014e54:	4610      	mov	r0, r2
 8014e56:	e7e9      	b.n	8014e2c <__lo0bits+0x2a>
 8014e58:	2000      	movs	r0, #0
 8014e5a:	4770      	bx	lr
 8014e5c:	2020      	movs	r0, #32
 8014e5e:	4770      	bx	lr

08014e60 <__i2b>:
 8014e60:	b510      	push	{r4, lr}
 8014e62:	460c      	mov	r4, r1
 8014e64:	2101      	movs	r1, #1
 8014e66:	f7ff fee9 	bl	8014c3c <_Balloc>
 8014e6a:	2201      	movs	r2, #1
 8014e6c:	6144      	str	r4, [r0, #20]
 8014e6e:	6102      	str	r2, [r0, #16]
 8014e70:	bd10      	pop	{r4, pc}

08014e72 <__multiply>:
 8014e72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e76:	4614      	mov	r4, r2
 8014e78:	690a      	ldr	r2, [r1, #16]
 8014e7a:	6923      	ldr	r3, [r4, #16]
 8014e7c:	4688      	mov	r8, r1
 8014e7e:	429a      	cmp	r2, r3
 8014e80:	bfbe      	ittt	lt
 8014e82:	460b      	movlt	r3, r1
 8014e84:	46a0      	movlt	r8, r4
 8014e86:	461c      	movlt	r4, r3
 8014e88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014e8c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8014e90:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014e94:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014e98:	eb07 0609 	add.w	r6, r7, r9
 8014e9c:	42b3      	cmp	r3, r6
 8014e9e:	bfb8      	it	lt
 8014ea0:	3101      	addlt	r1, #1
 8014ea2:	f7ff fecb 	bl	8014c3c <_Balloc>
 8014ea6:	f100 0514 	add.w	r5, r0, #20
 8014eaa:	462b      	mov	r3, r5
 8014eac:	2200      	movs	r2, #0
 8014eae:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8014eb2:	4573      	cmp	r3, lr
 8014eb4:	d316      	bcc.n	8014ee4 <__multiply+0x72>
 8014eb6:	f104 0214 	add.w	r2, r4, #20
 8014eba:	f108 0114 	add.w	r1, r8, #20
 8014ebe:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8014ec2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8014ec6:	9300      	str	r3, [sp, #0]
 8014ec8:	9b00      	ldr	r3, [sp, #0]
 8014eca:	9201      	str	r2, [sp, #4]
 8014ecc:	4293      	cmp	r3, r2
 8014ece:	d80c      	bhi.n	8014eea <__multiply+0x78>
 8014ed0:	2e00      	cmp	r6, #0
 8014ed2:	dd03      	ble.n	8014edc <__multiply+0x6a>
 8014ed4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	d05d      	beq.n	8014f98 <__multiply+0x126>
 8014edc:	6106      	str	r6, [r0, #16]
 8014ede:	b003      	add	sp, #12
 8014ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ee4:	f843 2b04 	str.w	r2, [r3], #4
 8014ee8:	e7e3      	b.n	8014eb2 <__multiply+0x40>
 8014eea:	f8b2 b000 	ldrh.w	fp, [r2]
 8014eee:	f1bb 0f00 	cmp.w	fp, #0
 8014ef2:	d023      	beq.n	8014f3c <__multiply+0xca>
 8014ef4:	4689      	mov	r9, r1
 8014ef6:	46ac      	mov	ip, r5
 8014ef8:	f04f 0800 	mov.w	r8, #0
 8014efc:	f859 4b04 	ldr.w	r4, [r9], #4
 8014f00:	f8dc a000 	ldr.w	sl, [ip]
 8014f04:	b2a3      	uxth	r3, r4
 8014f06:	fa1f fa8a 	uxth.w	sl, sl
 8014f0a:	fb0b a303 	mla	r3, fp, r3, sl
 8014f0e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014f12:	f8dc 4000 	ldr.w	r4, [ip]
 8014f16:	4443      	add	r3, r8
 8014f18:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8014f1c:	fb0b 840a 	mla	r4, fp, sl, r8
 8014f20:	46e2      	mov	sl, ip
 8014f22:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8014f26:	b29b      	uxth	r3, r3
 8014f28:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014f2c:	454f      	cmp	r7, r9
 8014f2e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8014f32:	f84a 3b04 	str.w	r3, [sl], #4
 8014f36:	d82b      	bhi.n	8014f90 <__multiply+0x11e>
 8014f38:	f8cc 8004 	str.w	r8, [ip, #4]
 8014f3c:	9b01      	ldr	r3, [sp, #4]
 8014f3e:	3204      	adds	r2, #4
 8014f40:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8014f44:	f1ba 0f00 	cmp.w	sl, #0
 8014f48:	d020      	beq.n	8014f8c <__multiply+0x11a>
 8014f4a:	4689      	mov	r9, r1
 8014f4c:	46a8      	mov	r8, r5
 8014f4e:	f04f 0b00 	mov.w	fp, #0
 8014f52:	682b      	ldr	r3, [r5, #0]
 8014f54:	f8b9 c000 	ldrh.w	ip, [r9]
 8014f58:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8014f5c:	b29b      	uxth	r3, r3
 8014f5e:	fb0a 440c 	mla	r4, sl, ip, r4
 8014f62:	46c4      	mov	ip, r8
 8014f64:	445c      	add	r4, fp
 8014f66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014f6a:	f84c 3b04 	str.w	r3, [ip], #4
 8014f6e:	f859 3b04 	ldr.w	r3, [r9], #4
 8014f72:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8014f76:	0c1b      	lsrs	r3, r3, #16
 8014f78:	fb0a b303 	mla	r3, sl, r3, fp
 8014f7c:	454f      	cmp	r7, r9
 8014f7e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8014f82:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8014f86:	d805      	bhi.n	8014f94 <__multiply+0x122>
 8014f88:	f8c8 3004 	str.w	r3, [r8, #4]
 8014f8c:	3504      	adds	r5, #4
 8014f8e:	e79b      	b.n	8014ec8 <__multiply+0x56>
 8014f90:	46d4      	mov	ip, sl
 8014f92:	e7b3      	b.n	8014efc <__multiply+0x8a>
 8014f94:	46e0      	mov	r8, ip
 8014f96:	e7dd      	b.n	8014f54 <__multiply+0xe2>
 8014f98:	3e01      	subs	r6, #1
 8014f9a:	e799      	b.n	8014ed0 <__multiply+0x5e>

08014f9c <__pow5mult>:
 8014f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014fa0:	4615      	mov	r5, r2
 8014fa2:	f012 0203 	ands.w	r2, r2, #3
 8014fa6:	4606      	mov	r6, r0
 8014fa8:	460f      	mov	r7, r1
 8014faa:	d007      	beq.n	8014fbc <__pow5mult+0x20>
 8014fac:	4c21      	ldr	r4, [pc, #132]	; (8015034 <__pow5mult+0x98>)
 8014fae:	3a01      	subs	r2, #1
 8014fb0:	2300      	movs	r3, #0
 8014fb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014fb6:	f7ff fe8c 	bl	8014cd2 <__multadd>
 8014fba:	4607      	mov	r7, r0
 8014fbc:	10ad      	asrs	r5, r5, #2
 8014fbe:	d035      	beq.n	801502c <__pow5mult+0x90>
 8014fc0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014fc2:	b93c      	cbnz	r4, 8014fd4 <__pow5mult+0x38>
 8014fc4:	2010      	movs	r0, #16
 8014fc6:	f7ff fe11 	bl	8014bec <malloc>
 8014fca:	6270      	str	r0, [r6, #36]	; 0x24
 8014fcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014fd0:	6004      	str	r4, [r0, #0]
 8014fd2:	60c4      	str	r4, [r0, #12]
 8014fd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014fd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014fdc:	b94c      	cbnz	r4, 8014ff2 <__pow5mult+0x56>
 8014fde:	f240 2171 	movw	r1, #625	; 0x271
 8014fe2:	4630      	mov	r0, r6
 8014fe4:	f7ff ff3c 	bl	8014e60 <__i2b>
 8014fe8:	2300      	movs	r3, #0
 8014fea:	4604      	mov	r4, r0
 8014fec:	f8c8 0008 	str.w	r0, [r8, #8]
 8014ff0:	6003      	str	r3, [r0, #0]
 8014ff2:	f04f 0800 	mov.w	r8, #0
 8014ff6:	07eb      	lsls	r3, r5, #31
 8014ff8:	d50a      	bpl.n	8015010 <__pow5mult+0x74>
 8014ffa:	4639      	mov	r1, r7
 8014ffc:	4622      	mov	r2, r4
 8014ffe:	4630      	mov	r0, r6
 8015000:	f7ff ff37 	bl	8014e72 <__multiply>
 8015004:	4681      	mov	r9, r0
 8015006:	4639      	mov	r1, r7
 8015008:	4630      	mov	r0, r6
 801500a:	f7ff fe4b 	bl	8014ca4 <_Bfree>
 801500e:	464f      	mov	r7, r9
 8015010:	106d      	asrs	r5, r5, #1
 8015012:	d00b      	beq.n	801502c <__pow5mult+0x90>
 8015014:	6820      	ldr	r0, [r4, #0]
 8015016:	b938      	cbnz	r0, 8015028 <__pow5mult+0x8c>
 8015018:	4622      	mov	r2, r4
 801501a:	4621      	mov	r1, r4
 801501c:	4630      	mov	r0, r6
 801501e:	f7ff ff28 	bl	8014e72 <__multiply>
 8015022:	6020      	str	r0, [r4, #0]
 8015024:	f8c0 8000 	str.w	r8, [r0]
 8015028:	4604      	mov	r4, r0
 801502a:	e7e4      	b.n	8014ff6 <__pow5mult+0x5a>
 801502c:	4638      	mov	r0, r7
 801502e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015032:	bf00      	nop
 8015034:	08019cf0 	.word	0x08019cf0

08015038 <__lshift>:
 8015038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801503c:	460c      	mov	r4, r1
 801503e:	4607      	mov	r7, r0
 8015040:	4616      	mov	r6, r2
 8015042:	6923      	ldr	r3, [r4, #16]
 8015044:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015048:	eb0a 0903 	add.w	r9, sl, r3
 801504c:	6849      	ldr	r1, [r1, #4]
 801504e:	68a3      	ldr	r3, [r4, #8]
 8015050:	f109 0501 	add.w	r5, r9, #1
 8015054:	42ab      	cmp	r3, r5
 8015056:	db32      	blt.n	80150be <__lshift+0x86>
 8015058:	4638      	mov	r0, r7
 801505a:	f7ff fdef 	bl	8014c3c <_Balloc>
 801505e:	2300      	movs	r3, #0
 8015060:	4680      	mov	r8, r0
 8015062:	461a      	mov	r2, r3
 8015064:	f100 0114 	add.w	r1, r0, #20
 8015068:	4553      	cmp	r3, sl
 801506a:	db2b      	blt.n	80150c4 <__lshift+0x8c>
 801506c:	6920      	ldr	r0, [r4, #16]
 801506e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015072:	f104 0314 	add.w	r3, r4, #20
 8015076:	f016 021f 	ands.w	r2, r6, #31
 801507a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801507e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015082:	d025      	beq.n	80150d0 <__lshift+0x98>
 8015084:	2000      	movs	r0, #0
 8015086:	f1c2 0e20 	rsb	lr, r2, #32
 801508a:	468a      	mov	sl, r1
 801508c:	681e      	ldr	r6, [r3, #0]
 801508e:	4096      	lsls	r6, r2
 8015090:	4330      	orrs	r0, r6
 8015092:	f84a 0b04 	str.w	r0, [sl], #4
 8015096:	f853 0b04 	ldr.w	r0, [r3], #4
 801509a:	459c      	cmp	ip, r3
 801509c:	fa20 f00e 	lsr.w	r0, r0, lr
 80150a0:	d814      	bhi.n	80150cc <__lshift+0x94>
 80150a2:	6048      	str	r0, [r1, #4]
 80150a4:	b108      	cbz	r0, 80150aa <__lshift+0x72>
 80150a6:	f109 0502 	add.w	r5, r9, #2
 80150aa:	3d01      	subs	r5, #1
 80150ac:	4638      	mov	r0, r7
 80150ae:	f8c8 5010 	str.w	r5, [r8, #16]
 80150b2:	4621      	mov	r1, r4
 80150b4:	f7ff fdf6 	bl	8014ca4 <_Bfree>
 80150b8:	4640      	mov	r0, r8
 80150ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150be:	3101      	adds	r1, #1
 80150c0:	005b      	lsls	r3, r3, #1
 80150c2:	e7c7      	b.n	8015054 <__lshift+0x1c>
 80150c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80150c8:	3301      	adds	r3, #1
 80150ca:	e7cd      	b.n	8015068 <__lshift+0x30>
 80150cc:	4651      	mov	r1, sl
 80150ce:	e7dc      	b.n	801508a <__lshift+0x52>
 80150d0:	3904      	subs	r1, #4
 80150d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80150d6:	459c      	cmp	ip, r3
 80150d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80150dc:	d8f9      	bhi.n	80150d2 <__lshift+0x9a>
 80150de:	e7e4      	b.n	80150aa <__lshift+0x72>

080150e0 <__mcmp>:
 80150e0:	6903      	ldr	r3, [r0, #16]
 80150e2:	690a      	ldr	r2, [r1, #16]
 80150e4:	b530      	push	{r4, r5, lr}
 80150e6:	1a9b      	subs	r3, r3, r2
 80150e8:	d10c      	bne.n	8015104 <__mcmp+0x24>
 80150ea:	0092      	lsls	r2, r2, #2
 80150ec:	3014      	adds	r0, #20
 80150ee:	3114      	adds	r1, #20
 80150f0:	1884      	adds	r4, r0, r2
 80150f2:	4411      	add	r1, r2
 80150f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80150f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80150fc:	4295      	cmp	r5, r2
 80150fe:	d003      	beq.n	8015108 <__mcmp+0x28>
 8015100:	d305      	bcc.n	801510e <__mcmp+0x2e>
 8015102:	2301      	movs	r3, #1
 8015104:	4618      	mov	r0, r3
 8015106:	bd30      	pop	{r4, r5, pc}
 8015108:	42a0      	cmp	r0, r4
 801510a:	d3f3      	bcc.n	80150f4 <__mcmp+0x14>
 801510c:	e7fa      	b.n	8015104 <__mcmp+0x24>
 801510e:	f04f 33ff 	mov.w	r3, #4294967295
 8015112:	e7f7      	b.n	8015104 <__mcmp+0x24>

08015114 <__mdiff>:
 8015114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015118:	460d      	mov	r5, r1
 801511a:	4607      	mov	r7, r0
 801511c:	4611      	mov	r1, r2
 801511e:	4628      	mov	r0, r5
 8015120:	4614      	mov	r4, r2
 8015122:	f7ff ffdd 	bl	80150e0 <__mcmp>
 8015126:	1e06      	subs	r6, r0, #0
 8015128:	d108      	bne.n	801513c <__mdiff+0x28>
 801512a:	4631      	mov	r1, r6
 801512c:	4638      	mov	r0, r7
 801512e:	f7ff fd85 	bl	8014c3c <_Balloc>
 8015132:	2301      	movs	r3, #1
 8015134:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801513c:	bfa4      	itt	ge
 801513e:	4623      	movge	r3, r4
 8015140:	462c      	movge	r4, r5
 8015142:	4638      	mov	r0, r7
 8015144:	6861      	ldr	r1, [r4, #4]
 8015146:	bfa6      	itte	ge
 8015148:	461d      	movge	r5, r3
 801514a:	2600      	movge	r6, #0
 801514c:	2601      	movlt	r6, #1
 801514e:	f7ff fd75 	bl	8014c3c <_Balloc>
 8015152:	f04f 0e00 	mov.w	lr, #0
 8015156:	60c6      	str	r6, [r0, #12]
 8015158:	692b      	ldr	r3, [r5, #16]
 801515a:	6926      	ldr	r6, [r4, #16]
 801515c:	f104 0214 	add.w	r2, r4, #20
 8015160:	f105 0914 	add.w	r9, r5, #20
 8015164:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015168:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801516c:	f100 0114 	add.w	r1, r0, #20
 8015170:	f852 ab04 	ldr.w	sl, [r2], #4
 8015174:	f859 5b04 	ldr.w	r5, [r9], #4
 8015178:	fa1f f38a 	uxth.w	r3, sl
 801517c:	4473      	add	r3, lr
 801517e:	b2ac      	uxth	r4, r5
 8015180:	1b1b      	subs	r3, r3, r4
 8015182:	0c2c      	lsrs	r4, r5, #16
 8015184:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8015188:	eb04 4423 	add.w	r4, r4, r3, asr #16
 801518c:	b29b      	uxth	r3, r3
 801518e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8015192:	45c8      	cmp	r8, r9
 8015194:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8015198:	4694      	mov	ip, r2
 801519a:	f841 4b04 	str.w	r4, [r1], #4
 801519e:	d8e7      	bhi.n	8015170 <__mdiff+0x5c>
 80151a0:	45bc      	cmp	ip, r7
 80151a2:	d304      	bcc.n	80151ae <__mdiff+0x9a>
 80151a4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80151a8:	b183      	cbz	r3, 80151cc <__mdiff+0xb8>
 80151aa:	6106      	str	r6, [r0, #16]
 80151ac:	e7c4      	b.n	8015138 <__mdiff+0x24>
 80151ae:	f85c 4b04 	ldr.w	r4, [ip], #4
 80151b2:	b2a2      	uxth	r2, r4
 80151b4:	4472      	add	r2, lr
 80151b6:	1413      	asrs	r3, r2, #16
 80151b8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80151bc:	b292      	uxth	r2, r2
 80151be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80151c2:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80151c6:	f841 2b04 	str.w	r2, [r1], #4
 80151ca:	e7e9      	b.n	80151a0 <__mdiff+0x8c>
 80151cc:	3e01      	subs	r6, #1
 80151ce:	e7e9      	b.n	80151a4 <__mdiff+0x90>

080151d0 <__ulp>:
 80151d0:	4b10      	ldr	r3, [pc, #64]	; (8015214 <__ulp+0x44>)
 80151d2:	400b      	ands	r3, r1
 80151d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80151d8:	2b00      	cmp	r3, #0
 80151da:	dd02      	ble.n	80151e2 <__ulp+0x12>
 80151dc:	2000      	movs	r0, #0
 80151de:	4619      	mov	r1, r3
 80151e0:	4770      	bx	lr
 80151e2:	425b      	negs	r3, r3
 80151e4:	151b      	asrs	r3, r3, #20
 80151e6:	2b13      	cmp	r3, #19
 80151e8:	f04f 0000 	mov.w	r0, #0
 80151ec:	f04f 0100 	mov.w	r1, #0
 80151f0:	dc04      	bgt.n	80151fc <__ulp+0x2c>
 80151f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80151f6:	fa42 f103 	asr.w	r1, r2, r3
 80151fa:	4770      	bx	lr
 80151fc:	2201      	movs	r2, #1
 80151fe:	3b14      	subs	r3, #20
 8015200:	2b1e      	cmp	r3, #30
 8015202:	bfce      	itee	gt
 8015204:	4613      	movgt	r3, r2
 8015206:	f1c3 031f 	rsble	r3, r3, #31
 801520a:	fa02 f303 	lslle.w	r3, r2, r3
 801520e:	4618      	mov	r0, r3
 8015210:	4770      	bx	lr
 8015212:	bf00      	nop
 8015214:	7ff00000 	.word	0x7ff00000

08015218 <__b2d>:
 8015218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801521c:	6907      	ldr	r7, [r0, #16]
 801521e:	f100 0914 	add.w	r9, r0, #20
 8015222:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8015226:	f857 6c04 	ldr.w	r6, [r7, #-4]
 801522a:	f1a7 0804 	sub.w	r8, r7, #4
 801522e:	4630      	mov	r0, r6
 8015230:	f7ff fdc8 	bl	8014dc4 <__hi0bits>
 8015234:	f1c0 0320 	rsb	r3, r0, #32
 8015238:	280a      	cmp	r0, #10
 801523a:	600b      	str	r3, [r1, #0]
 801523c:	491e      	ldr	r1, [pc, #120]	; (80152b8 <__b2d+0xa0>)
 801523e:	dc17      	bgt.n	8015270 <__b2d+0x58>
 8015240:	45c1      	cmp	r9, r8
 8015242:	bf28      	it	cs
 8015244:	2200      	movcs	r2, #0
 8015246:	f1c0 0c0b 	rsb	ip, r0, #11
 801524a:	fa26 f30c 	lsr.w	r3, r6, ip
 801524e:	bf38      	it	cc
 8015250:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8015254:	ea43 0501 	orr.w	r5, r3, r1
 8015258:	f100 0315 	add.w	r3, r0, #21
 801525c:	fa06 f303 	lsl.w	r3, r6, r3
 8015260:	fa22 f20c 	lsr.w	r2, r2, ip
 8015264:	ea43 0402 	orr.w	r4, r3, r2
 8015268:	4620      	mov	r0, r4
 801526a:	4629      	mov	r1, r5
 801526c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015270:	45c1      	cmp	r9, r8
 8015272:	bf3a      	itte	cc
 8015274:	f1a7 0808 	subcc.w	r8, r7, #8
 8015278:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 801527c:	2200      	movcs	r2, #0
 801527e:	f1b0 030b 	subs.w	r3, r0, #11
 8015282:	d015      	beq.n	80152b0 <__b2d+0x98>
 8015284:	409e      	lsls	r6, r3
 8015286:	f1c3 0720 	rsb	r7, r3, #32
 801528a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 801528e:	fa22 f107 	lsr.w	r1, r2, r7
 8015292:	45c8      	cmp	r8, r9
 8015294:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8015298:	ea46 0501 	orr.w	r5, r6, r1
 801529c:	bf94      	ite	ls
 801529e:	2100      	movls	r1, #0
 80152a0:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80152a4:	fa02 f003 	lsl.w	r0, r2, r3
 80152a8:	40f9      	lsrs	r1, r7
 80152aa:	ea40 0401 	orr.w	r4, r0, r1
 80152ae:	e7db      	b.n	8015268 <__b2d+0x50>
 80152b0:	ea46 0501 	orr.w	r5, r6, r1
 80152b4:	4614      	mov	r4, r2
 80152b6:	e7d7      	b.n	8015268 <__b2d+0x50>
 80152b8:	3ff00000 	.word	0x3ff00000

080152bc <__d2b>:
 80152bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80152c0:	461c      	mov	r4, r3
 80152c2:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80152c6:	2101      	movs	r1, #1
 80152c8:	4690      	mov	r8, r2
 80152ca:	f7ff fcb7 	bl	8014c3c <_Balloc>
 80152ce:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80152d2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80152d6:	4607      	mov	r7, r0
 80152d8:	bb34      	cbnz	r4, 8015328 <__d2b+0x6c>
 80152da:	9201      	str	r2, [sp, #4]
 80152dc:	f1b8 0200 	subs.w	r2, r8, #0
 80152e0:	d027      	beq.n	8015332 <__d2b+0x76>
 80152e2:	a802      	add	r0, sp, #8
 80152e4:	f840 2d08 	str.w	r2, [r0, #-8]!
 80152e8:	f7ff fd8b 	bl	8014e02 <__lo0bits>
 80152ec:	9900      	ldr	r1, [sp, #0]
 80152ee:	b1f0      	cbz	r0, 801532e <__d2b+0x72>
 80152f0:	9a01      	ldr	r2, [sp, #4]
 80152f2:	f1c0 0320 	rsb	r3, r0, #32
 80152f6:	fa02 f303 	lsl.w	r3, r2, r3
 80152fa:	430b      	orrs	r3, r1
 80152fc:	40c2      	lsrs	r2, r0
 80152fe:	617b      	str	r3, [r7, #20]
 8015300:	9201      	str	r2, [sp, #4]
 8015302:	9b01      	ldr	r3, [sp, #4]
 8015304:	2b00      	cmp	r3, #0
 8015306:	bf14      	ite	ne
 8015308:	2102      	movne	r1, #2
 801530a:	2101      	moveq	r1, #1
 801530c:	61bb      	str	r3, [r7, #24]
 801530e:	6139      	str	r1, [r7, #16]
 8015310:	b1c4      	cbz	r4, 8015344 <__d2b+0x88>
 8015312:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015316:	4404      	add	r4, r0
 8015318:	6034      	str	r4, [r6, #0]
 801531a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801531e:	6028      	str	r0, [r5, #0]
 8015320:	4638      	mov	r0, r7
 8015322:	b002      	add	sp, #8
 8015324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015328:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801532c:	e7d5      	b.n	80152da <__d2b+0x1e>
 801532e:	6179      	str	r1, [r7, #20]
 8015330:	e7e7      	b.n	8015302 <__d2b+0x46>
 8015332:	a801      	add	r0, sp, #4
 8015334:	f7ff fd65 	bl	8014e02 <__lo0bits>
 8015338:	2101      	movs	r1, #1
 801533a:	9b01      	ldr	r3, [sp, #4]
 801533c:	6139      	str	r1, [r7, #16]
 801533e:	617b      	str	r3, [r7, #20]
 8015340:	3020      	adds	r0, #32
 8015342:	e7e5      	b.n	8015310 <__d2b+0x54>
 8015344:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015348:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801534c:	6030      	str	r0, [r6, #0]
 801534e:	6918      	ldr	r0, [r3, #16]
 8015350:	f7ff fd38 	bl	8014dc4 <__hi0bits>
 8015354:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015358:	e7e1      	b.n	801531e <__d2b+0x62>

0801535a <__ratio>:
 801535a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801535e:	4688      	mov	r8, r1
 8015360:	4669      	mov	r1, sp
 8015362:	4681      	mov	r9, r0
 8015364:	f7ff ff58 	bl	8015218 <__b2d>
 8015368:	468b      	mov	fp, r1
 801536a:	4606      	mov	r6, r0
 801536c:	460f      	mov	r7, r1
 801536e:	4640      	mov	r0, r8
 8015370:	a901      	add	r1, sp, #4
 8015372:	f7ff ff51 	bl	8015218 <__b2d>
 8015376:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801537a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801537e:	460d      	mov	r5, r1
 8015380:	eba3 0c02 	sub.w	ip, r3, r2
 8015384:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015388:	1a9b      	subs	r3, r3, r2
 801538a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801538e:	2b00      	cmp	r3, #0
 8015390:	bfd5      	itete	le
 8015392:	460a      	movle	r2, r1
 8015394:	463a      	movgt	r2, r7
 8015396:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801539a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801539e:	bfd8      	it	le
 80153a0:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 80153a4:	462b      	mov	r3, r5
 80153a6:	4602      	mov	r2, r0
 80153a8:	4659      	mov	r1, fp
 80153aa:	4630      	mov	r0, r6
 80153ac:	f7eb f9d6 	bl	800075c <__aeabi_ddiv>
 80153b0:	b003      	add	sp, #12
 80153b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080153b6 <__copybits>:
 80153b6:	3901      	subs	r1, #1
 80153b8:	b510      	push	{r4, lr}
 80153ba:	1149      	asrs	r1, r1, #5
 80153bc:	6914      	ldr	r4, [r2, #16]
 80153be:	3101      	adds	r1, #1
 80153c0:	f102 0314 	add.w	r3, r2, #20
 80153c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80153c8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80153cc:	42a3      	cmp	r3, r4
 80153ce:	4602      	mov	r2, r0
 80153d0:	d303      	bcc.n	80153da <__copybits+0x24>
 80153d2:	2300      	movs	r3, #0
 80153d4:	428a      	cmp	r2, r1
 80153d6:	d305      	bcc.n	80153e4 <__copybits+0x2e>
 80153d8:	bd10      	pop	{r4, pc}
 80153da:	f853 2b04 	ldr.w	r2, [r3], #4
 80153de:	f840 2b04 	str.w	r2, [r0], #4
 80153e2:	e7f3      	b.n	80153cc <__copybits+0x16>
 80153e4:	f842 3b04 	str.w	r3, [r2], #4
 80153e8:	e7f4      	b.n	80153d4 <__copybits+0x1e>

080153ea <__any_on>:
 80153ea:	f100 0214 	add.w	r2, r0, #20
 80153ee:	6900      	ldr	r0, [r0, #16]
 80153f0:	114b      	asrs	r3, r1, #5
 80153f2:	4298      	cmp	r0, r3
 80153f4:	b510      	push	{r4, lr}
 80153f6:	db11      	blt.n	801541c <__any_on+0x32>
 80153f8:	dd0a      	ble.n	8015410 <__any_on+0x26>
 80153fa:	f011 011f 	ands.w	r1, r1, #31
 80153fe:	d007      	beq.n	8015410 <__any_on+0x26>
 8015400:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015404:	fa24 f001 	lsr.w	r0, r4, r1
 8015408:	fa00 f101 	lsl.w	r1, r0, r1
 801540c:	428c      	cmp	r4, r1
 801540e:	d10b      	bne.n	8015428 <__any_on+0x3e>
 8015410:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015414:	4293      	cmp	r3, r2
 8015416:	d803      	bhi.n	8015420 <__any_on+0x36>
 8015418:	2000      	movs	r0, #0
 801541a:	bd10      	pop	{r4, pc}
 801541c:	4603      	mov	r3, r0
 801541e:	e7f7      	b.n	8015410 <__any_on+0x26>
 8015420:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015424:	2900      	cmp	r1, #0
 8015426:	d0f5      	beq.n	8015414 <__any_on+0x2a>
 8015428:	2001      	movs	r0, #1
 801542a:	e7f6      	b.n	801541a <__any_on+0x30>

0801542c <_calloc_r>:
 801542c:	b538      	push	{r3, r4, r5, lr}
 801542e:	fb02 f401 	mul.w	r4, r2, r1
 8015432:	4621      	mov	r1, r4
 8015434:	f000 f854 	bl	80154e0 <_malloc_r>
 8015438:	4605      	mov	r5, r0
 801543a:	b118      	cbz	r0, 8015444 <_calloc_r+0x18>
 801543c:	4622      	mov	r2, r4
 801543e:	2100      	movs	r1, #0
 8015440:	f7fc fa1f 	bl	8011882 <memset>
 8015444:	4628      	mov	r0, r5
 8015446:	bd38      	pop	{r3, r4, r5, pc}

08015448 <_free_r>:
 8015448:	b538      	push	{r3, r4, r5, lr}
 801544a:	4605      	mov	r5, r0
 801544c:	2900      	cmp	r1, #0
 801544e:	d043      	beq.n	80154d8 <_free_r+0x90>
 8015450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015454:	1f0c      	subs	r4, r1, #4
 8015456:	2b00      	cmp	r3, #0
 8015458:	bfb8      	it	lt
 801545a:	18e4      	addlt	r4, r4, r3
 801545c:	f000 fc0b 	bl	8015c76 <__malloc_lock>
 8015460:	4a1e      	ldr	r2, [pc, #120]	; (80154dc <_free_r+0x94>)
 8015462:	6813      	ldr	r3, [r2, #0]
 8015464:	4610      	mov	r0, r2
 8015466:	b933      	cbnz	r3, 8015476 <_free_r+0x2e>
 8015468:	6063      	str	r3, [r4, #4]
 801546a:	6014      	str	r4, [r2, #0]
 801546c:	4628      	mov	r0, r5
 801546e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015472:	f000 bc01 	b.w	8015c78 <__malloc_unlock>
 8015476:	42a3      	cmp	r3, r4
 8015478:	d90b      	bls.n	8015492 <_free_r+0x4a>
 801547a:	6821      	ldr	r1, [r4, #0]
 801547c:	1862      	adds	r2, r4, r1
 801547e:	4293      	cmp	r3, r2
 8015480:	bf01      	itttt	eq
 8015482:	681a      	ldreq	r2, [r3, #0]
 8015484:	685b      	ldreq	r3, [r3, #4]
 8015486:	1852      	addeq	r2, r2, r1
 8015488:	6022      	streq	r2, [r4, #0]
 801548a:	6063      	str	r3, [r4, #4]
 801548c:	6004      	str	r4, [r0, #0]
 801548e:	e7ed      	b.n	801546c <_free_r+0x24>
 8015490:	4613      	mov	r3, r2
 8015492:	685a      	ldr	r2, [r3, #4]
 8015494:	b10a      	cbz	r2, 801549a <_free_r+0x52>
 8015496:	42a2      	cmp	r2, r4
 8015498:	d9fa      	bls.n	8015490 <_free_r+0x48>
 801549a:	6819      	ldr	r1, [r3, #0]
 801549c:	1858      	adds	r0, r3, r1
 801549e:	42a0      	cmp	r0, r4
 80154a0:	d10b      	bne.n	80154ba <_free_r+0x72>
 80154a2:	6820      	ldr	r0, [r4, #0]
 80154a4:	4401      	add	r1, r0
 80154a6:	1858      	adds	r0, r3, r1
 80154a8:	4282      	cmp	r2, r0
 80154aa:	6019      	str	r1, [r3, #0]
 80154ac:	d1de      	bne.n	801546c <_free_r+0x24>
 80154ae:	6810      	ldr	r0, [r2, #0]
 80154b0:	6852      	ldr	r2, [r2, #4]
 80154b2:	4401      	add	r1, r0
 80154b4:	6019      	str	r1, [r3, #0]
 80154b6:	605a      	str	r2, [r3, #4]
 80154b8:	e7d8      	b.n	801546c <_free_r+0x24>
 80154ba:	d902      	bls.n	80154c2 <_free_r+0x7a>
 80154bc:	230c      	movs	r3, #12
 80154be:	602b      	str	r3, [r5, #0]
 80154c0:	e7d4      	b.n	801546c <_free_r+0x24>
 80154c2:	6820      	ldr	r0, [r4, #0]
 80154c4:	1821      	adds	r1, r4, r0
 80154c6:	428a      	cmp	r2, r1
 80154c8:	bf01      	itttt	eq
 80154ca:	6811      	ldreq	r1, [r2, #0]
 80154cc:	6852      	ldreq	r2, [r2, #4]
 80154ce:	1809      	addeq	r1, r1, r0
 80154d0:	6021      	streq	r1, [r4, #0]
 80154d2:	6062      	str	r2, [r4, #4]
 80154d4:	605c      	str	r4, [r3, #4]
 80154d6:	e7c9      	b.n	801546c <_free_r+0x24>
 80154d8:	bd38      	pop	{r3, r4, r5, pc}
 80154da:	bf00      	nop
 80154dc:	200039e0 	.word	0x200039e0

080154e0 <_malloc_r>:
 80154e0:	b570      	push	{r4, r5, r6, lr}
 80154e2:	1ccd      	adds	r5, r1, #3
 80154e4:	f025 0503 	bic.w	r5, r5, #3
 80154e8:	3508      	adds	r5, #8
 80154ea:	2d0c      	cmp	r5, #12
 80154ec:	bf38      	it	cc
 80154ee:	250c      	movcc	r5, #12
 80154f0:	2d00      	cmp	r5, #0
 80154f2:	4606      	mov	r6, r0
 80154f4:	db01      	blt.n	80154fa <_malloc_r+0x1a>
 80154f6:	42a9      	cmp	r1, r5
 80154f8:	d903      	bls.n	8015502 <_malloc_r+0x22>
 80154fa:	230c      	movs	r3, #12
 80154fc:	6033      	str	r3, [r6, #0]
 80154fe:	2000      	movs	r0, #0
 8015500:	bd70      	pop	{r4, r5, r6, pc}
 8015502:	f000 fbb8 	bl	8015c76 <__malloc_lock>
 8015506:	4a21      	ldr	r2, [pc, #132]	; (801558c <_malloc_r+0xac>)
 8015508:	6814      	ldr	r4, [r2, #0]
 801550a:	4621      	mov	r1, r4
 801550c:	b991      	cbnz	r1, 8015534 <_malloc_r+0x54>
 801550e:	4c20      	ldr	r4, [pc, #128]	; (8015590 <_malloc_r+0xb0>)
 8015510:	6823      	ldr	r3, [r4, #0]
 8015512:	b91b      	cbnz	r3, 801551c <_malloc_r+0x3c>
 8015514:	4630      	mov	r0, r6
 8015516:	f000 facd 	bl	8015ab4 <_sbrk_r>
 801551a:	6020      	str	r0, [r4, #0]
 801551c:	4629      	mov	r1, r5
 801551e:	4630      	mov	r0, r6
 8015520:	f000 fac8 	bl	8015ab4 <_sbrk_r>
 8015524:	1c43      	adds	r3, r0, #1
 8015526:	d124      	bne.n	8015572 <_malloc_r+0x92>
 8015528:	230c      	movs	r3, #12
 801552a:	4630      	mov	r0, r6
 801552c:	6033      	str	r3, [r6, #0]
 801552e:	f000 fba3 	bl	8015c78 <__malloc_unlock>
 8015532:	e7e4      	b.n	80154fe <_malloc_r+0x1e>
 8015534:	680b      	ldr	r3, [r1, #0]
 8015536:	1b5b      	subs	r3, r3, r5
 8015538:	d418      	bmi.n	801556c <_malloc_r+0x8c>
 801553a:	2b0b      	cmp	r3, #11
 801553c:	d90f      	bls.n	801555e <_malloc_r+0x7e>
 801553e:	600b      	str	r3, [r1, #0]
 8015540:	18cc      	adds	r4, r1, r3
 8015542:	50cd      	str	r5, [r1, r3]
 8015544:	4630      	mov	r0, r6
 8015546:	f000 fb97 	bl	8015c78 <__malloc_unlock>
 801554a:	f104 000b 	add.w	r0, r4, #11
 801554e:	1d23      	adds	r3, r4, #4
 8015550:	f020 0007 	bic.w	r0, r0, #7
 8015554:	1ac3      	subs	r3, r0, r3
 8015556:	d0d3      	beq.n	8015500 <_malloc_r+0x20>
 8015558:	425a      	negs	r2, r3
 801555a:	50e2      	str	r2, [r4, r3]
 801555c:	e7d0      	b.n	8015500 <_malloc_r+0x20>
 801555e:	684b      	ldr	r3, [r1, #4]
 8015560:	428c      	cmp	r4, r1
 8015562:	bf16      	itet	ne
 8015564:	6063      	strne	r3, [r4, #4]
 8015566:	6013      	streq	r3, [r2, #0]
 8015568:	460c      	movne	r4, r1
 801556a:	e7eb      	b.n	8015544 <_malloc_r+0x64>
 801556c:	460c      	mov	r4, r1
 801556e:	6849      	ldr	r1, [r1, #4]
 8015570:	e7cc      	b.n	801550c <_malloc_r+0x2c>
 8015572:	1cc4      	adds	r4, r0, #3
 8015574:	f024 0403 	bic.w	r4, r4, #3
 8015578:	42a0      	cmp	r0, r4
 801557a:	d005      	beq.n	8015588 <_malloc_r+0xa8>
 801557c:	1a21      	subs	r1, r4, r0
 801557e:	4630      	mov	r0, r6
 8015580:	f000 fa98 	bl	8015ab4 <_sbrk_r>
 8015584:	3001      	adds	r0, #1
 8015586:	d0cf      	beq.n	8015528 <_malloc_r+0x48>
 8015588:	6025      	str	r5, [r4, #0]
 801558a:	e7db      	b.n	8015544 <_malloc_r+0x64>
 801558c:	200039e0 	.word	0x200039e0
 8015590:	200039e4 	.word	0x200039e4

08015594 <__ssputs_r>:
 8015594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015598:	688e      	ldr	r6, [r1, #8]
 801559a:	4682      	mov	sl, r0
 801559c:	429e      	cmp	r6, r3
 801559e:	460c      	mov	r4, r1
 80155a0:	4690      	mov	r8, r2
 80155a2:	4699      	mov	r9, r3
 80155a4:	d837      	bhi.n	8015616 <__ssputs_r+0x82>
 80155a6:	898a      	ldrh	r2, [r1, #12]
 80155a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80155ac:	d031      	beq.n	8015612 <__ssputs_r+0x7e>
 80155ae:	2302      	movs	r3, #2
 80155b0:	6825      	ldr	r5, [r4, #0]
 80155b2:	6909      	ldr	r1, [r1, #16]
 80155b4:	1a6f      	subs	r7, r5, r1
 80155b6:	6965      	ldr	r5, [r4, #20]
 80155b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80155bc:	fb95 f5f3 	sdiv	r5, r5, r3
 80155c0:	f109 0301 	add.w	r3, r9, #1
 80155c4:	443b      	add	r3, r7
 80155c6:	429d      	cmp	r5, r3
 80155c8:	bf38      	it	cc
 80155ca:	461d      	movcc	r5, r3
 80155cc:	0553      	lsls	r3, r2, #21
 80155ce:	d530      	bpl.n	8015632 <__ssputs_r+0x9e>
 80155d0:	4629      	mov	r1, r5
 80155d2:	f7ff ff85 	bl	80154e0 <_malloc_r>
 80155d6:	4606      	mov	r6, r0
 80155d8:	b950      	cbnz	r0, 80155f0 <__ssputs_r+0x5c>
 80155da:	230c      	movs	r3, #12
 80155dc:	f04f 30ff 	mov.w	r0, #4294967295
 80155e0:	f8ca 3000 	str.w	r3, [sl]
 80155e4:	89a3      	ldrh	r3, [r4, #12]
 80155e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80155ea:	81a3      	strh	r3, [r4, #12]
 80155ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80155f0:	463a      	mov	r2, r7
 80155f2:	6921      	ldr	r1, [r4, #16]
 80155f4:	f7fc f93a 	bl	801186c <memcpy>
 80155f8:	89a3      	ldrh	r3, [r4, #12]
 80155fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80155fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015602:	81a3      	strh	r3, [r4, #12]
 8015604:	6126      	str	r6, [r4, #16]
 8015606:	443e      	add	r6, r7
 8015608:	6026      	str	r6, [r4, #0]
 801560a:	464e      	mov	r6, r9
 801560c:	6165      	str	r5, [r4, #20]
 801560e:	1bed      	subs	r5, r5, r7
 8015610:	60a5      	str	r5, [r4, #8]
 8015612:	454e      	cmp	r6, r9
 8015614:	d900      	bls.n	8015618 <__ssputs_r+0x84>
 8015616:	464e      	mov	r6, r9
 8015618:	4632      	mov	r2, r6
 801561a:	4641      	mov	r1, r8
 801561c:	6820      	ldr	r0, [r4, #0]
 801561e:	f000 fb11 	bl	8015c44 <memmove>
 8015622:	68a3      	ldr	r3, [r4, #8]
 8015624:	2000      	movs	r0, #0
 8015626:	1b9b      	subs	r3, r3, r6
 8015628:	60a3      	str	r3, [r4, #8]
 801562a:	6823      	ldr	r3, [r4, #0]
 801562c:	441e      	add	r6, r3
 801562e:	6026      	str	r6, [r4, #0]
 8015630:	e7dc      	b.n	80155ec <__ssputs_r+0x58>
 8015632:	462a      	mov	r2, r5
 8015634:	f000 fb21 	bl	8015c7a <_realloc_r>
 8015638:	4606      	mov	r6, r0
 801563a:	2800      	cmp	r0, #0
 801563c:	d1e2      	bne.n	8015604 <__ssputs_r+0x70>
 801563e:	6921      	ldr	r1, [r4, #16]
 8015640:	4650      	mov	r0, sl
 8015642:	f7ff ff01 	bl	8015448 <_free_r>
 8015646:	e7c8      	b.n	80155da <__ssputs_r+0x46>

08015648 <_svfiprintf_r>:
 8015648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801564c:	461d      	mov	r5, r3
 801564e:	898b      	ldrh	r3, [r1, #12]
 8015650:	b09d      	sub	sp, #116	; 0x74
 8015652:	061f      	lsls	r7, r3, #24
 8015654:	4680      	mov	r8, r0
 8015656:	460c      	mov	r4, r1
 8015658:	4616      	mov	r6, r2
 801565a:	d50f      	bpl.n	801567c <_svfiprintf_r+0x34>
 801565c:	690b      	ldr	r3, [r1, #16]
 801565e:	b96b      	cbnz	r3, 801567c <_svfiprintf_r+0x34>
 8015660:	2140      	movs	r1, #64	; 0x40
 8015662:	f7ff ff3d 	bl	80154e0 <_malloc_r>
 8015666:	6020      	str	r0, [r4, #0]
 8015668:	6120      	str	r0, [r4, #16]
 801566a:	b928      	cbnz	r0, 8015678 <_svfiprintf_r+0x30>
 801566c:	230c      	movs	r3, #12
 801566e:	f8c8 3000 	str.w	r3, [r8]
 8015672:	f04f 30ff 	mov.w	r0, #4294967295
 8015676:	e0c8      	b.n	801580a <_svfiprintf_r+0x1c2>
 8015678:	2340      	movs	r3, #64	; 0x40
 801567a:	6163      	str	r3, [r4, #20]
 801567c:	2300      	movs	r3, #0
 801567e:	9309      	str	r3, [sp, #36]	; 0x24
 8015680:	2320      	movs	r3, #32
 8015682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015686:	2330      	movs	r3, #48	; 0x30
 8015688:	f04f 0b01 	mov.w	fp, #1
 801568c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015690:	9503      	str	r5, [sp, #12]
 8015692:	4637      	mov	r7, r6
 8015694:	463d      	mov	r5, r7
 8015696:	f815 3b01 	ldrb.w	r3, [r5], #1
 801569a:	b10b      	cbz	r3, 80156a0 <_svfiprintf_r+0x58>
 801569c:	2b25      	cmp	r3, #37	; 0x25
 801569e:	d13e      	bne.n	801571e <_svfiprintf_r+0xd6>
 80156a0:	ebb7 0a06 	subs.w	sl, r7, r6
 80156a4:	d00b      	beq.n	80156be <_svfiprintf_r+0x76>
 80156a6:	4653      	mov	r3, sl
 80156a8:	4632      	mov	r2, r6
 80156aa:	4621      	mov	r1, r4
 80156ac:	4640      	mov	r0, r8
 80156ae:	f7ff ff71 	bl	8015594 <__ssputs_r>
 80156b2:	3001      	adds	r0, #1
 80156b4:	f000 80a4 	beq.w	8015800 <_svfiprintf_r+0x1b8>
 80156b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80156ba:	4453      	add	r3, sl
 80156bc:	9309      	str	r3, [sp, #36]	; 0x24
 80156be:	783b      	ldrb	r3, [r7, #0]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	f000 809d 	beq.w	8015800 <_svfiprintf_r+0x1b8>
 80156c6:	2300      	movs	r3, #0
 80156c8:	f04f 32ff 	mov.w	r2, #4294967295
 80156cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80156d0:	9304      	str	r3, [sp, #16]
 80156d2:	9307      	str	r3, [sp, #28]
 80156d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80156d8:	931a      	str	r3, [sp, #104]	; 0x68
 80156da:	462f      	mov	r7, r5
 80156dc:	2205      	movs	r2, #5
 80156de:	f817 1b01 	ldrb.w	r1, [r7], #1
 80156e2:	4850      	ldr	r0, [pc, #320]	; (8015824 <_svfiprintf_r+0x1dc>)
 80156e4:	f7ff fa9c 	bl	8014c20 <memchr>
 80156e8:	9b04      	ldr	r3, [sp, #16]
 80156ea:	b9d0      	cbnz	r0, 8015722 <_svfiprintf_r+0xda>
 80156ec:	06d9      	lsls	r1, r3, #27
 80156ee:	bf44      	itt	mi
 80156f0:	2220      	movmi	r2, #32
 80156f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80156f6:	071a      	lsls	r2, r3, #28
 80156f8:	bf44      	itt	mi
 80156fa:	222b      	movmi	r2, #43	; 0x2b
 80156fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015700:	782a      	ldrb	r2, [r5, #0]
 8015702:	2a2a      	cmp	r2, #42	; 0x2a
 8015704:	d015      	beq.n	8015732 <_svfiprintf_r+0xea>
 8015706:	462f      	mov	r7, r5
 8015708:	2000      	movs	r0, #0
 801570a:	250a      	movs	r5, #10
 801570c:	9a07      	ldr	r2, [sp, #28]
 801570e:	4639      	mov	r1, r7
 8015710:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015714:	3b30      	subs	r3, #48	; 0x30
 8015716:	2b09      	cmp	r3, #9
 8015718:	d94d      	bls.n	80157b6 <_svfiprintf_r+0x16e>
 801571a:	b1b8      	cbz	r0, 801574c <_svfiprintf_r+0x104>
 801571c:	e00f      	b.n	801573e <_svfiprintf_r+0xf6>
 801571e:	462f      	mov	r7, r5
 8015720:	e7b8      	b.n	8015694 <_svfiprintf_r+0x4c>
 8015722:	4a40      	ldr	r2, [pc, #256]	; (8015824 <_svfiprintf_r+0x1dc>)
 8015724:	463d      	mov	r5, r7
 8015726:	1a80      	subs	r0, r0, r2
 8015728:	fa0b f000 	lsl.w	r0, fp, r0
 801572c:	4318      	orrs	r0, r3
 801572e:	9004      	str	r0, [sp, #16]
 8015730:	e7d3      	b.n	80156da <_svfiprintf_r+0x92>
 8015732:	9a03      	ldr	r2, [sp, #12]
 8015734:	1d11      	adds	r1, r2, #4
 8015736:	6812      	ldr	r2, [r2, #0]
 8015738:	9103      	str	r1, [sp, #12]
 801573a:	2a00      	cmp	r2, #0
 801573c:	db01      	blt.n	8015742 <_svfiprintf_r+0xfa>
 801573e:	9207      	str	r2, [sp, #28]
 8015740:	e004      	b.n	801574c <_svfiprintf_r+0x104>
 8015742:	4252      	negs	r2, r2
 8015744:	f043 0302 	orr.w	r3, r3, #2
 8015748:	9207      	str	r2, [sp, #28]
 801574a:	9304      	str	r3, [sp, #16]
 801574c:	783b      	ldrb	r3, [r7, #0]
 801574e:	2b2e      	cmp	r3, #46	; 0x2e
 8015750:	d10c      	bne.n	801576c <_svfiprintf_r+0x124>
 8015752:	787b      	ldrb	r3, [r7, #1]
 8015754:	2b2a      	cmp	r3, #42	; 0x2a
 8015756:	d133      	bne.n	80157c0 <_svfiprintf_r+0x178>
 8015758:	9b03      	ldr	r3, [sp, #12]
 801575a:	3702      	adds	r7, #2
 801575c:	1d1a      	adds	r2, r3, #4
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	9203      	str	r2, [sp, #12]
 8015762:	2b00      	cmp	r3, #0
 8015764:	bfb8      	it	lt
 8015766:	f04f 33ff 	movlt.w	r3, #4294967295
 801576a:	9305      	str	r3, [sp, #20]
 801576c:	4d2e      	ldr	r5, [pc, #184]	; (8015828 <_svfiprintf_r+0x1e0>)
 801576e:	2203      	movs	r2, #3
 8015770:	7839      	ldrb	r1, [r7, #0]
 8015772:	4628      	mov	r0, r5
 8015774:	f7ff fa54 	bl	8014c20 <memchr>
 8015778:	b138      	cbz	r0, 801578a <_svfiprintf_r+0x142>
 801577a:	2340      	movs	r3, #64	; 0x40
 801577c:	1b40      	subs	r0, r0, r5
 801577e:	fa03 f000 	lsl.w	r0, r3, r0
 8015782:	9b04      	ldr	r3, [sp, #16]
 8015784:	3701      	adds	r7, #1
 8015786:	4303      	orrs	r3, r0
 8015788:	9304      	str	r3, [sp, #16]
 801578a:	7839      	ldrb	r1, [r7, #0]
 801578c:	2206      	movs	r2, #6
 801578e:	4827      	ldr	r0, [pc, #156]	; (801582c <_svfiprintf_r+0x1e4>)
 8015790:	1c7e      	adds	r6, r7, #1
 8015792:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015796:	f7ff fa43 	bl	8014c20 <memchr>
 801579a:	2800      	cmp	r0, #0
 801579c:	d038      	beq.n	8015810 <_svfiprintf_r+0x1c8>
 801579e:	4b24      	ldr	r3, [pc, #144]	; (8015830 <_svfiprintf_r+0x1e8>)
 80157a0:	bb13      	cbnz	r3, 80157e8 <_svfiprintf_r+0x1a0>
 80157a2:	9b03      	ldr	r3, [sp, #12]
 80157a4:	3307      	adds	r3, #7
 80157a6:	f023 0307 	bic.w	r3, r3, #7
 80157aa:	3308      	adds	r3, #8
 80157ac:	9303      	str	r3, [sp, #12]
 80157ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80157b0:	444b      	add	r3, r9
 80157b2:	9309      	str	r3, [sp, #36]	; 0x24
 80157b4:	e76d      	b.n	8015692 <_svfiprintf_r+0x4a>
 80157b6:	fb05 3202 	mla	r2, r5, r2, r3
 80157ba:	2001      	movs	r0, #1
 80157bc:	460f      	mov	r7, r1
 80157be:	e7a6      	b.n	801570e <_svfiprintf_r+0xc6>
 80157c0:	2300      	movs	r3, #0
 80157c2:	250a      	movs	r5, #10
 80157c4:	4619      	mov	r1, r3
 80157c6:	3701      	adds	r7, #1
 80157c8:	9305      	str	r3, [sp, #20]
 80157ca:	4638      	mov	r0, r7
 80157cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80157d0:	3a30      	subs	r2, #48	; 0x30
 80157d2:	2a09      	cmp	r2, #9
 80157d4:	d903      	bls.n	80157de <_svfiprintf_r+0x196>
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d0c8      	beq.n	801576c <_svfiprintf_r+0x124>
 80157da:	9105      	str	r1, [sp, #20]
 80157dc:	e7c6      	b.n	801576c <_svfiprintf_r+0x124>
 80157de:	fb05 2101 	mla	r1, r5, r1, r2
 80157e2:	2301      	movs	r3, #1
 80157e4:	4607      	mov	r7, r0
 80157e6:	e7f0      	b.n	80157ca <_svfiprintf_r+0x182>
 80157e8:	ab03      	add	r3, sp, #12
 80157ea:	9300      	str	r3, [sp, #0]
 80157ec:	4622      	mov	r2, r4
 80157ee:	4b11      	ldr	r3, [pc, #68]	; (8015834 <_svfiprintf_r+0x1ec>)
 80157f0:	a904      	add	r1, sp, #16
 80157f2:	4640      	mov	r0, r8
 80157f4:	f7fc f8de 	bl	80119b4 <_printf_float>
 80157f8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80157fc:	4681      	mov	r9, r0
 80157fe:	d1d6      	bne.n	80157ae <_svfiprintf_r+0x166>
 8015800:	89a3      	ldrh	r3, [r4, #12]
 8015802:	065b      	lsls	r3, r3, #25
 8015804:	f53f af35 	bmi.w	8015672 <_svfiprintf_r+0x2a>
 8015808:	9809      	ldr	r0, [sp, #36]	; 0x24
 801580a:	b01d      	add	sp, #116	; 0x74
 801580c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015810:	ab03      	add	r3, sp, #12
 8015812:	9300      	str	r3, [sp, #0]
 8015814:	4622      	mov	r2, r4
 8015816:	4b07      	ldr	r3, [pc, #28]	; (8015834 <_svfiprintf_r+0x1ec>)
 8015818:	a904      	add	r1, sp, #16
 801581a:	4640      	mov	r0, r8
 801581c:	f7fc fb76 	bl	8011f0c <_printf_i>
 8015820:	e7ea      	b.n	80157f8 <_svfiprintf_r+0x1b0>
 8015822:	bf00      	nop
 8015824:	08019cfc 	.word	0x08019cfc
 8015828:	08019d02 	.word	0x08019d02
 801582c:	08019d06 	.word	0x08019d06
 8015830:	080119b5 	.word	0x080119b5
 8015834:	08015595 	.word	0x08015595

08015838 <__sfputc_r>:
 8015838:	6893      	ldr	r3, [r2, #8]
 801583a:	b410      	push	{r4}
 801583c:	3b01      	subs	r3, #1
 801583e:	2b00      	cmp	r3, #0
 8015840:	6093      	str	r3, [r2, #8]
 8015842:	da07      	bge.n	8015854 <__sfputc_r+0x1c>
 8015844:	6994      	ldr	r4, [r2, #24]
 8015846:	42a3      	cmp	r3, r4
 8015848:	db01      	blt.n	801584e <__sfputc_r+0x16>
 801584a:	290a      	cmp	r1, #10
 801584c:	d102      	bne.n	8015854 <__sfputc_r+0x1c>
 801584e:	bc10      	pop	{r4}
 8015850:	f7fd bdb0 	b.w	80133b4 <__swbuf_r>
 8015854:	6813      	ldr	r3, [r2, #0]
 8015856:	1c58      	adds	r0, r3, #1
 8015858:	6010      	str	r0, [r2, #0]
 801585a:	7019      	strb	r1, [r3, #0]
 801585c:	4608      	mov	r0, r1
 801585e:	bc10      	pop	{r4}
 8015860:	4770      	bx	lr

08015862 <__sfputs_r>:
 8015862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015864:	4606      	mov	r6, r0
 8015866:	460f      	mov	r7, r1
 8015868:	4614      	mov	r4, r2
 801586a:	18d5      	adds	r5, r2, r3
 801586c:	42ac      	cmp	r4, r5
 801586e:	d101      	bne.n	8015874 <__sfputs_r+0x12>
 8015870:	2000      	movs	r0, #0
 8015872:	e007      	b.n	8015884 <__sfputs_r+0x22>
 8015874:	463a      	mov	r2, r7
 8015876:	f814 1b01 	ldrb.w	r1, [r4], #1
 801587a:	4630      	mov	r0, r6
 801587c:	f7ff ffdc 	bl	8015838 <__sfputc_r>
 8015880:	1c43      	adds	r3, r0, #1
 8015882:	d1f3      	bne.n	801586c <__sfputs_r+0xa>
 8015884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015888 <_vfiprintf_r>:
 8015888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801588c:	460c      	mov	r4, r1
 801588e:	b09d      	sub	sp, #116	; 0x74
 8015890:	4617      	mov	r7, r2
 8015892:	461d      	mov	r5, r3
 8015894:	4606      	mov	r6, r0
 8015896:	b118      	cbz	r0, 80158a0 <_vfiprintf_r+0x18>
 8015898:	6983      	ldr	r3, [r0, #24]
 801589a:	b90b      	cbnz	r3, 80158a0 <_vfiprintf_r+0x18>
 801589c:	f7fe fd7c 	bl	8014398 <__sinit>
 80158a0:	4b7c      	ldr	r3, [pc, #496]	; (8015a94 <_vfiprintf_r+0x20c>)
 80158a2:	429c      	cmp	r4, r3
 80158a4:	d158      	bne.n	8015958 <_vfiprintf_r+0xd0>
 80158a6:	6874      	ldr	r4, [r6, #4]
 80158a8:	89a3      	ldrh	r3, [r4, #12]
 80158aa:	0718      	lsls	r0, r3, #28
 80158ac:	d55e      	bpl.n	801596c <_vfiprintf_r+0xe4>
 80158ae:	6923      	ldr	r3, [r4, #16]
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d05b      	beq.n	801596c <_vfiprintf_r+0xe4>
 80158b4:	2300      	movs	r3, #0
 80158b6:	9309      	str	r3, [sp, #36]	; 0x24
 80158b8:	2320      	movs	r3, #32
 80158ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80158be:	2330      	movs	r3, #48	; 0x30
 80158c0:	f04f 0b01 	mov.w	fp, #1
 80158c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80158c8:	9503      	str	r5, [sp, #12]
 80158ca:	46b8      	mov	r8, r7
 80158cc:	4645      	mov	r5, r8
 80158ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80158d2:	b10b      	cbz	r3, 80158d8 <_vfiprintf_r+0x50>
 80158d4:	2b25      	cmp	r3, #37	; 0x25
 80158d6:	d154      	bne.n	8015982 <_vfiprintf_r+0xfa>
 80158d8:	ebb8 0a07 	subs.w	sl, r8, r7
 80158dc:	d00b      	beq.n	80158f6 <_vfiprintf_r+0x6e>
 80158de:	4653      	mov	r3, sl
 80158e0:	463a      	mov	r2, r7
 80158e2:	4621      	mov	r1, r4
 80158e4:	4630      	mov	r0, r6
 80158e6:	f7ff ffbc 	bl	8015862 <__sfputs_r>
 80158ea:	3001      	adds	r0, #1
 80158ec:	f000 80c2 	beq.w	8015a74 <_vfiprintf_r+0x1ec>
 80158f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158f2:	4453      	add	r3, sl
 80158f4:	9309      	str	r3, [sp, #36]	; 0x24
 80158f6:	f898 3000 	ldrb.w	r3, [r8]
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	f000 80ba 	beq.w	8015a74 <_vfiprintf_r+0x1ec>
 8015900:	2300      	movs	r3, #0
 8015902:	f04f 32ff 	mov.w	r2, #4294967295
 8015906:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801590a:	9304      	str	r3, [sp, #16]
 801590c:	9307      	str	r3, [sp, #28]
 801590e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015912:	931a      	str	r3, [sp, #104]	; 0x68
 8015914:	46a8      	mov	r8, r5
 8015916:	2205      	movs	r2, #5
 8015918:	f818 1b01 	ldrb.w	r1, [r8], #1
 801591c:	485e      	ldr	r0, [pc, #376]	; (8015a98 <_vfiprintf_r+0x210>)
 801591e:	f7ff f97f 	bl	8014c20 <memchr>
 8015922:	9b04      	ldr	r3, [sp, #16]
 8015924:	bb78      	cbnz	r0, 8015986 <_vfiprintf_r+0xfe>
 8015926:	06d9      	lsls	r1, r3, #27
 8015928:	bf44      	itt	mi
 801592a:	2220      	movmi	r2, #32
 801592c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015930:	071a      	lsls	r2, r3, #28
 8015932:	bf44      	itt	mi
 8015934:	222b      	movmi	r2, #43	; 0x2b
 8015936:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801593a:	782a      	ldrb	r2, [r5, #0]
 801593c:	2a2a      	cmp	r2, #42	; 0x2a
 801593e:	d02a      	beq.n	8015996 <_vfiprintf_r+0x10e>
 8015940:	46a8      	mov	r8, r5
 8015942:	2000      	movs	r0, #0
 8015944:	250a      	movs	r5, #10
 8015946:	9a07      	ldr	r2, [sp, #28]
 8015948:	4641      	mov	r1, r8
 801594a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801594e:	3b30      	subs	r3, #48	; 0x30
 8015950:	2b09      	cmp	r3, #9
 8015952:	d969      	bls.n	8015a28 <_vfiprintf_r+0x1a0>
 8015954:	b360      	cbz	r0, 80159b0 <_vfiprintf_r+0x128>
 8015956:	e024      	b.n	80159a2 <_vfiprintf_r+0x11a>
 8015958:	4b50      	ldr	r3, [pc, #320]	; (8015a9c <_vfiprintf_r+0x214>)
 801595a:	429c      	cmp	r4, r3
 801595c:	d101      	bne.n	8015962 <_vfiprintf_r+0xda>
 801595e:	68b4      	ldr	r4, [r6, #8]
 8015960:	e7a2      	b.n	80158a8 <_vfiprintf_r+0x20>
 8015962:	4b4f      	ldr	r3, [pc, #316]	; (8015aa0 <_vfiprintf_r+0x218>)
 8015964:	429c      	cmp	r4, r3
 8015966:	bf08      	it	eq
 8015968:	68f4      	ldreq	r4, [r6, #12]
 801596a:	e79d      	b.n	80158a8 <_vfiprintf_r+0x20>
 801596c:	4621      	mov	r1, r4
 801596e:	4630      	mov	r0, r6
 8015970:	f7fd fd72 	bl	8013458 <__swsetup_r>
 8015974:	2800      	cmp	r0, #0
 8015976:	d09d      	beq.n	80158b4 <_vfiprintf_r+0x2c>
 8015978:	f04f 30ff 	mov.w	r0, #4294967295
 801597c:	b01d      	add	sp, #116	; 0x74
 801597e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015982:	46a8      	mov	r8, r5
 8015984:	e7a2      	b.n	80158cc <_vfiprintf_r+0x44>
 8015986:	4a44      	ldr	r2, [pc, #272]	; (8015a98 <_vfiprintf_r+0x210>)
 8015988:	4645      	mov	r5, r8
 801598a:	1a80      	subs	r0, r0, r2
 801598c:	fa0b f000 	lsl.w	r0, fp, r0
 8015990:	4318      	orrs	r0, r3
 8015992:	9004      	str	r0, [sp, #16]
 8015994:	e7be      	b.n	8015914 <_vfiprintf_r+0x8c>
 8015996:	9a03      	ldr	r2, [sp, #12]
 8015998:	1d11      	adds	r1, r2, #4
 801599a:	6812      	ldr	r2, [r2, #0]
 801599c:	9103      	str	r1, [sp, #12]
 801599e:	2a00      	cmp	r2, #0
 80159a0:	db01      	blt.n	80159a6 <_vfiprintf_r+0x11e>
 80159a2:	9207      	str	r2, [sp, #28]
 80159a4:	e004      	b.n	80159b0 <_vfiprintf_r+0x128>
 80159a6:	4252      	negs	r2, r2
 80159a8:	f043 0302 	orr.w	r3, r3, #2
 80159ac:	9207      	str	r2, [sp, #28]
 80159ae:	9304      	str	r3, [sp, #16]
 80159b0:	f898 3000 	ldrb.w	r3, [r8]
 80159b4:	2b2e      	cmp	r3, #46	; 0x2e
 80159b6:	d10e      	bne.n	80159d6 <_vfiprintf_r+0x14e>
 80159b8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80159bc:	2b2a      	cmp	r3, #42	; 0x2a
 80159be:	d138      	bne.n	8015a32 <_vfiprintf_r+0x1aa>
 80159c0:	9b03      	ldr	r3, [sp, #12]
 80159c2:	f108 0802 	add.w	r8, r8, #2
 80159c6:	1d1a      	adds	r2, r3, #4
 80159c8:	681b      	ldr	r3, [r3, #0]
 80159ca:	9203      	str	r2, [sp, #12]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	bfb8      	it	lt
 80159d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80159d4:	9305      	str	r3, [sp, #20]
 80159d6:	4d33      	ldr	r5, [pc, #204]	; (8015aa4 <_vfiprintf_r+0x21c>)
 80159d8:	2203      	movs	r2, #3
 80159da:	f898 1000 	ldrb.w	r1, [r8]
 80159de:	4628      	mov	r0, r5
 80159e0:	f7ff f91e 	bl	8014c20 <memchr>
 80159e4:	b140      	cbz	r0, 80159f8 <_vfiprintf_r+0x170>
 80159e6:	2340      	movs	r3, #64	; 0x40
 80159e8:	1b40      	subs	r0, r0, r5
 80159ea:	fa03 f000 	lsl.w	r0, r3, r0
 80159ee:	9b04      	ldr	r3, [sp, #16]
 80159f0:	f108 0801 	add.w	r8, r8, #1
 80159f4:	4303      	orrs	r3, r0
 80159f6:	9304      	str	r3, [sp, #16]
 80159f8:	f898 1000 	ldrb.w	r1, [r8]
 80159fc:	2206      	movs	r2, #6
 80159fe:	482a      	ldr	r0, [pc, #168]	; (8015aa8 <_vfiprintf_r+0x220>)
 8015a00:	f108 0701 	add.w	r7, r8, #1
 8015a04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015a08:	f7ff f90a 	bl	8014c20 <memchr>
 8015a0c:	2800      	cmp	r0, #0
 8015a0e:	d037      	beq.n	8015a80 <_vfiprintf_r+0x1f8>
 8015a10:	4b26      	ldr	r3, [pc, #152]	; (8015aac <_vfiprintf_r+0x224>)
 8015a12:	bb1b      	cbnz	r3, 8015a5c <_vfiprintf_r+0x1d4>
 8015a14:	9b03      	ldr	r3, [sp, #12]
 8015a16:	3307      	adds	r3, #7
 8015a18:	f023 0307 	bic.w	r3, r3, #7
 8015a1c:	3308      	adds	r3, #8
 8015a1e:	9303      	str	r3, [sp, #12]
 8015a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a22:	444b      	add	r3, r9
 8015a24:	9309      	str	r3, [sp, #36]	; 0x24
 8015a26:	e750      	b.n	80158ca <_vfiprintf_r+0x42>
 8015a28:	fb05 3202 	mla	r2, r5, r2, r3
 8015a2c:	2001      	movs	r0, #1
 8015a2e:	4688      	mov	r8, r1
 8015a30:	e78a      	b.n	8015948 <_vfiprintf_r+0xc0>
 8015a32:	2300      	movs	r3, #0
 8015a34:	250a      	movs	r5, #10
 8015a36:	4619      	mov	r1, r3
 8015a38:	f108 0801 	add.w	r8, r8, #1
 8015a3c:	9305      	str	r3, [sp, #20]
 8015a3e:	4640      	mov	r0, r8
 8015a40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015a44:	3a30      	subs	r2, #48	; 0x30
 8015a46:	2a09      	cmp	r2, #9
 8015a48:	d903      	bls.n	8015a52 <_vfiprintf_r+0x1ca>
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d0c3      	beq.n	80159d6 <_vfiprintf_r+0x14e>
 8015a4e:	9105      	str	r1, [sp, #20]
 8015a50:	e7c1      	b.n	80159d6 <_vfiprintf_r+0x14e>
 8015a52:	fb05 2101 	mla	r1, r5, r1, r2
 8015a56:	2301      	movs	r3, #1
 8015a58:	4680      	mov	r8, r0
 8015a5a:	e7f0      	b.n	8015a3e <_vfiprintf_r+0x1b6>
 8015a5c:	ab03      	add	r3, sp, #12
 8015a5e:	9300      	str	r3, [sp, #0]
 8015a60:	4622      	mov	r2, r4
 8015a62:	4b13      	ldr	r3, [pc, #76]	; (8015ab0 <_vfiprintf_r+0x228>)
 8015a64:	a904      	add	r1, sp, #16
 8015a66:	4630      	mov	r0, r6
 8015a68:	f7fb ffa4 	bl	80119b4 <_printf_float>
 8015a6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015a70:	4681      	mov	r9, r0
 8015a72:	d1d5      	bne.n	8015a20 <_vfiprintf_r+0x198>
 8015a74:	89a3      	ldrh	r3, [r4, #12]
 8015a76:	065b      	lsls	r3, r3, #25
 8015a78:	f53f af7e 	bmi.w	8015978 <_vfiprintf_r+0xf0>
 8015a7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015a7e:	e77d      	b.n	801597c <_vfiprintf_r+0xf4>
 8015a80:	ab03      	add	r3, sp, #12
 8015a82:	9300      	str	r3, [sp, #0]
 8015a84:	4622      	mov	r2, r4
 8015a86:	4b0a      	ldr	r3, [pc, #40]	; (8015ab0 <_vfiprintf_r+0x228>)
 8015a88:	a904      	add	r1, sp, #16
 8015a8a:	4630      	mov	r0, r6
 8015a8c:	f7fc fa3e 	bl	8011f0c <_printf_i>
 8015a90:	e7ec      	b.n	8015a6c <_vfiprintf_r+0x1e4>
 8015a92:	bf00      	nop
 8015a94:	08019bb0 	.word	0x08019bb0
 8015a98:	08019cfc 	.word	0x08019cfc
 8015a9c:	08019bd0 	.word	0x08019bd0
 8015aa0:	08019b90 	.word	0x08019b90
 8015aa4:	08019d02 	.word	0x08019d02
 8015aa8:	08019d06 	.word	0x08019d06
 8015aac:	080119b5 	.word	0x080119b5
 8015ab0:	08015863 	.word	0x08015863

08015ab4 <_sbrk_r>:
 8015ab4:	b538      	push	{r3, r4, r5, lr}
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	4c05      	ldr	r4, [pc, #20]	; (8015ad0 <_sbrk_r+0x1c>)
 8015aba:	4605      	mov	r5, r0
 8015abc:	4608      	mov	r0, r1
 8015abe:	6023      	str	r3, [r4, #0]
 8015ac0:	f000 f91c 	bl	8015cfc <_sbrk>
 8015ac4:	1c43      	adds	r3, r0, #1
 8015ac6:	d102      	bne.n	8015ace <_sbrk_r+0x1a>
 8015ac8:	6823      	ldr	r3, [r4, #0]
 8015aca:	b103      	cbz	r3, 8015ace <_sbrk_r+0x1a>
 8015acc:	602b      	str	r3, [r5, #0]
 8015ace:	bd38      	pop	{r3, r4, r5, pc}
 8015ad0:	20004bc8 	.word	0x20004bc8

08015ad4 <__sread>:
 8015ad4:	b510      	push	{r4, lr}
 8015ad6:	460c      	mov	r4, r1
 8015ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015adc:	f000 f8f4 	bl	8015cc8 <_read_r>
 8015ae0:	2800      	cmp	r0, #0
 8015ae2:	bfab      	itete	ge
 8015ae4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015ae6:	89a3      	ldrhlt	r3, [r4, #12]
 8015ae8:	181b      	addge	r3, r3, r0
 8015aea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015aee:	bfac      	ite	ge
 8015af0:	6563      	strge	r3, [r4, #84]	; 0x54
 8015af2:	81a3      	strhlt	r3, [r4, #12]
 8015af4:	bd10      	pop	{r4, pc}

08015af6 <__swrite>:
 8015af6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015afa:	461f      	mov	r7, r3
 8015afc:	898b      	ldrh	r3, [r1, #12]
 8015afe:	4605      	mov	r5, r0
 8015b00:	05db      	lsls	r3, r3, #23
 8015b02:	460c      	mov	r4, r1
 8015b04:	4616      	mov	r6, r2
 8015b06:	d505      	bpl.n	8015b14 <__swrite+0x1e>
 8015b08:	2302      	movs	r3, #2
 8015b0a:	2200      	movs	r2, #0
 8015b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b10:	f000 f886 	bl	8015c20 <_lseek_r>
 8015b14:	89a3      	ldrh	r3, [r4, #12]
 8015b16:	4632      	mov	r2, r6
 8015b18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015b1c:	81a3      	strh	r3, [r4, #12]
 8015b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015b22:	463b      	mov	r3, r7
 8015b24:	4628      	mov	r0, r5
 8015b26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015b2a:	f000 b835 	b.w	8015b98 <_write_r>

08015b2e <__sseek>:
 8015b2e:	b510      	push	{r4, lr}
 8015b30:	460c      	mov	r4, r1
 8015b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b36:	f000 f873 	bl	8015c20 <_lseek_r>
 8015b3a:	1c43      	adds	r3, r0, #1
 8015b3c:	89a3      	ldrh	r3, [r4, #12]
 8015b3e:	bf15      	itete	ne
 8015b40:	6560      	strne	r0, [r4, #84]	; 0x54
 8015b42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015b46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015b4a:	81a3      	strheq	r3, [r4, #12]
 8015b4c:	bf18      	it	ne
 8015b4e:	81a3      	strhne	r3, [r4, #12]
 8015b50:	bd10      	pop	{r4, pc}

08015b52 <__sclose>:
 8015b52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b56:	f000 b831 	b.w	8015bbc <_close_r>

08015b5a <strncmp>:
 8015b5a:	b510      	push	{r4, lr}
 8015b5c:	b16a      	cbz	r2, 8015b7a <strncmp+0x20>
 8015b5e:	3901      	subs	r1, #1
 8015b60:	1884      	adds	r4, r0, r2
 8015b62:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015b66:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015b6a:	4293      	cmp	r3, r2
 8015b6c:	d103      	bne.n	8015b76 <strncmp+0x1c>
 8015b6e:	42a0      	cmp	r0, r4
 8015b70:	d001      	beq.n	8015b76 <strncmp+0x1c>
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d1f5      	bne.n	8015b62 <strncmp+0x8>
 8015b76:	1a98      	subs	r0, r3, r2
 8015b78:	bd10      	pop	{r4, pc}
 8015b7a:	4610      	mov	r0, r2
 8015b7c:	e7fc      	b.n	8015b78 <strncmp+0x1e>

08015b7e <__ascii_wctomb>:
 8015b7e:	b149      	cbz	r1, 8015b94 <__ascii_wctomb+0x16>
 8015b80:	2aff      	cmp	r2, #255	; 0xff
 8015b82:	bf8b      	itete	hi
 8015b84:	238a      	movhi	r3, #138	; 0x8a
 8015b86:	700a      	strbls	r2, [r1, #0]
 8015b88:	6003      	strhi	r3, [r0, #0]
 8015b8a:	2001      	movls	r0, #1
 8015b8c:	bf88      	it	hi
 8015b8e:	f04f 30ff 	movhi.w	r0, #4294967295
 8015b92:	4770      	bx	lr
 8015b94:	4608      	mov	r0, r1
 8015b96:	4770      	bx	lr

08015b98 <_write_r>:
 8015b98:	b538      	push	{r3, r4, r5, lr}
 8015b9a:	4605      	mov	r5, r0
 8015b9c:	4608      	mov	r0, r1
 8015b9e:	4611      	mov	r1, r2
 8015ba0:	2200      	movs	r2, #0
 8015ba2:	4c05      	ldr	r4, [pc, #20]	; (8015bb8 <_write_r+0x20>)
 8015ba4:	6022      	str	r2, [r4, #0]
 8015ba6:	461a      	mov	r2, r3
 8015ba8:	f7ed fb2b 	bl	8003202 <_write>
 8015bac:	1c43      	adds	r3, r0, #1
 8015bae:	d102      	bne.n	8015bb6 <_write_r+0x1e>
 8015bb0:	6823      	ldr	r3, [r4, #0]
 8015bb2:	b103      	cbz	r3, 8015bb6 <_write_r+0x1e>
 8015bb4:	602b      	str	r3, [r5, #0]
 8015bb6:	bd38      	pop	{r3, r4, r5, pc}
 8015bb8:	20004bc8 	.word	0x20004bc8

08015bbc <_close_r>:
 8015bbc:	b538      	push	{r3, r4, r5, lr}
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	4c05      	ldr	r4, [pc, #20]	; (8015bd8 <_close_r+0x1c>)
 8015bc2:	4605      	mov	r5, r0
 8015bc4:	4608      	mov	r0, r1
 8015bc6:	6023      	str	r3, [r4, #0]
 8015bc8:	f7ed fb37 	bl	800323a <_close>
 8015bcc:	1c43      	adds	r3, r0, #1
 8015bce:	d102      	bne.n	8015bd6 <_close_r+0x1a>
 8015bd0:	6823      	ldr	r3, [r4, #0]
 8015bd2:	b103      	cbz	r3, 8015bd6 <_close_r+0x1a>
 8015bd4:	602b      	str	r3, [r5, #0]
 8015bd6:	bd38      	pop	{r3, r4, r5, pc}
 8015bd8:	20004bc8 	.word	0x20004bc8

08015bdc <_fstat_r>:
 8015bdc:	b538      	push	{r3, r4, r5, lr}
 8015bde:	2300      	movs	r3, #0
 8015be0:	4c06      	ldr	r4, [pc, #24]	; (8015bfc <_fstat_r+0x20>)
 8015be2:	4605      	mov	r5, r0
 8015be4:	4608      	mov	r0, r1
 8015be6:	4611      	mov	r1, r2
 8015be8:	6023      	str	r3, [r4, #0]
 8015bea:	f7ed fb31 	bl	8003250 <_fstat>
 8015bee:	1c43      	adds	r3, r0, #1
 8015bf0:	d102      	bne.n	8015bf8 <_fstat_r+0x1c>
 8015bf2:	6823      	ldr	r3, [r4, #0]
 8015bf4:	b103      	cbz	r3, 8015bf8 <_fstat_r+0x1c>
 8015bf6:	602b      	str	r3, [r5, #0]
 8015bf8:	bd38      	pop	{r3, r4, r5, pc}
 8015bfa:	bf00      	nop
 8015bfc:	20004bc8 	.word	0x20004bc8

08015c00 <_isatty_r>:
 8015c00:	b538      	push	{r3, r4, r5, lr}
 8015c02:	2300      	movs	r3, #0
 8015c04:	4c05      	ldr	r4, [pc, #20]	; (8015c1c <_isatty_r+0x1c>)
 8015c06:	4605      	mov	r5, r0
 8015c08:	4608      	mov	r0, r1
 8015c0a:	6023      	str	r3, [r4, #0]
 8015c0c:	f7ed fb2f 	bl	800326e <_isatty>
 8015c10:	1c43      	adds	r3, r0, #1
 8015c12:	d102      	bne.n	8015c1a <_isatty_r+0x1a>
 8015c14:	6823      	ldr	r3, [r4, #0]
 8015c16:	b103      	cbz	r3, 8015c1a <_isatty_r+0x1a>
 8015c18:	602b      	str	r3, [r5, #0]
 8015c1a:	bd38      	pop	{r3, r4, r5, pc}
 8015c1c:	20004bc8 	.word	0x20004bc8

08015c20 <_lseek_r>:
 8015c20:	b538      	push	{r3, r4, r5, lr}
 8015c22:	4605      	mov	r5, r0
 8015c24:	4608      	mov	r0, r1
 8015c26:	4611      	mov	r1, r2
 8015c28:	2200      	movs	r2, #0
 8015c2a:	4c05      	ldr	r4, [pc, #20]	; (8015c40 <_lseek_r+0x20>)
 8015c2c:	6022      	str	r2, [r4, #0]
 8015c2e:	461a      	mov	r2, r3
 8015c30:	f7ed fb27 	bl	8003282 <_lseek>
 8015c34:	1c43      	adds	r3, r0, #1
 8015c36:	d102      	bne.n	8015c3e <_lseek_r+0x1e>
 8015c38:	6823      	ldr	r3, [r4, #0]
 8015c3a:	b103      	cbz	r3, 8015c3e <_lseek_r+0x1e>
 8015c3c:	602b      	str	r3, [r5, #0]
 8015c3e:	bd38      	pop	{r3, r4, r5, pc}
 8015c40:	20004bc8 	.word	0x20004bc8

08015c44 <memmove>:
 8015c44:	4288      	cmp	r0, r1
 8015c46:	b510      	push	{r4, lr}
 8015c48:	eb01 0302 	add.w	r3, r1, r2
 8015c4c:	d807      	bhi.n	8015c5e <memmove+0x1a>
 8015c4e:	1e42      	subs	r2, r0, #1
 8015c50:	4299      	cmp	r1, r3
 8015c52:	d00a      	beq.n	8015c6a <memmove+0x26>
 8015c54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015c58:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015c5c:	e7f8      	b.n	8015c50 <memmove+0xc>
 8015c5e:	4283      	cmp	r3, r0
 8015c60:	d9f5      	bls.n	8015c4e <memmove+0xa>
 8015c62:	1881      	adds	r1, r0, r2
 8015c64:	1ad2      	subs	r2, r2, r3
 8015c66:	42d3      	cmn	r3, r2
 8015c68:	d100      	bne.n	8015c6c <memmove+0x28>
 8015c6a:	bd10      	pop	{r4, pc}
 8015c6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015c70:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015c74:	e7f7      	b.n	8015c66 <memmove+0x22>

08015c76 <__malloc_lock>:
 8015c76:	4770      	bx	lr

08015c78 <__malloc_unlock>:
 8015c78:	4770      	bx	lr

08015c7a <_realloc_r>:
 8015c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c7c:	4607      	mov	r7, r0
 8015c7e:	4614      	mov	r4, r2
 8015c80:	460e      	mov	r6, r1
 8015c82:	b921      	cbnz	r1, 8015c8e <_realloc_r+0x14>
 8015c84:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015c88:	4611      	mov	r1, r2
 8015c8a:	f7ff bc29 	b.w	80154e0 <_malloc_r>
 8015c8e:	b922      	cbnz	r2, 8015c9a <_realloc_r+0x20>
 8015c90:	f7ff fbda 	bl	8015448 <_free_r>
 8015c94:	4625      	mov	r5, r4
 8015c96:	4628      	mov	r0, r5
 8015c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c9a:	f000 f827 	bl	8015cec <_malloc_usable_size_r>
 8015c9e:	42a0      	cmp	r0, r4
 8015ca0:	d20f      	bcs.n	8015cc2 <_realloc_r+0x48>
 8015ca2:	4621      	mov	r1, r4
 8015ca4:	4638      	mov	r0, r7
 8015ca6:	f7ff fc1b 	bl	80154e0 <_malloc_r>
 8015caa:	4605      	mov	r5, r0
 8015cac:	2800      	cmp	r0, #0
 8015cae:	d0f2      	beq.n	8015c96 <_realloc_r+0x1c>
 8015cb0:	4631      	mov	r1, r6
 8015cb2:	4622      	mov	r2, r4
 8015cb4:	f7fb fdda 	bl	801186c <memcpy>
 8015cb8:	4631      	mov	r1, r6
 8015cba:	4638      	mov	r0, r7
 8015cbc:	f7ff fbc4 	bl	8015448 <_free_r>
 8015cc0:	e7e9      	b.n	8015c96 <_realloc_r+0x1c>
 8015cc2:	4635      	mov	r5, r6
 8015cc4:	e7e7      	b.n	8015c96 <_realloc_r+0x1c>
	...

08015cc8 <_read_r>:
 8015cc8:	b538      	push	{r3, r4, r5, lr}
 8015cca:	4605      	mov	r5, r0
 8015ccc:	4608      	mov	r0, r1
 8015cce:	4611      	mov	r1, r2
 8015cd0:	2200      	movs	r2, #0
 8015cd2:	4c05      	ldr	r4, [pc, #20]	; (8015ce8 <_read_r+0x20>)
 8015cd4:	6022      	str	r2, [r4, #0]
 8015cd6:	461a      	mov	r2, r3
 8015cd8:	f7ed fa76 	bl	80031c8 <_read>
 8015cdc:	1c43      	adds	r3, r0, #1
 8015cde:	d102      	bne.n	8015ce6 <_read_r+0x1e>
 8015ce0:	6823      	ldr	r3, [r4, #0]
 8015ce2:	b103      	cbz	r3, 8015ce6 <_read_r+0x1e>
 8015ce4:	602b      	str	r3, [r5, #0]
 8015ce6:	bd38      	pop	{r3, r4, r5, pc}
 8015ce8:	20004bc8 	.word	0x20004bc8

08015cec <_malloc_usable_size_r>:
 8015cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015cf0:	1f18      	subs	r0, r3, #4
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	bfbc      	itt	lt
 8015cf6:	580b      	ldrlt	r3, [r1, r0]
 8015cf8:	18c0      	addlt	r0, r0, r3
 8015cfa:	4770      	bx	lr

08015cfc <_sbrk>:
 8015cfc:	4b04      	ldr	r3, [pc, #16]	; (8015d10 <_sbrk+0x14>)
 8015cfe:	4602      	mov	r2, r0
 8015d00:	6819      	ldr	r1, [r3, #0]
 8015d02:	b909      	cbnz	r1, 8015d08 <_sbrk+0xc>
 8015d04:	4903      	ldr	r1, [pc, #12]	; (8015d14 <_sbrk+0x18>)
 8015d06:	6019      	str	r1, [r3, #0]
 8015d08:	6818      	ldr	r0, [r3, #0]
 8015d0a:	4402      	add	r2, r0
 8015d0c:	601a      	str	r2, [r3, #0]
 8015d0e:	4770      	bx	lr
 8015d10:	200039e8 	.word	0x200039e8
 8015d14:	20004bd0 	.word	0x20004bd0

08015d18 <_init>:
 8015d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d1a:	bf00      	nop
 8015d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d1e:	bc08      	pop	{r3}
 8015d20:	469e      	mov	lr, r3
 8015d22:	4770      	bx	lr

08015d24 <_fini>:
 8015d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d26:	bf00      	nop
 8015d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d2a:	bc08      	pop	{r3}
 8015d2c:	469e      	mov	lr, r3
 8015d2e:	4770      	bx	lr
