digraph "0_linux_d7a6be58edc01b1c66ecd8fcc91236bfbce0a420" {
"1000218" [label="(MethodReturn,static int)"];
"1000106" [label="(MethodParameterIn,u32 type)"];
"1000309" [label="(MethodParameterOut,u32 type)"];
"1000107" [label="(MethodParameterIn,u32 flags)"];
"1000310" [label="(MethodParameterOut,u32 flags)"];
"1000108" [label="(MethodParameterIn,u64 param1)"];
"1000311" [label="(MethodParameterOut,u64 param1)"];
"1000109" [label="(MethodParameterIn,u64 param2)"];
"1000312" [label="(MethodParameterOut,u64 param2)"];
"1000126" [label="(Call,flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF))"];
"1000127" [label="(Identifier,flags)"];
"1000123" [label="(ControlStructure,if (flags && (flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF))))"];
"1000124" [label="(Call,flags && (flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)))"];
"1000125" [label="(Identifier,flags)"];
"1000131" [label="(Call,SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000132" [label="(Identifier,SETWA_FLAGS_MEM)"];
"1000128" [label="(Call,~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF))"];
"1000133" [label="(Identifier,SETWA_FLAGS_PCIE_SBDF)"];
"1000129" [label="(Call,SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000130" [label="(Identifier,SETWA_FLAGS_APICID)"];
"1000136" [label="(Identifier,EINVAL)"];
"1000134" [label="(Return,return -EINVAL;)"];
"1000135" [label="(Call,-EINVAL)"];
"1000111" [label="(MethodParameterIn,u64 param4)"];
"1000314" [label="(MethodParameterOut,u64 param4)"];
"1000110" [label="(MethodParameterIn,u64 param3)"];
"1000313" [label="(MethodParameterOut,u64 param3)"];
"1000137" [label="(ControlStructure,if (!(param_extension || acpi5)))"];
"1000141" [label="(Identifier,acpi5)"];
"1000138" [label="(Call,!(param_extension || acpi5))"];
"1000139" [label="(Call,param_extension || acpi5)"];
"1000140" [label="(Identifier,param_extension)"];
"1000142" [label="(ControlStructure,goto inject;)"];
"1000143" [label="(ControlStructure,if (type & ACPI5_VENDOR_BIT))"];
"1000146" [label="(Identifier,ACPI5_VENDOR_BIT)"];
"1000147" [label="(Block,)"];
"1000144" [label="(Call,type & ACPI5_VENDOR_BIT)"];
"1000145" [label="(Identifier,type)"];
"1000148" [label="(ControlStructure,if (vendor_flags != SETWA_FLAGS_MEM))"];
"1000151" [label="(Identifier,SETWA_FLAGS_MEM)"];
"1000149" [label="(Call,vendor_flags != SETWA_FLAGS_MEM)"];
"1000150" [label="(Identifier,vendor_flags)"];
"1000152" [label="(ControlStructure,goto inject;)"];
"1000155" [label="(Call,!(type & MEM_ERROR_MASK) && !(flags & SETWA_FLAGS_MEM))"];
"1000156" [label="(Call,!(type & MEM_ERROR_MASK))"];
"1000157" [label="(Call,type & MEM_ERROR_MASK)"];
"1000158" [label="(Identifier,type)"];
"1000159" [label="(Identifier,MEM_ERROR_MASK)"];
"1000153" [label="(ControlStructure,else)"];
"1000160" [label="(Call,!(flags & SETWA_FLAGS_MEM))"];
"1000161" [label="(Call,flags & SETWA_FLAGS_MEM)"];
"1000162" [label="(Identifier,flags)"];
"1000163" [label="(Identifier,SETWA_FLAGS_MEM)"];
"1000154" [label="(ControlStructure,if (!(type & MEM_ERROR_MASK) && !(flags & SETWA_FLAGS_MEM)))"];
"1000164" [label="(ControlStructure,goto inject;)"];
"1000112" [label="(Block,)"];
"1000165" [label="(Call,base_addr = param1 & param2)"];
"1000166" [label="(Identifier,base_addr)"];
"1000167" [label="(Call,param1 & param2)"];
"1000168" [label="(Identifier,param1)"];
"1000169" [label="(Identifier,param2)"];
"1000170" [label="(Call,size = ~param2 + 1)"];
"1000171" [label="(Identifier,size)"];
"1000174" [label="(Literal,1)"];
"1000172" [label="(Call,~param2 + 1)"];
"1000173" [label="(Identifier,~param2)"];
"1000175" [label="(ControlStructure,if (((param2 & PAGE_MASK) != PAGE_MASK) ||\n\t    ((region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS))))"];
"1000180" [label="(Identifier,PAGE_MASK)"];
"1000181" [label="(Identifier,PAGE_MASK)"];
"1000176" [label="(Call,((param2 & PAGE_MASK) != PAGE_MASK) ||\n\t    ((region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS)))"];
"1000177" [label="(Call,(param2 & PAGE_MASK) != PAGE_MASK)"];
"1000178" [label="(Call,param2 & PAGE_MASK)"];
"1000179" [label="(Identifier,param2)"];
"1000185" [label="(Identifier,base_addr)"];
"1000186" [label="(Identifier,size)"];
"1000187" [label="(Identifier,IORESOURCE_SYSTEM_RAM)"];
"1000182" [label="(Call,(region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS))"];
"1000188" [label="(Identifier,IORES_DESC_NONE)"];
"1000183" [label="(Call,region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS)"];
"1000184" [label="(Call,region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE))"];
"1000189" [label="(Identifier,REGION_INTERSECTS)"];
"1000192" [label="(Identifier,base_addr)"];
"1000193" [label="(Identifier,size)"];
"1000194" [label="(Identifier,IORESOURCE_MEM)"];
"1000195" [label="(Identifier,IORES_DESC_PERSISTENT_MEMORY)"];
"1000190" [label="(Call,region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS)"];
"1000191" [label="(Call,region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY))"];
"1000196" [label="(Identifier,REGION_INTERSECTS)"];
"1000199" [label="(Identifier,EINVAL)"];
"1000197" [label="(Return,return -EINVAL;)"];
"1000198" [label="(Call,-EINVAL)"];
"1000200" [label="(JumpTarget,inject:)"];
"1000201" [label="(Call,mutex_lock(&einj_mutex))"];
"1000202" [label="(Call,&einj_mutex)"];
"1000203" [label="(Identifier,einj_mutex)"];
"1000204" [label="(Call,rc = __einj_error_inject(type, flags, param1, param2, param3, param4))"];
"1000205" [label="(Identifier,rc)"];
"1000207" [label="(Identifier,type)"];
"1000208" [label="(Identifier,flags)"];
"1000209" [label="(Identifier,param1)"];
"1000210" [label="(Identifier,param2)"];
"1000211" [label="(Identifier,param3)"];
"1000206" [label="(Call,__einj_error_inject(type, flags, param1, param2, param3, param4))"];
"1000212" [label="(Identifier,param4)"];
"1000213" [label="(Call,mutex_unlock(&einj_mutex))"];
"1000214" [label="(Call,&einj_mutex)"];
"1000215" [label="(Identifier,einj_mutex)"];
"1000216" [label="(Return,return rc;)"];
"1000217" [label="(Identifier,rc)"];
"1000116" [label="(ControlStructure,if (get_securelevel() > 0))"];
"1000119" [label="(Literal,0)"];
"1000117" [label="(Call,get_securelevel() > 0)"];
"1000118" [label="(Call,get_securelevel())"];
"1000122" [label="(Identifier,EPERM)"];
"1000120" [label="(Return,return -EPERM;)"];
"1000121" [label="(Call,-EPERM)"];
"1000218" -> "1000105"  [label="AST: "];
"1000218" -> "1000120"  [label="CFG: "];
"1000218" -> "1000134"  [label="CFG: "];
"1000218" -> "1000197"  [label="CFG: "];
"1000218" -> "1000216"  [label="CFG: "];
"1000197" -> "1000218"  [label="DDG: <RET>"];
"1000120" -> "1000218"  [label="DDG: <RET>"];
"1000184" -> "1000218"  [label="DDG: base_addr"];
"1000184" -> "1000218"  [label="DDG: IORES_DESC_NONE"];
"1000184" -> "1000218"  [label="DDG: size"];
"1000184" -> "1000218"  [label="DDG: IORESOURCE_SYSTEM_RAM"];
"1000182" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000182" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000156" -> "1000218"  [label="DDG: type & MEM_ERROR_MASK"];
"1000178" -> "1000218"  [label="DDG: param2"];
"1000177" -> "1000218"  [label="DDG: PAGE_MASK"];
"1000177" -> "1000218"  [label="DDG: param2 & PAGE_MASK"];
"1000206" -> "1000218"  [label="DDG: type"];
"1000206" -> "1000218"  [label="DDG: param4"];
"1000206" -> "1000218"  [label="DDG: param1"];
"1000206" -> "1000218"  [label="DDG: param2"];
"1000206" -> "1000218"  [label="DDG: flags"];
"1000206" -> "1000218"  [label="DDG: param3"];
"1000117" -> "1000218"  [label="DDG: get_securelevel()"];
"1000117" -> "1000218"  [label="DDG: get_securelevel() > 0"];
"1000131" -> "1000218"  [label="DDG: SETWA_FLAGS_PCIE_SBDF"];
"1000131" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM"];
"1000198" -> "1000218"  [label="DDG: EINVAL"];
"1000198" -> "1000218"  [label="DDG: -EINVAL"];
"1000204" -> "1000218"  [label="DDG: rc"];
"1000204" -> "1000218"  [label="DDG: __einj_error_inject(type, flags, param1, param2, param3, param4)"];
"1000176" -> "1000218"  [label="DDG: (region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS)"];
"1000176" -> "1000218"  [label="DDG: ((param2 & PAGE_MASK) != PAGE_MASK) ||\n\t    ((region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS))"];
"1000176" -> "1000218"  [label="DDG: (param2 & PAGE_MASK) != PAGE_MASK"];
"1000157" -> "1000218"  [label="DDG: MEM_ERROR_MASK"];
"1000157" -> "1000218"  [label="DDG: type"];
"1000167" -> "1000218"  [label="DDG: param1"];
"1000129" -> "1000218"  [label="DDG: SETWA_FLAGS_APICID"];
"1000129" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000124" -> "1000218"  [label="DDG: flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000124" -> "1000218"  [label="DDG: flags"];
"1000124" -> "1000218"  [label="DDG: flags && (flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF))"];
"1000170" -> "1000218"  [label="DDG: ~param2 + 1"];
"1000170" -> "1000218"  [label="DDG: size"];
"1000191" -> "1000218"  [label="DDG: IORESOURCE_MEM"];
"1000191" -> "1000218"  [label="DDG: IORES_DESC_PERSISTENT_MEMORY"];
"1000191" -> "1000218"  [label="DDG: size"];
"1000191" -> "1000218"  [label="DDG: base_addr"];
"1000201" -> "1000218"  [label="DDG: mutex_lock(&einj_mutex)"];
"1000108" -> "1000218"  [label="DDG: param1"];
"1000107" -> "1000218"  [label="DDG: flags"];
"1000149" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM"];
"1000149" -> "1000218"  [label="DDG: vendor_flags != SETWA_FLAGS_MEM"];
"1000149" -> "1000218"  [label="DDG: vendor_flags"];
"1000155" -> "1000218"  [label="DDG: !(flags & SETWA_FLAGS_MEM)"];
"1000155" -> "1000218"  [label="DDG: !(type & MEM_ERROR_MASK) && !(flags & SETWA_FLAGS_MEM)"];
"1000155" -> "1000218"  [label="DDG: !(type & MEM_ERROR_MASK)"];
"1000213" -> "1000218"  [label="DDG: &einj_mutex"];
"1000213" -> "1000218"  [label="DDG: mutex_unlock(&einj_mutex)"];
"1000183" -> "1000218"  [label="DDG: REGION_INTERSECTS"];
"1000183" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)"];
"1000139" -> "1000218"  [label="DDG: acpi5"];
"1000139" -> "1000218"  [label="DDG: param_extension"];
"1000138" -> "1000218"  [label="DDG: param_extension || acpi5"];
"1000138" -> "1000218"  [label="DDG: !(param_extension || acpi5)"];
"1000165" -> "1000218"  [label="DDG: base_addr"];
"1000165" -> "1000218"  [label="DDG: param1 & param2"];
"1000128" -> "1000218"  [label="DDG: SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000144" -> "1000218"  [label="DDG: type & ACPI5_VENDOR_BIT"];
"1000144" -> "1000218"  [label="DDG: type"];
"1000144" -> "1000218"  [label="DDG: ACPI5_VENDOR_BIT"];
"1000190" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)"];
"1000190" -> "1000218"  [label="DDG: REGION_INTERSECTS"];
"1000121" -> "1000218"  [label="DDG: -EPERM"];
"1000121" -> "1000218"  [label="DDG: EPERM"];
"1000135" -> "1000218"  [label="DDG: -EINVAL"];
"1000135" -> "1000218"  [label="DDG: EINVAL"];
"1000110" -> "1000218"  [label="DDG: param3"];
"1000172" -> "1000218"  [label="DDG: ~param2"];
"1000126" -> "1000218"  [label="DDG: ~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000161" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM"];
"1000161" -> "1000218"  [label="DDG: flags"];
"1000111" -> "1000218"  [label="DDG: param4"];
"1000160" -> "1000218"  [label="DDG: flags & SETWA_FLAGS_MEM"];
"1000106" -> "1000218"  [label="DDG: type"];
"1000109" -> "1000218"  [label="DDG: param2"];
"1000216" -> "1000218"  [label="DDG: <RET>"];
"1000134" -> "1000218"  [label="DDG: <RET>"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000218"  [label="DDG: type"];
"1000106" -> "1000144"  [label="DDG: type"];
"1000106" -> "1000157"  [label="DDG: type"];
"1000106" -> "1000206"  [label="DDG: type"];
"1000309" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000218"  [label="DDG: flags"];
"1000107" -> "1000124"  [label="DDG: flags"];
"1000107" -> "1000126"  [label="DDG: flags"];
"1000107" -> "1000161"  [label="DDG: flags"];
"1000107" -> "1000206"  [label="DDG: flags"];
"1000310" -> "1000105"  [label="AST: "];
"1000108" -> "1000105"  [label="AST: "];
"1000108" -> "1000218"  [label="DDG: param1"];
"1000108" -> "1000167"  [label="DDG: param1"];
"1000108" -> "1000206"  [label="DDG: param1"];
"1000311" -> "1000105"  [label="AST: "];
"1000109" -> "1000105"  [label="AST: "];
"1000109" -> "1000218"  [label="DDG: param2"];
"1000109" -> "1000167"  [label="DDG: param2"];
"1000109" -> "1000178"  [label="DDG: param2"];
"1000109" -> "1000206"  [label="DDG: param2"];
"1000312" -> "1000105"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000126" -> "1000218"  [label="DDG: ~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000126" -> "1000124"  [label="DDG: flags"];
"1000126" -> "1000124"  [label="DDG: ~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000107" -> "1000126"  [label="DDG: flags"];
"1000128" -> "1000126"  [label="DDG: SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000130" -> "1000127"  [label="CFG: "];
"1000123" -> "1000112"  [label="AST: "];
"1000124" -> "1000123"  [label="AST: "];
"1000134" -> "1000123"  [label="AST: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000136" -> "1000124"  [label="CFG: "];
"1000140" -> "1000124"  [label="CFG: "];
"1000124" -> "1000218"  [label="DDG: flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000124" -> "1000218"  [label="DDG: flags"];
"1000124" -> "1000218"  [label="DDG: flags && (flags &\n \t\t~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF))"];
"1000126" -> "1000124"  [label="DDG: flags"];
"1000126" -> "1000124"  [label="DDG: ~(SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF)"];
"1000107" -> "1000124"  [label="DDG: flags"];
"1000124" -> "1000161"  [label="DDG: flags"];
"1000124" -> "1000206"  [label="DDG: flags"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000117"  [label="CFG: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000131" -> "1000218"  [label="DDG: SETWA_FLAGS_PCIE_SBDF"];
"1000131" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM"];
"1000131" -> "1000129"  [label="DDG: SETWA_FLAGS_MEM"];
"1000131" -> "1000129"  [label="DDG: SETWA_FLAGS_PCIE_SBDF"];
"1000131" -> "1000149"  [label="DDG: SETWA_FLAGS_MEM"];
"1000131" -> "1000161"  [label="DDG: SETWA_FLAGS_MEM"];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000130"  [label="CFG: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000128" -> "1000218"  [label="DDG: SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000128" -> "1000126"  [label="DDG: SETWA_FLAGS_APICID|SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000129" -> "1000128"  [label="DDG: SETWA_FLAGS_APICID"];
"1000129" -> "1000128"  [label="DDG: SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000133" -> "1000131"  [label="AST: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000218"  [label="DDG: SETWA_FLAGS_APICID"];
"1000129" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000129" -> "1000128"  [label="DDG: SETWA_FLAGS_APICID"];
"1000129" -> "1000128"  [label="DDG: SETWA_FLAGS_MEM|SETWA_FLAGS_PCIE_SBDF"];
"1000131" -> "1000129"  [label="DDG: SETWA_FLAGS_MEM"];
"1000131" -> "1000129"  [label="DDG: SETWA_FLAGS_PCIE_SBDF"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000127"  [label="CFG: "];
"1000132" -> "1000130"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000124"  [label="CFG: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000134" -> "1000123"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000218" -> "1000134"  [label="CFG: "];
"1000134" -> "1000218"  [label="DDG: <RET>"];
"1000135" -> "1000134"  [label="DDG: -EINVAL"];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000218"  [label="DDG: -EINVAL"];
"1000135" -> "1000218"  [label="DDG: EINVAL"];
"1000135" -> "1000134"  [label="DDG: -EINVAL"];
"1000111" -> "1000105"  [label="AST: "];
"1000111" -> "1000218"  [label="DDG: param4"];
"1000111" -> "1000206"  [label="DDG: param4"];
"1000314" -> "1000105"  [label="AST: "];
"1000110" -> "1000105"  [label="AST: "];
"1000110" -> "1000218"  [label="DDG: param3"];
"1000110" -> "1000206"  [label="DDG: param3"];
"1000313" -> "1000105"  [label="AST: "];
"1000137" -> "1000112"  [label="AST: "];
"1000138" -> "1000137"  [label="AST: "];
"1000142" -> "1000137"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000141" -> "1000140"  [label="CFG: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000139"  [label="CFG: "];
"1000139" -> "1000138"  [label="AST: "];
"1000142" -> "1000138"  [label="CFG: "];
"1000145" -> "1000138"  [label="CFG: "];
"1000138" -> "1000218"  [label="DDG: param_extension || acpi5"];
"1000138" -> "1000218"  [label="DDG: !(param_extension || acpi5)"];
"1000139" -> "1000138"  [label="DDG: param_extension"];
"1000139" -> "1000138"  [label="DDG: acpi5"];
"1000139" -> "1000138"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000138" -> "1000139"  [label="CFG: "];
"1000139" -> "1000218"  [label="DDG: acpi5"];
"1000139" -> "1000218"  [label="DDG: param_extension"];
"1000139" -> "1000138"  [label="DDG: param_extension"];
"1000139" -> "1000138"  [label="DDG: acpi5"];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000124"  [label="CFG: "];
"1000141" -> "1000140"  [label="CFG: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000142" -> "1000137"  [label="AST: "];
"1000142" -> "1000138"  [label="CFG: "];
"1000200" -> "1000142"  [label="CFG: "];
"1000143" -> "1000112"  [label="AST: "];
"1000144" -> "1000143"  [label="AST: "];
"1000147" -> "1000143"  [label="AST: "];
"1000153" -> "1000143"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000147" -> "1000143"  [label="AST: "];
"1000148" -> "1000147"  [label="AST: "];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000150" -> "1000144"  [label="CFG: "];
"1000158" -> "1000144"  [label="CFG: "];
"1000144" -> "1000218"  [label="DDG: type & ACPI5_VENDOR_BIT"];
"1000144" -> "1000218"  [label="DDG: type"];
"1000144" -> "1000218"  [label="DDG: ACPI5_VENDOR_BIT"];
"1000106" -> "1000144"  [label="DDG: type"];
"1000144" -> "1000157"  [label="DDG: type"];
"1000144" -> "1000206"  [label="DDG: type"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000138"  [label="CFG: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000149" -> "1000148"  [label="AST: "];
"1000152" -> "1000148"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000152" -> "1000149"  [label="CFG: "];
"1000166" -> "1000149"  [label="CFG: "];
"1000149" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM"];
"1000149" -> "1000218"  [label="DDG: vendor_flags != SETWA_FLAGS_MEM"];
"1000149" -> "1000218"  [label="DDG: vendor_flags"];
"1000131" -> "1000149"  [label="DDG: SETWA_FLAGS_MEM"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000144"  [label="CFG: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000152" -> "1000148"  [label="AST: "];
"1000152" -> "1000149"  [label="CFG: "];
"1000200" -> "1000152"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000156"  [label="CFG: "];
"1000155" -> "1000160"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000160" -> "1000155"  [label="AST: "];
"1000164" -> "1000155"  [label="CFG: "];
"1000166" -> "1000155"  [label="CFG: "];
"1000155" -> "1000218"  [label="DDG: !(flags & SETWA_FLAGS_MEM)"];
"1000155" -> "1000218"  [label="DDG: !(type & MEM_ERROR_MASK) && !(flags & SETWA_FLAGS_MEM)"];
"1000155" -> "1000218"  [label="DDG: !(type & MEM_ERROR_MASK)"];
"1000156" -> "1000155"  [label="DDG: type & MEM_ERROR_MASK"];
"1000160" -> "1000155"  [label="DDG: flags & SETWA_FLAGS_MEM"];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000157"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000162" -> "1000156"  [label="CFG: "];
"1000155" -> "1000156"  [label="CFG: "];
"1000156" -> "1000218"  [label="DDG: type & MEM_ERROR_MASK"];
"1000156" -> "1000155"  [label="DDG: type & MEM_ERROR_MASK"];
"1000157" -> "1000156"  [label="DDG: type"];
"1000157" -> "1000156"  [label="DDG: MEM_ERROR_MASK"];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000157"  [label="AST: "];
"1000156" -> "1000157"  [label="CFG: "];
"1000157" -> "1000218"  [label="DDG: MEM_ERROR_MASK"];
"1000157" -> "1000218"  [label="DDG: type"];
"1000157" -> "1000156"  [label="DDG: type"];
"1000157" -> "1000156"  [label="DDG: MEM_ERROR_MASK"];
"1000144" -> "1000157"  [label="DDG: type"];
"1000106" -> "1000157"  [label="DDG: type"];
"1000157" -> "1000206"  [label="DDG: type"];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000144"  [label="CFG: "];
"1000159" -> "1000158"  [label="CFG: "];
"1000159" -> "1000157"  [label="AST: "];
"1000159" -> "1000158"  [label="CFG: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000153" -> "1000143"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000160" -> "1000155"  [label="AST: "];
"1000160" -> "1000161"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000155" -> "1000160"  [label="CFG: "];
"1000160" -> "1000218"  [label="DDG: flags & SETWA_FLAGS_MEM"];
"1000160" -> "1000155"  [label="DDG: flags & SETWA_FLAGS_MEM"];
"1000161" -> "1000160"  [label="DDG: flags"];
"1000161" -> "1000160"  [label="DDG: SETWA_FLAGS_MEM"];
"1000161" -> "1000160"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000160" -> "1000161"  [label="CFG: "];
"1000161" -> "1000218"  [label="DDG: SETWA_FLAGS_MEM"];
"1000161" -> "1000218"  [label="DDG: flags"];
"1000161" -> "1000160"  [label="DDG: flags"];
"1000161" -> "1000160"  [label="DDG: SETWA_FLAGS_MEM"];
"1000124" -> "1000161"  [label="DDG: flags"];
"1000107" -> "1000161"  [label="DDG: flags"];
"1000131" -> "1000161"  [label="DDG: SETWA_FLAGS_MEM"];
"1000161" -> "1000206"  [label="DDG: flags"];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000156"  [label="CFG: "];
"1000163" -> "1000162"  [label="CFG: "];
"1000163" -> "1000161"  [label="AST: "];
"1000163" -> "1000162"  [label="CFG: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000155" -> "1000154"  [label="AST: "];
"1000164" -> "1000154"  [label="AST: "];
"1000164" -> "1000154"  [label="AST: "];
"1000164" -> "1000155"  [label="CFG: "];
"1000200" -> "1000164"  [label="CFG: "];
"1000112" -> "1000105"  [label="AST: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000115" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="AST: "];
"1000123" -> "1000112"  [label="AST: "];
"1000137" -> "1000112"  [label="AST: "];
"1000143" -> "1000112"  [label="AST: "];
"1000165" -> "1000112"  [label="AST: "];
"1000170" -> "1000112"  [label="AST: "];
"1000175" -> "1000112"  [label="AST: "];
"1000200" -> "1000112"  [label="AST: "];
"1000201" -> "1000112"  [label="AST: "];
"1000204" -> "1000112"  [label="AST: "];
"1000213" -> "1000112"  [label="AST: "];
"1000216" -> "1000112"  [label="AST: "];
"1000165" -> "1000112"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000171" -> "1000165"  [label="CFG: "];
"1000165" -> "1000218"  [label="DDG: base_addr"];
"1000165" -> "1000218"  [label="DDG: param1 & param2"];
"1000167" -> "1000165"  [label="DDG: param1"];
"1000167" -> "1000165"  [label="DDG: param2"];
"1000165" -> "1000184"  [label="DDG: base_addr"];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000149"  [label="CFG: "];
"1000166" -> "1000155"  [label="CFG: "];
"1000168" -> "1000166"  [label="CFG: "];
"1000167" -> "1000165"  [label="AST: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000167" -> "1000218"  [label="DDG: param1"];
"1000167" -> "1000165"  [label="DDG: param1"];
"1000167" -> "1000165"  [label="DDG: param2"];
"1000108" -> "1000167"  [label="DDG: param1"];
"1000109" -> "1000167"  [label="DDG: param2"];
"1000167" -> "1000178"  [label="DDG: param2"];
"1000167" -> "1000206"  [label="DDG: param1"];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000166"  [label="CFG: "];
"1000169" -> "1000168"  [label="CFG: "];
"1000169" -> "1000167"  [label="AST: "];
"1000169" -> "1000168"  [label="CFG: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000170" -> "1000112"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000172" -> "1000170"  [label="AST: "];
"1000179" -> "1000170"  [label="CFG: "];
"1000170" -> "1000218"  [label="DDG: ~param2 + 1"];
"1000170" -> "1000218"  [label="DDG: size"];
"1000170" -> "1000184"  [label="DDG: size"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000165"  [label="CFG: "];
"1000173" -> "1000171"  [label="CFG: "];
"1000174" -> "1000172"  [label="AST: "];
"1000174" -> "1000173"  [label="CFG: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000172" -> "1000170"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000174" -> "1000172"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000172" -> "1000218"  [label="DDG: ~param2"];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000171"  [label="CFG: "];
"1000174" -> "1000173"  [label="CFG: "];
"1000175" -> "1000112"  [label="AST: "];
"1000176" -> "1000175"  [label="AST: "];
"1000197" -> "1000175"  [label="AST: "];
"1000180" -> "1000178"  [label="AST: "];
"1000180" -> "1000179"  [label="CFG: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000181" -> "1000177"  [label="AST: "];
"1000181" -> "1000178"  [label="CFG: "];
"1000177" -> "1000181"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000177"  [label="CFG: "];
"1000176" -> "1000182"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000182" -> "1000176"  [label="AST: "];
"1000199" -> "1000176"  [label="CFG: "];
"1000200" -> "1000176"  [label="CFG: "];
"1000176" -> "1000218"  [label="DDG: (region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS)"];
"1000176" -> "1000218"  [label="DDG: ((param2 & PAGE_MASK) != PAGE_MASK) ||\n\t    ((region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS) &&\n\t     (region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS))"];
"1000176" -> "1000218"  [label="DDG: (param2 & PAGE_MASK) != PAGE_MASK"];
"1000177" -> "1000176"  [label="DDG: param2 & PAGE_MASK"];
"1000177" -> "1000176"  [label="DDG: PAGE_MASK"];
"1000182" -> "1000176"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000182" -> "1000176"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000181"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000181" -> "1000177"  [label="AST: "];
"1000185" -> "1000177"  [label="CFG: "];
"1000176" -> "1000177"  [label="CFG: "];
"1000177" -> "1000218"  [label="DDG: PAGE_MASK"];
"1000177" -> "1000218"  [label="DDG: param2 & PAGE_MASK"];
"1000177" -> "1000176"  [label="DDG: param2 & PAGE_MASK"];
"1000177" -> "1000176"  [label="DDG: PAGE_MASK"];
"1000178" -> "1000177"  [label="DDG: param2"];
"1000178" -> "1000177"  [label="DDG: PAGE_MASK"];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000180" -> "1000178"  [label="AST: "];
"1000181" -> "1000178"  [label="CFG: "];
"1000178" -> "1000218"  [label="DDG: param2"];
"1000178" -> "1000177"  [label="DDG: param2"];
"1000178" -> "1000177"  [label="DDG: PAGE_MASK"];
"1000167" -> "1000178"  [label="DDG: param2"];
"1000109" -> "1000178"  [label="DDG: param2"];
"1000178" -> "1000206"  [label="DDG: param2"];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000170"  [label="CFG: "];
"1000180" -> "1000179"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000185" -> "1000177"  [label="CFG: "];
"1000186" -> "1000185"  [label="CFG: "];
"1000186" -> "1000184"  [label="AST: "];
"1000186" -> "1000185"  [label="CFG: "];
"1000187" -> "1000186"  [label="CFG: "];
"1000187" -> "1000184"  [label="AST: "];
"1000187" -> "1000186"  [label="CFG: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000182" -> "1000176"  [label="AST: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000182" -> "1000190"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000190" -> "1000182"  [label="AST: "];
"1000176" -> "1000182"  [label="CFG: "];
"1000182" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000182" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000182" -> "1000176"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000182" -> "1000176"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)\n\t\t\t\t!= REGION_INTERSECTS"];
"1000183" -> "1000182"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)"];
"1000183" -> "1000182"  [label="DDG: REGION_INTERSECTS"];
"1000190" -> "1000182"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)"];
"1000190" -> "1000182"  [label="DDG: REGION_INTERSECTS"];
"1000188" -> "1000184"  [label="AST: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000184" -> "1000188"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000189"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000189" -> "1000183"  [label="AST: "];
"1000192" -> "1000183"  [label="CFG: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000183" -> "1000218"  [label="DDG: REGION_INTERSECTS"];
"1000183" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)"];
"1000183" -> "1000182"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_SYSTEM_RAM, IORES_DESC_NONE)"];
"1000183" -> "1000182"  [label="DDG: REGION_INTERSECTS"];
"1000184" -> "1000183"  [label="DDG: base_addr"];
"1000184" -> "1000183"  [label="DDG: size"];
"1000184" -> "1000183"  [label="DDG: IORESOURCE_SYSTEM_RAM"];
"1000184" -> "1000183"  [label="DDG: IORES_DESC_NONE"];
"1000183" -> "1000190"  [label="DDG: REGION_INTERSECTS"];
"1000184" -> "1000183"  [label="AST: "];
"1000184" -> "1000188"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000186" -> "1000184"  [label="AST: "];
"1000187" -> "1000184"  [label="AST: "];
"1000188" -> "1000184"  [label="AST: "];
"1000189" -> "1000184"  [label="CFG: "];
"1000184" -> "1000218"  [label="DDG: base_addr"];
"1000184" -> "1000218"  [label="DDG: IORES_DESC_NONE"];
"1000184" -> "1000218"  [label="DDG: size"];
"1000184" -> "1000218"  [label="DDG: IORESOURCE_SYSTEM_RAM"];
"1000184" -> "1000183"  [label="DDG: base_addr"];
"1000184" -> "1000183"  [label="DDG: size"];
"1000184" -> "1000183"  [label="DDG: IORESOURCE_SYSTEM_RAM"];
"1000184" -> "1000183"  [label="DDG: IORES_DESC_NONE"];
"1000165" -> "1000184"  [label="DDG: base_addr"];
"1000170" -> "1000184"  [label="DDG: size"];
"1000184" -> "1000191"  [label="DDG: base_addr"];
"1000184" -> "1000191"  [label="DDG: size"];
"1000189" -> "1000183"  [label="AST: "];
"1000189" -> "1000184"  [label="CFG: "];
"1000183" -> "1000189"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000192" -> "1000183"  [label="CFG: "];
"1000193" -> "1000192"  [label="CFG: "];
"1000193" -> "1000191"  [label="AST: "];
"1000193" -> "1000192"  [label="CFG: "];
"1000194" -> "1000193"  [label="CFG: "];
"1000194" -> "1000191"  [label="AST: "];
"1000194" -> "1000193"  [label="CFG: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000195" -> "1000191"  [label="AST: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000191" -> "1000195"  [label="CFG: "];
"1000190" -> "1000182"  [label="AST: "];
"1000190" -> "1000196"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000196" -> "1000190"  [label="AST: "];
"1000182" -> "1000190"  [label="CFG: "];
"1000190" -> "1000218"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)"];
"1000190" -> "1000218"  [label="DDG: REGION_INTERSECTS"];
"1000190" -> "1000182"  [label="DDG: region_intersects(base_addr, size, IORESOURCE_MEM, IORES_DESC_PERSISTENT_MEMORY)"];
"1000190" -> "1000182"  [label="DDG: REGION_INTERSECTS"];
"1000191" -> "1000190"  [label="DDG: base_addr"];
"1000191" -> "1000190"  [label="DDG: size"];
"1000191" -> "1000190"  [label="DDG: IORESOURCE_MEM"];
"1000191" -> "1000190"  [label="DDG: IORES_DESC_PERSISTENT_MEMORY"];
"1000183" -> "1000190"  [label="DDG: REGION_INTERSECTS"];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000195"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000193" -> "1000191"  [label="AST: "];
"1000194" -> "1000191"  [label="AST: "];
"1000195" -> "1000191"  [label="AST: "];
"1000196" -> "1000191"  [label="CFG: "];
"1000191" -> "1000218"  [label="DDG: IORESOURCE_MEM"];
"1000191" -> "1000218"  [label="DDG: IORES_DESC_PERSISTENT_MEMORY"];
"1000191" -> "1000218"  [label="DDG: size"];
"1000191" -> "1000218"  [label="DDG: base_addr"];
"1000191" -> "1000190"  [label="DDG: base_addr"];
"1000191" -> "1000190"  [label="DDG: size"];
"1000191" -> "1000190"  [label="DDG: IORESOURCE_MEM"];
"1000191" -> "1000190"  [label="DDG: IORES_DESC_PERSISTENT_MEMORY"];
"1000184" -> "1000191"  [label="DDG: base_addr"];
"1000184" -> "1000191"  [label="DDG: size"];
"1000196" -> "1000190"  [label="AST: "];
"1000196" -> "1000191"  [label="CFG: "];
"1000190" -> "1000196"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000176"  [label="CFG: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000197" -> "1000175"  [label="AST: "];
"1000197" -> "1000198"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000218" -> "1000197"  [label="CFG: "];
"1000197" -> "1000218"  [label="DDG: <RET>"];
"1000198" -> "1000197"  [label="DDG: -EINVAL"];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000197" -> "1000198"  [label="CFG: "];
"1000198" -> "1000218"  [label="DDG: EINVAL"];
"1000198" -> "1000218"  [label="DDG: -EINVAL"];
"1000198" -> "1000197"  [label="DDG: -EINVAL"];
"1000200" -> "1000112"  [label="AST: "];
"1000200" -> "1000176"  [label="CFG: "];
"1000200" -> "1000142"  [label="CFG: "];
"1000200" -> "1000152"  [label="CFG: "];
"1000200" -> "1000164"  [label="CFG: "];
"1000203" -> "1000200"  [label="CFG: "];
"1000201" -> "1000112"  [label="AST: "];
"1000201" -> "1000202"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000205" -> "1000201"  [label="CFG: "];
"1000201" -> "1000218"  [label="DDG: mutex_lock(&einj_mutex)"];
"1000201" -> "1000213"  [label="DDG: &einj_mutex"];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000203"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000201" -> "1000202"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000203" -> "1000200"  [label="CFG: "];
"1000202" -> "1000203"  [label="CFG: "];
"1000204" -> "1000112"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000206" -> "1000204"  [label="AST: "];
"1000215" -> "1000204"  [label="CFG: "];
"1000204" -> "1000218"  [label="DDG: rc"];
"1000204" -> "1000218"  [label="DDG: __einj_error_inject(type, flags, param1, param2, param3, param4)"];
"1000206" -> "1000204"  [label="DDG: flags"];
"1000206" -> "1000204"  [label="DDG: param3"];
"1000206" -> "1000204"  [label="DDG: param4"];
"1000206" -> "1000204"  [label="DDG: param1"];
"1000206" -> "1000204"  [label="DDG: type"];
"1000206" -> "1000204"  [label="DDG: param2"];
"1000204" -> "1000216"  [label="DDG: rc"];
"1000205" -> "1000204"  [label="AST: "];
"1000205" -> "1000201"  [label="CFG: "];
"1000207" -> "1000205"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000207" -> "1000205"  [label="CFG: "];
"1000208" -> "1000207"  [label="CFG: "];
"1000208" -> "1000206"  [label="AST: "];
"1000208" -> "1000207"  [label="CFG: "];
"1000209" -> "1000208"  [label="CFG: "];
"1000209" -> "1000206"  [label="AST: "];
"1000209" -> "1000208"  [label="CFG: "];
"1000210" -> "1000209"  [label="CFG: "];
"1000210" -> "1000206"  [label="AST: "];
"1000210" -> "1000209"  [label="CFG: "];
"1000211" -> "1000210"  [label="CFG: "];
"1000211" -> "1000206"  [label="AST: "];
"1000211" -> "1000210"  [label="CFG: "];
"1000212" -> "1000211"  [label="CFG: "];
"1000206" -> "1000204"  [label="AST: "];
"1000206" -> "1000212"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000208" -> "1000206"  [label="AST: "];
"1000209" -> "1000206"  [label="AST: "];
"1000210" -> "1000206"  [label="AST: "];
"1000211" -> "1000206"  [label="AST: "];
"1000212" -> "1000206"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000206" -> "1000218"  [label="DDG: type"];
"1000206" -> "1000218"  [label="DDG: param4"];
"1000206" -> "1000218"  [label="DDG: param1"];
"1000206" -> "1000218"  [label="DDG: param2"];
"1000206" -> "1000218"  [label="DDG: flags"];
"1000206" -> "1000218"  [label="DDG: param3"];
"1000206" -> "1000204"  [label="DDG: flags"];
"1000206" -> "1000204"  [label="DDG: param3"];
"1000206" -> "1000204"  [label="DDG: param4"];
"1000206" -> "1000204"  [label="DDG: param1"];
"1000206" -> "1000204"  [label="DDG: type"];
"1000206" -> "1000204"  [label="DDG: param2"];
"1000157" -> "1000206"  [label="DDG: type"];
"1000144" -> "1000206"  [label="DDG: type"];
"1000106" -> "1000206"  [label="DDG: type"];
"1000124" -> "1000206"  [label="DDG: flags"];
"1000161" -> "1000206"  [label="DDG: flags"];
"1000107" -> "1000206"  [label="DDG: flags"];
"1000167" -> "1000206"  [label="DDG: param1"];
"1000108" -> "1000206"  [label="DDG: param1"];
"1000178" -> "1000206"  [label="DDG: param2"];
"1000109" -> "1000206"  [label="DDG: param2"];
"1000110" -> "1000206"  [label="DDG: param3"];
"1000111" -> "1000206"  [label="DDG: param4"];
"1000212" -> "1000206"  [label="AST: "];
"1000212" -> "1000211"  [label="CFG: "];
"1000206" -> "1000212"  [label="CFG: "];
"1000213" -> "1000112"  [label="AST: "];
"1000213" -> "1000214"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000217" -> "1000213"  [label="CFG: "];
"1000213" -> "1000218"  [label="DDG: &einj_mutex"];
"1000213" -> "1000218"  [label="DDG: mutex_unlock(&einj_mutex)"];
"1000201" -> "1000213"  [label="DDG: &einj_mutex"];
"1000214" -> "1000213"  [label="AST: "];
"1000214" -> "1000215"  [label="CFG: "];
"1000215" -> "1000214"  [label="AST: "];
"1000213" -> "1000214"  [label="CFG: "];
"1000215" -> "1000214"  [label="AST: "];
"1000215" -> "1000204"  [label="CFG: "];
"1000214" -> "1000215"  [label="CFG: "];
"1000216" -> "1000112"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1000218" -> "1000216"  [label="CFG: "];
"1000216" -> "1000218"  [label="DDG: <RET>"];
"1000217" -> "1000216"  [label="DDG: rc"];
"1000204" -> "1000216"  [label="DDG: rc"];
"1000217" -> "1000216"  [label="AST: "];
"1000217" -> "1000213"  [label="CFG: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1000216"  [label="DDG: rc"];
"1000116" -> "1000112"  [label="AST: "];
"1000117" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000125" -> "1000117"  [label="CFG: "];
"1000117" -> "1000218"  [label="DDG: get_securelevel()"];
"1000117" -> "1000218"  [label="DDG: get_securelevel() > 0"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000105"  [label="CFG: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000120" -> "1000116"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000218" -> "1000120"  [label="CFG: "];
"1000120" -> "1000218"  [label="DDG: <RET>"];
"1000121" -> "1000120"  [label="DDG: -EPERM"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000218"  [label="DDG: -EPERM"];
"1000121" -> "1000218"  [label="DDG: EPERM"];
"1000121" -> "1000120"  [label="DDG: -EPERM"];
}
