################################################################################
# Filename: design_top.ioc
# Author: TIAN Fengshi
# Email: fengshi.tian@connect.ust.hk
# Affiliation: Hong Kong University of Science and Technology
# ------------------------------------------------------------------------------
#
# This file defines the IO location constraint of the divider module. The input
# pins are allocated at the left and right edge (on Metal 2). The output pins
# are allocated at the top and bottom edge (on Metal 3). The space between each
# pin is set as 1.5um. There is an offset of 1um to ensure the module pins do
# not have any overlap with each other. Each pin dimension is set to be 0.14um x
# 0.14um.
#
# Note: if we do not provide the IO location constraint for our divider module,
# the Encounter will randomly place our pins.
################################################################################

(globals
    version = 3
    io_order = default
    space = 10
)
(iopin
    (top
	
    )
    (left
	(pin name="data[0]"	 layer=2 width=1.0000 depth=1.0000 offset=1.0)
	(pin name="data[1]"	 layer=2 width=1.0000 depth=1.0000 )

    )
    (bottom
    (pin name="data[3]"	 layer=3 width=1.0000 depth=1.0000 offset=1.0)

    )
    (right
	
    )
)
