<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_hw_reset_seq</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic598"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_reg_hw_reset_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype598"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_hw_reset_seq</div></div></div>
 <div class="CBody"><p>Test the hard reset values of registers</p><p>The test sequence performs the following steps</p><p>1. resets the DUT and the block abstraction class associated with this sequence.</p><p>2. reads all of the registers in the block, via all of the available address maps, comparing the value read with the expected reset value.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot; or &quot;NO_REG_HW_RESET_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the block or register, the block or register is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.get_full_name(),&quot;.*&quot;},<br />                           &quot;NO_REG_TESTS&quot;, 1, this);</pre><p>This is usually the first test executed on any DUT.</p></div>
</div>

<a name="Variables"></a><a name="Topic599"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="model"></a><a name="Topic600"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">model</div>
 <div class="CBody"><p>The block to be tested. Declared in the base class.</p><pre class="CText">uvm_reg_block model;</pre></div>
</div>

<a name="body"></a><a name="Topic601"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">body</div>
 <div id="NDPrototype601" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">virtual</span> <span class="SHKeyword">task</span> body()</div></div>
 <div class="CBody"><p>Executes the Hardware Reset sequence.&nbsp; Do not call directly. Use seq.start() instead.</p></div>
</div>

</body></html>