(pcb "C:\Users\Atomic\Documents\GitHub\DirtyDawg\KiCad - wController\Project.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.2-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  90170 -60960  90170 -114300  143510 -114300  143510 -60960
            90170 -60960  90170 -60960)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 800)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Resistors_ThroughHole:Resistor_Vertical_RM5mm
      (place R34 107315 -104775 front 90 (PN 1k))
      (place R35 114935 -101600 front 90 (PN 1k))
      (place R36 107315 -93980 front 90 (PN 1k))
      (place R1 130810 -102870 front 90 (PN 1k))
      (place R2 137160 -103505 front 270 (PN 330))
    )
    (component "Housings_DIP:DIP-28_W7.62mm"
      (place IC1 102870 -74930 front 90 (PN "ATMEGA168-P"))
    )
    (component Capacitors_ThroughHole:C_Disc_D6_P5
      (place C1 123190 -93980 front 0 (PN 0.1uF))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2
      (place C2 132080 -94615 front 90 (PN 1uF))
    )
    (component Holes:SolderWirePad1mmmodified
      (place P1 137795 -88900 front 180 (PN 9V))
      (place SW1 98425 -107950 front 0 (PN Reverse))
      (place SW2 98425 -100965 front 0 (PN Pairing))
      (place SW3 98425 -93980 front 0 (PN Lights))
    )
    (component Pin_Headers:Pin_Header_Straight_2x03
      (place P2 130175 -84455 front 270 (PN SPI))
    )
    (component "TO_SOT_Packages_THT:TO-220_Neutral123_Vertical"
      (place U1 123190 -102235 front 90 (PN LM317_SOT223))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06
      (place U2 102870 -84455 front 90 (PN BlueSmirf))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04
      (place DS1 95250 -83185 front 180 (PN I2C_LCD16X2))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place U5 115570 -78105 front 270 (PN Linkura))
    )
  )
  (library
    (image Resistors_ThroughHole:Resistor_Vertical_RM5mm
      (outline (path signal 150  -99.06 0  901.7 0))
      (outline (path signal 150  0 0  -122.327 -772.345  -477.335 -1469.09  -1030.27 -2022.03
            -1727.02 -2377.03  -2499.36 -2499.36  -3271.7 -2377.03  -3968.45 -2022.03
            -4521.39 -1469.09  -4876.39 -772.345  -4998.72 0  -4876.39 772.345
            -4521.39 1469.09  -3968.45 2022.03  -3271.7 2377.03  -2499.36 2499.36
            -1727.02 2377.03  -1030.27 2022.03  -477.335 1469.09  -122.327 772.345))
      (pin Round[A]Pad_1998.98_um 1 -2499.36 0)
      (pin Round[A]Pad_1998.98_um 2 2501.9 0)
    )
    (image "Housings_DIP:DIP-28_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -35500))
      (outline (path signal 50  8650 2450  8650 -35500))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -35500  8650 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -35315  7485 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -35315  7485 -35315))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D6_P5
      (outline (path signal 50  -950 2500  5950 2500))
      (outline (path signal 50  5950 2500  5950 -2500))
      (outline (path signal 50  5950 -2500  -950 -2500))
      (outline (path signal 50  -950 -2500  -950 2500))
      (outline (path signal 150  -500 2250  5500 2250))
      (outline (path signal 150  5500 -2250  -500 -2250))
      (pin Rect[A]Pad_1400x1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 5000 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2
      (outline (path signal 150  1075 2499  1075 -2499))
      (outline (path signal 150  1215 2491  1215 154))
      (outline (path signal 150  1215 -154  1215 -2491))
      (outline (path signal 150  1355 2475  1355 473))
      (outline (path signal 150  1355 -473  1355 -2475))
      (outline (path signal 150  1495 2451  1495 620))
      (outline (path signal 150  1495 -620  1495 -2451))
      (outline (path signal 150  1635 2418  1635 712))
      (outline (path signal 150  1635 -712  1635 -2418))
      (outline (path signal 150  1775 2377  1775 768))
      (outline (path signal 150  1775 -768  1775 -2377))
      (outline (path signal 150  1915 2327  1915 795))
      (outline (path signal 150  1915 -795  1915 -2327))
      (outline (path signal 150  2055 2266  2055 798))
      (outline (path signal 150  2055 -798  2055 -2266))
      (outline (path signal 150  2195 2196  2195 776))
      (outline (path signal 150  2195 -776  2195 -2196))
      (outline (path signal 150  2335 2114  2335 726))
      (outline (path signal 150  2335 -726  2335 -2114))
      (outline (path signal 150  2475 2019  2475 644))
      (outline (path signal 150  2475 -644  2475 -2019))
      (outline (path signal 150  2615 1908  2615 512))
      (outline (path signal 150  2615 -512  2615 -1908))
      (outline (path signal 150  2755 1780  2755 265))
      (outline (path signal 150  2755 -265  2755 -1780))
      (outline (path signal 150  2895 1631  2895 -1631))
      (outline (path signal 150  3035 1452  3035 -1452))
      (outline (path signal 150  3175 1233  3175 -1233))
      (outline (path signal 150  3315 944  3315 -944))
      (outline (path signal 150  3455 472  3455 -472))
      (outline (path signal 150  2800 0  2760.84 -247.214  2647.21 -470.228  2470.23 -647.214
            2247.21 -760.845  2000 -800  1752.79 -760.845  1529.77 -647.214
            1352.79 -470.228  1239.15 -247.214  1200 0  1239.15 247.214
            1352.79 470.228  1529.77 647.214  1752.79 760.845  2000 800
            2247.21 760.845  2470.23 647.214  2647.21 470.228  2760.84 247.214))
      (outline (path signal 150  3537.5 0  3413.31 -784.131  3052.88 -1491.51  2491.51 -2052.88
            1784.13 -2413.31  1000 -2537.5  215.869 -2413.31  -491.505 -2052.88
            -1052.88 -1491.51  -1413.31 -784.131  -1537.5 0  -1413.31 784.131
            -1052.88 1491.51  -491.505 2052.88  215.869 2413.31  1000 2537.5
            1784.13 2413.31  2491.51 2052.88  3052.88 1491.51  3413.31 784.131))
      (outline (path signal 50  3800 0  3662.96 -865.248  3265.25 -1645.8  2645.8 -2265.25
            1865.25 -2662.96  1000 -2800  134.752 -2662.96  -645.799 -2265.25
            -1265.25 -1645.8  -1662.96 -865.248  -1800 0  -1662.96 865.248
            -1265.25 1645.8  -645.799 2265.25  134.752 2662.96  1000 2800
            1865.25 2662.96  2645.8 2265.25  3265.25 1645.8  3662.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2000 0)
    )
    (image Holes:SolderWirePad1mmmodified
      (pin Round[A]Pad_2999.74_um 1 -1905 0)
      (pin Round[A]Pad_2999.74_um 2 1905 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x03
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1550 1550  0 1550))
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  4300 1750  4300 -6850))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -6850  4300 -6850))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1270 -6350  3810 -6350))
      (outline (path signal 150  3810 -6350  3810 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  3810 -1270  3810 1270))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
    )
    (image "TO_SOT_Packages_THT:TO-220_Neutral123_Vertical"
      (outline (path signal 150  -1524 3048  -1524 1905))
      (outline (path signal 150  1524 3048  1524 1905))
      (outline (path signal 150  5334 1905  5334 -1778))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 -1778  -5334 1905))
      (outline (path signal 150  5334 3048  5334 1905))
      (outline (path signal 150  5334 1905  -5334 1905))
      (outline (path signal 150  -5334 1905  -5334 3048))
      (outline (path signal 150  0 3048  -5334 3048))
      (outline (path signal 150  0 3048  5334 3048))
      (pin Oval[A]Pad_2499.36x1501.14_um (rotate 90) 2 0 0)
      (pin Oval[A]Pad_2499.36x1501.14_um (rotate 90) 1 -2540 0)
      (pin Oval[A]Pad_2499.36x1501.14_um (rotate 90) 3 2540 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  1750 1750  1750 -14450))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -14450  1750 -14450))
      (outline (path signal 150  1270 -1270  1270 -13970))
      (outline (path signal 150  1270 -13970  -1270 -13970))
      (outline (path signal 150  -1270 -13970  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04
      (outline (path signal 50  -1750 1750  -1750 -9400))
      (outline (path signal 50  1750 1750  1750 -9400))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -9400  1750 -9400))
      (outline (path signal 150  -1270 -1270  -1270 -8890))
      (outline (path signal 150  1270 -1270  1270 -8890))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  -1270 -8890  1270 -8890))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2999.74_um
      (shape (circle F.Cu 2999.74))
      (shape (circle B.Cu 2999.74))
      (attach off)
    )
    (padstack Oval[A]Pad_2499.36x1501.14_um
      (shape (path F.Cu 1501.14  -499.11 0  499.11 0))
      (shape (path B.Cu 1501.14  -499.11 0  499.11 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1400x1400_um
      (shape (rect F.Cu -700 -700 700 700))
      (shape (rect B.Cu -700 -700 700 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins R34-2 R35-2 R36-2 IC1-8 IC1-22 C1-2 C2-2 P1-1 P2-4 U2-3 DS1-2 R1-2)
    )
    (net "Net-(DS1-Pad3)"
      (pins IC1-27 DS1-3)
    )
    (net "Net-(DS1-Pad4)"
      (pins IC1-28 DS1-4)
    )
    (net "Net-(IC1-Pad18)"
      (pins IC1-18 P2-3)
    )
    (net "Net-(IC1-Pad19)"
      (pins IC1-19 P2-5)
    )
    (net "Net-(IC1-Pad1)"
      (pins IC1-1 P2-6)
    )
    (net "Net-(IC1-Pad4)"
      (pins R35-1 IC1-4 SW2-2)
    )
    (net "Net-(IC1-Pad23)"
      (pins R34-1 IC1-23 SW1-2)
    )
    (net "Net-(IC1-Pad2)"
      (pins IC1-2 U2-4)
    )
    (net "Net-(IC1-Pad3)"
      (pins IC1-3 U2-5)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 U5-1)
    )
    (net "Net-(IC1-Pad25)"
      (pins R36-1 IC1-25 SW3-2)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 P1-2 U1-3)
    )
    (net /Controller/5V04
      (pins IC1-7 C2-1 U1-2 U2-2 DS1-1 R2-1 SW1-1 SW2-1 SW3-1)
    )
    (net "Net-(IC1-Pad5)"
      (pins IC1-5 U5-2)
    )
    (net "Net-(IC1-Pad17)"
      (pins IC1-17 P2-1)
    )
    (net "Net-(R1-Pad1)"
      (pins U1-1 R1-1 R2-2)
    )
    (class kicad_default "" /Controller/5V04 GND "Net-(C1-Pad1)" "Net-(DS1-Pad3)"
      "Net-(DS1-Pad4)" "Net-(IC1-Pad1)" "Net-(IC1-Pad17)" "Net-(IC1-Pad18)"
      "Net-(IC1-Pad19)" "Net-(IC1-Pad2)" "Net-(IC1-Pad23)" "Net-(IC1-Pad25)"
      "Net-(IC1-Pad3)" "Net-(IC1-Pad4)" "Net-(IC1-Pad5)" "Net-(IC1-Pad6)"
      "Net-(R1-Pad1)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 800)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
