#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  9 14:56:42 2023
# Process ID: 4113
# Current directory: /home/matheus/group11_8051/8051_project_RAM_test
# Command line: vivado
# Log file: /home/matheus/group11_8051/8051_project_RAM_test/vivado.log
# Journal file: /home/matheus/group11_8051/8051_project_RAM_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.xpr
update_compile_order -fileset sources_1
file mkdir /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new
close [ open /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v w ]
add_files /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v] -no_script -reset -force -quiet
remove_files  /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v
launch_simulation
source tb_tob_1.tcl
run all
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 144
run all
restart
run all
close_sim
launch_simulation
source tb_tob_1.tcl
close_sim
launch_simulation
source tb_tob_1.tcl
close_sim
launch_simulation
source tb_tob_1.tcl
add_bp {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} 145
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 145
add_bp {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} 146
run all
close_sim
launch_simulation
source tb_tob_1.tcl
run all
run all
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 146
add_bp {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} 164
restart
step
run all
close_sim
launch_simulation
source tb_tob_1.tcl
relaunch_sim
step
step
step
step
close_sim
launch_simulation
source tb_tob_1.tcl
close_sim
launch_simulation
source tb_tob_1.tcl
run all
run all
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 164
close_sim
launch_simulation
source tb_tob_1.tcl
