// Seed: 3178438369
module module_0 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    output tri id_10
);
  assign id_3 = 1;
  wire id_12;
  assign module_1.id_0 = 0;
  logic id_13;
  ;
  wire id_14;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output tri1 _id_4,
    output supply0 id_5
);
  logic [id_4 : -1] id_7;
  ;
  assign id_7 = -1'b0 > id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_5,
      id_0,
      id_1,
      id_3,
      id_5
  );
endmodule
