---
layout: page
permalink: /products/security_ips
---

<div class="hero--small2">
   <div class="hero__wrap">
      <h1 class="hero__title">Security IPs</h1>
   </div>
</div>
<br>
<article class="new">
<a id="first"></a>
<p>We offer two Security Design IPs as follows:</p>
<ul style="list-style-type:none; padding-left: 0;">
   <li>(1) <a class="link" href="#first">Side-Channel Attack Resistant Advanced Encryption Standard (AES) IPs</a></li>
   <li>(2) <a class="link" href="#second">Reverse Engineering Resistant Camouflage Cells IPs</a></li>
</ul>
<a id="first"></a>
<br>
<h4>Side-Channel Attack Resistant Advanced Encryption Standard (AES) IPs</h4>
To mitigate Side-Channel Attacks (SCAs) on ASICs and FPGAs, we offer <strong>SCA-Resistant AES design IP</strong> with dual-hiding and asynchronous-logic countermeasures for highly secure data encryption. We also offer AES designs with additional masking countermeasures that provide added SCA protection for data encryption.
<br>
<p class="temp01_title">KEY FEATURES</p>
<div class="lnd_checks">
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Dual-Hiding (+ Masking) countermeasure</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Inner asynchronous-logic operation</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Global synchronous-logic interfacing</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Inherently resistant to fault attack + reverse engineering</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> FPGA/ASIC implementation (soft IP and/or hard IP available)</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Test data available</p>
   </div>
</div>
<br>
<a id="second"></a>
<h4> Reverse Engineering Resistant Camouflage Cells IPs</h4>
<p>To mitigate the Reverse Engineering on ASICs, we offer <strong>Camouflage Library Cells</strong> with look-
   alike cell layout for high valued IP protection.
</p>
<br>
<p class="temp01_title">KEY FEATURES</p>
<div class="lnd_checks">
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Patent-pending camouflage cell technique</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Invulnerable against IC delayering</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Scalable to any CMOS process technology nodes</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Compatible to standard IC design flows</p>
   </div>
   <div class="lnd_check_wrap">
      <img class="check-icon" src="/assets/common/check.svg" width="55">
      <p class="lnd_paragraph_02"> Low power, area, speed overhead</p>
   </div>
</div>
</
<article>
