{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_671_672":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_1_hw_input_stencil_1_671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_671_672.in0"],
          ["mul_hw_kernel_stencil_1_hw_input_stencil_1_671.out","add_conv_stencil_1_671_672.in1"],
          ["self.out_conv_stencil","add_conv_stencil_1_671_672.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_1_hw_input_stencil_1_671.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_1_hw_input_stencil_1_671.in1"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_2_684_685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_2_hw_input_stencil_2_684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_2_684_685.in0"],
          ["mul_hw_kernel_stencil_2_hw_input_stencil_2_684.out","add_conv_stencil_2_684_685.in1"],
          ["self.out_conv_stencil","add_conv_stencil_2_684_685.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_2_hw_input_stencil_2_684.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_2_hw_input_stencil_2_684.in1"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_3_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_3_hw_input_stencil_3_699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_3_699_700.in0"],
          ["mul_hw_kernel_stencil_3_hw_input_stencil_3_699.out","add_conv_stencil_3_699_700.in1"],
          ["self.out_conv_stencil","add_conv_stencil_3_699_700.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_3_hw_input_stencil_3_699.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_3_hw_input_stencil_3_699.in1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_4_714_715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_4_hw_input_stencil_4_714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_4_714_715.in0"],
          ["mul_hw_kernel_stencil_4_hw_input_stencil_4_714.out","add_conv_stencil_4_714_715.in1"],
          ["self.out_conv_stencil","add_conv_stencil_4_714_715.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_4_hw_input_stencil_4_714.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_4_hw_input_stencil_4_714.in1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_5_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_5_hw_input_stencil_5_729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_5_729_730.in0"],
          ["mul_hw_kernel_stencil_5_hw_input_stencil_5_729.out","add_conv_stencil_5_729_730.in1"],
          ["self.out_conv_stencil","add_conv_stencil_5_729_730.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_5_hw_input_stencil_5_729.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_5_hw_input_stencil_5_729.in1"]
        ]
      },
      "hcompute_conv_stencil_6":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_6_746_747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_6_hw_input_stencil_6_746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_6_746_747.in0"],
          ["mul_hw_kernel_stencil_6_hw_input_stencil_6_746.out","add_conv_stencil_6_746_747.in1"],
          ["self.out_conv_stencil","add_conv_stencil_6_746_747.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_6_hw_input_stencil_6_746.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_6_hw_input_stencil_6_746.in1"]
        ]
      },
      "hcompute_conv_stencil_7":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_7_763_764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_7_hw_input_stencil_7_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_7_763_764.in0"],
          ["mul_hw_kernel_stencil_7_hw_input_stencil_7_763.out","add_conv_stencil_7_763_764.in1"],
          ["self.out_conv_stencil","add_conv_stencil_7_763_764.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_7_hw_input_stencil_7_763.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_7_hw_input_stencil_7_763.in1"]
        ]
      },
      "hcompute_conv_stencil_8":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_8_778_779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_8_hw_input_stencil_8_778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_8_778_779.in0"],
          ["mul_hw_kernel_stencil_8_hw_input_stencil_8_778.out","add_conv_stencil_8_778_779.in1"],
          ["self.out_conv_stencil","add_conv_stencil_8_778_779.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_8_hw_input_stencil_8_778.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_8_hw_input_stencil_8_778.in1"]
        ]
      },
      "hcompute_conv_stencil_9":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_9_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_stencil_9_hw_input_stencil_9_795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_9_795_796.in0"],
          ["mul_hw_kernel_stencil_9_hw_input_stencil_9_795.out","add_conv_stencil_9_795_796.in1"],
          ["self.out_conv_stencil","add_conv_stencil_9_795_796.out"],
          ["self.in2_hw_kernel_stencil.0","mul_hw_kernel_stencil_9_hw_input_stencil_9_795.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_kernel_stencil_9_hw_input_stencil_9_795.in1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_stencil":{
        "type":["Record",[
          ["out_hw_kernel_stencil",["Array",16,"Bit"]],
          ["in0_kernel_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_stencil","self.in0_kernel_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      }
    }
  }
}
}
