--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0LTX_N     |   -4.403(F)|      FAST  |    6.419(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(F)|      FAST  |    6.420(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.023(R)|      SLOW  |   -3.275(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    3.930(R)|      SLOW  |   -1.755(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.037(R)|      SLOW  |   -2.018(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.460(R)|      SLOW  |         2.660(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.440(F)|      SLOW  |         2.666(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.502(R)|      SLOW  |         2.676(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.482(F)|      SLOW  |         2.682(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO3                      |        15.522(R)|      SLOW  |         7.275(R)|      FAST  |CLOCK_100         |   0.000|
                           |        15.001(F)|      SLOW  |         7.309(F)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.153(R)|      SLOW  |         7.028(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.043(R)|      SLOW  |         6.953(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.511(R)|      SLOW  |         6.658(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         9.764(F)|      SLOW  |         6.389(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.262(F)|      SLOW  |         6.712(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         9.828(F)|      SLOW  |         6.438(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.265(F)|      SLOW  |         7.395(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.208(F)|      SLOW  |         7.387(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.063(F)|      SLOW  |         7.293(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        11.417(F)|      SLOW  |         7.411(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        11.852(F)|      SLOW  |         7.690(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         9.757(F)|      SLOW  |         6.413(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        12.154(F)|      SLOW  |         7.843(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |         9.799(F)|      SLOW  |         6.409(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        11.256(F)|      SLOW  |         7.298(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        12.148(F)|      SLOW  |         7.801(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         9.819(F)|      SLOW  |         6.444(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        11.330(F)|      SLOW  |         7.352(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |         9.793(F)|      SLOW  |         6.346(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |         9.605(F)|      SLOW  |         6.169(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|         9.452(F)|      SLOW  |         6.098(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        10.136(F)|      SLOW  |         6.534(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |         9.991(F)|      SLOW  |         6.440(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.662(F)|      SLOW  |         6.330(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         9.719(F)|      SLOW  |         6.401(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         9.694(F)|      SLOW  |         6.357(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        11.971(F)|      SLOW  |         7.906(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.142(F)|      SLOW  |         7.298(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.808(R)|      SLOW  |         5.815(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.463(R)|      SLOW  |         5.510(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        13.187(R)|      SLOW  |         5.499(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        11.215(R)|      SLOW  |         5.040(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        11.296(R)|      SLOW  |         5.115(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        11.437(R)|      SLOW  |         6.553(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        11.587(R)|      SLOW  |         6.363(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        13.194(R)|      SLOW  |         6.694(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        13.201(R)|      SLOW  |         6.897(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        11.527(R)|      SLOW  |         6.258(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        13.465(R)|      SLOW  |         7.755(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        13.410(R)|      SLOW  |         7.774(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        11.429(R)|      SLOW  |         6.295(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        10.881(R)|      SLOW  |         5.955(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        10.881(R)|      SLOW  |         5.974(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         9.123(R)|      SLOW  |         4.988(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         9.090(R)|      SLOW  |         5.312(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.457(R)|      SLOW  |         4.999(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |        10.015(R)|      SLOW  |         4.876(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.927(R)|      SLOW  |         6.848(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |        10.398(R)|      SLOW  |         4.939(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |        10.398(R)|      SLOW  |         4.967(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        12.421(R)|      SLOW  |         5.468(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        11.136(R)|      SLOW  |         5.145(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        12.421(R)|      SLOW  |         6.517(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.531(R)|      SLOW  |         6.622(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.669(R)|      SLOW  |         5.426(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        10.594(R)|      SLOW  |         5.684(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |        10.019(R)|      SLOW  |         5.142(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        12.160(R)|      SLOW  |         5.692(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.837(R)|      SLOW  |         6.164(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        12.160(R)|      SLOW  |         5.410(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        12.873(R)|      SLOW  |         5.507(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        12.873(R)|      SLOW  |         5.550(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.022(R)|      SLOW  |         5.879(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.772(R)|      SLOW  |         5.075(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        12.736(R)|      SLOW  |         8.063(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.620|    9.620|    2.835|    4.657|
RESET          |   20.507|   20.507|   20.526|   20.526|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.279|    5.883|         |         |
GPIFII_PCLK_IN |    6.140|         |         |         |
RESET          |    7.254|    7.254|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.424|         |
RESET          |         |         |    1.934|    1.934|
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 11 16:05:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 600 MB



