Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sun Apr 25 09:41:02 2021
| Host             : Gaming-PC-2021 running 64-bit major release  (build 9200)
| Command          : report_power -file fir_filter_top_power_routed.rpt -pb fir_filter_top_power_summary_routed.pb -rpx fir_filter_top_power_routed.rpx
| Design           : fir_filter_top
| Device           : xc7k70tfbg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.635        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.552        |
| Device Static (W)        | 0.083        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.070 |        5 |       --- |             --- |
| Slice Logic             |     0.029 |     4583 |       --- |             --- |
|   LUT as Logic          |     0.022 |     1173 |     41000 |            2.86 |
|   CARRY4                |     0.003 |      216 |     10250 |            2.11 |
|   Register              |     0.003 |     2416 |     82000 |            2.95 |
|   LUT as Shift Register |    <0.001 |       40 |     13400 |            0.30 |
|   Others                |     0.000 |       90 |       --- |             --- |
| Signals                 |     0.038 |     4017 |       --- |             --- |
| Block RAM               |     0.005 |        4 |       135 |            2.96 |
| DSPs                    |     0.068 |       32 |       240 |           13.33 |
| I/O                     |     0.358 |       76 |       285 |           26.67 |
| Static Power            |     0.083 |          |           |                 |
| Total                   |     0.652 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.260 |       0.237 |      0.023 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.047 |       0.035 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.141 |       0.140 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------+-----------------+
| Clock      | Domain     | Constraint (ns) |
+------------+------------+-----------------+
| ADC_CLK_P  | ADC_CLK_P  |             0.5 |
| DAC_CLK_P  | DAC_CLK_P  |             0.5 |
| FPGA_CLK_P | FPGA_CLK_P |             4.0 |
+------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| fir_filter_top                 |     0.569 |
|   G_ADC_FIFO[0].U_FIR_FIFO1    |     0.002 |
|     U0                         |     0.002 |
|       inst_fifo_gen            |     0.002 |
|   G_ADC_FIFO[1].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_ADC_FIFO[2].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_ADC_FIFO[3].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_ADC_FIFO[4].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_ADC_FIFO[5].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_ADC_FIFO[6].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_ADC_FIFO[7].U_FIR_FIFO1    |     0.001 |
|     U0                         |     0.001 |
|       inst_fifo_gen            |     0.001 |
|   G_FIR_FILTER[0].U_FIR_FILTER |     0.017 |
|   G_FIR_FILTER[1].U_FIR_FILTER |     0.016 |
|   G_FIR_FILTER[2].U_FIR_FILTER |     0.016 |
|   G_FIR_FILTER[3].U_FIR_FILTER |     0.016 |
|   G_FIR_FILTER[4].U_FIR_FILTER |     0.016 |
|   G_FIR_FILTER[5].U_FIR_FILTER |     0.017 |
|   G_FIR_FILTER[6].U_FIR_FILTER |     0.016 |
|   G_FIR_FILTER[7].U_FIR_FILTER |     0.016 |
+--------------------------------+-----------+


