Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o U:/win/ELEC3500/Lab_7/top_tb_isim_par.exe -prj U:/win/ELEC3500/Lab_7/top_tb_par.prj work.top_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "U:/win/ELEC3500/Lab_7/netgen/par/top_timesim.v" into library work
Analyzing Verilog file "U:/win/ELEC3500/Lab_7/top_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 163748 KB
Fuse CPU Usage: 406 ms
Compiling module X_ZERO
Compiling module X_ONE
Compiling module X_BUF
Compiling module X_XOR2
Compiling module mux
Compiling module X_MUX2
Compiling module ffsrce
Compiling module X_FF
Compiling module X_AND2
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX(LOC="BUFGMUX0")
Compiling module X_INV(LOC="BUFGMUX0")
Compiling module X_LUT4(INIT=16'b1110111001111100...
Compiling module X_SRLC16E
Compiling module X_FF(INIT=1'b1)
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 108 Verilog Units
Built simulation executable U:/win/ELEC3500/Lab_7/top_tb_isim_par.exe
Fuse Memory Usage: 170244 KB
Fuse CPU Usage: 1155 ms
