<stg><name>correlation_accel_v1</name>


<trans_list>

<trans id="949" from="1" to="2">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="2" to="3">
<condition id="218">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="2" to="7">
<condition id="217">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="3" to="4">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="4" to="5">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="5" to="6">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="6" to="2">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="7" to="8">
<condition id="225">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="7" to="15">
<condition id="226">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="8" to="9">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="9" to="10">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="10" to="11">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="11" to="12">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="12" to="13">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="13" to="14">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="14" to="7">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="15" to="16">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="16" to="17">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="17" to="18">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="18" to="19">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="19" to="20">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="20" to="21">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="21" to="22">
<condition id="244">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="22" to="23">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="23" to="24">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="24" to="25">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="25" to="26">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="26" to="27">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="27" to="28">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="28" to="31">
<condition id="446">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="28" to="29">
<condition id="449">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="29" to="30">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="30" to="28">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="31" to="32">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="32" to="33">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="33" to="34">
<condition id="263">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="33" to="21">
<condition id="445">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="34" to="35">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="35" to="36">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="36" to="37">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="37" to="38">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="38" to="39">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="39" to="40">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="40" to="41">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="41" to="42">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="42" to="43">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="43" to="44">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="44" to="45">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="45" to="46">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="46" to="47">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="47" to="50">
<condition id="450">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="47" to="48">
<condition id="453">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="48" to="49">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="49" to="47">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="50" to="51">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="51" to="52">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="52" to="53">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="53" to="97">
<condition id="454">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="53" to="54">
<condition id="498">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="54" to="55">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="55" to="56">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="56" to="57">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="57" to="58">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="58" to="59">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="59" to="60">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="60" to="61">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="61" to="62">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="62" to="63">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="63" to="64">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="64" to="65">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="65" to="66">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="66" to="67">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="67" to="68">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="68" to="69">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="69" to="70">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="70" to="71">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="71" to="72">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="72" to="73">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="73" to="74">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="74" to="75">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="75" to="76">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="76" to="77">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="77" to="78">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="78" to="79">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="79" to="80">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="80" to="81">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="81" to="82">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="82" to="83">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="83" to="84">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="84" to="85">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="85" to="86">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="86" to="87">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="87" to="88">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="88" to="89">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="89" to="90">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="90" to="91">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="91" to="92">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="92" to="93">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="93" to="94">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="94" to="95">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="95" to="96">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="96" to="53">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="97" to="98">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="98" to="99">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="99" to="109">
<condition id="499">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="99" to="100">
<condition id="509">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="100" to="101">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="101" to="102">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="102" to="103">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="103" to="104">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="104" to="105">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="105" to="106">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="106" to="107">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="107" to="108">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="108" to="99">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="109" to="110">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="110" to="111">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="111" to="112">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="112" to="113">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="113" to="114">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="114" to="115">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="115" to="116">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="116" to="117">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="117" to="118">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="118" to="119">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="119" to="120">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="120" to="121">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="121" to="122">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="122" to="123">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="123" to="124">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="124" to="125">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="125" to="126">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="126" to="127">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="127" to="128">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="128" to="129">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="129" to="130">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="130" to="131">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="131" to="132">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="132" to="133">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="133" to="134">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="134" to="135">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="135" to="136">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="136" to="137">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="137" to="138">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="138" to="139">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="139" to="140">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="140" to="141">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="141" to="142">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="142" to="143">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="143" to="144">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="144" to="145">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="145" to="146">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="146" to="147">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="147" to="148">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="148" to="149">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="149" to="150">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="150" to="151">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="151" to="152">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="152" to="153">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="153" to="154">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="154" to="155">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="155" to="156">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="156" to="157">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="157" to="158">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="158" to="159">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="159" to="160">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="160" to="161">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="161" to="162">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="162" to="163">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="163" to="164">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="164" to="165">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="165" to="166">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="166" to="167">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="167" to="168">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="168" to="169">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="169" to="170">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="170" to="171">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="171" to="172">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="172" to="173">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="173" to="174">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="174" to="175">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="175" to="176">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="176" to="177">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="177" to="178">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="178" to="179">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="179" to="180">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="180" to="181">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="181" to="182">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="182" to="183">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="183" to="184">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="184" to="185">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="185" to="186">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="186" to="187">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="187" to="188">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="188" to="189">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="189" to="190">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="190" to="191">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="191" to="192">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="192" to="193">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="193" to="194">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="194" to="195">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="195" to="196">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="196" to="197">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="197" to="198">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="198" to="33">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %out_correlation_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_correlation)

]]></node>
<StgValue><ssdm name="out_correlation_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_indices_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_indices)

]]></node>
<StgValue><ssdm name="in_indices_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %number_of_indices_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %number_of_indices)

]]></node>
<StgValue><ssdm name="number_of_indices_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %number_of_days_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %number_of_days)

]]></node>
<StgValue><ssdm name="number_of_days_read"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_correlation_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="33" op_0_bw="30">
<![CDATA[
:5  %tmp_61_cast = zext i30 %tmp_3 to i33

]]></node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_indices_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="33" op_0_bw="30">
<![CDATA[
:7  %tmp_62_cast = zext i30 %tmp_5 to i33

]]></node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem32), !map !1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %number_of_days) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %number_of_indices) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="64">
<![CDATA[
:13  %acc_returnA = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_returnA"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="64">
<![CDATA[
:14  %acc_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_returnB"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:15  %acc_weight_returnSquareA = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="64">
<![CDATA[
:16  %acc_weight_returnA = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:17  %acc_weight_returnSquareB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:18  %acc_weight_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnB"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:19  %acc_weight_returnA_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(float* %gmem32, [6 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 2520000, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i = phi float [ 1.000000e+00, %0 ], [ %tmp_i_5, %2 ]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i8 [ 2, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond_i = icmp eq i8 %i_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.preheader.i, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_5 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="231" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_5 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="232" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_5 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="233" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_5 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_58_i = zext i8 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_rom_addr_1 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_58_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_i_5, float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %i_2 = add i8 %i_i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i1_i = phi i31 [ %i_3, %3 ], [ 2, %1 ]

]]></node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %i1_i_cast = zext i31 %i1_i to i32

]]></node>
<StgValue><ssdm name="i1_i_cast"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %tmp_59_i = icmp slt i32 %i1_i_cast, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483645, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_59_i, label %3, label %weight_rom_init.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="31">
<![CDATA[
:1  %tmp_60_i = zext i31 %i1_i to i64

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weight_rom_addr_2 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_60_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %i_3 = add i31 %i1_i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit:1  %tmp_1 = add nsw i32 %number_of_days_read, -1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="251" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="253" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_61_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="254" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_61_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="255" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_61_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="256" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_61_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_61_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store float %tmp_61_i, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="261" st_id="15" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:2  %tmp_2 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="262" st_id="16" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:2  %tmp_2 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="263" st_id="17" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:2  %tmp_2 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="264" st_id="18" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:2  %tmp_2 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:2  %tmp_2 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="266" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit:0  %tmp = add nsw i32 %number_of_indices_read, -1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:2  %tmp_2 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="30" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:3  %tmp_6 = trunc i32 %number_of_days_read to i30

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="30">
<![CDATA[
weight_rom_init.exit:4  %p_add_i32_shr = zext i30 %tmp_6 to i32

]]></node>
<StgValue><ssdm name="p_add_i32_shr"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:5  %acc_returnA_addr = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_returnA_addr"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:6  %acc_returnB_addr = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_returnB_addr"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:7  %acc_weight_returnSquareA_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:8  %acc_weight_returnA_addr = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:9  %acc_weight_returnSquareB_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:10  %acc_weight_returnB_addr = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:11  %acc_weight_returnA_returnB_add = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:12  %acc_returnA_addr_6 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_returnA_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:13  %acc_returnB_addr_6 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_returnB_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:14  %acc_weight_returnSquareA_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:15  %acc_weight_returnA_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:16  %acc_weight_returnSquareB_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:17  %acc_weight_returnB_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_6"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:18  %acc_weight_returnA_returnB_add_1 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_1"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:19  %acc_returnA_addr_7 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_returnA_addr_7"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:20  %acc_returnB_addr_7 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_returnB_addr_7"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:21  %acc_weight_returnSquareA_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:22  %acc_weight_returnA_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:23  %acc_weight_returnSquareB_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_7"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:24  %acc_weight_returnB_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:25  %acc_weight_returnA_returnB_add_2 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_2"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:26  %acc_returnA_addr_3 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_returnA_addr_3"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:27  %acc_returnB_addr_3 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_returnB_addr_3"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:28  %acc_weight_returnSquareA_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:29  %acc_weight_returnA_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_3"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:30  %acc_weight_returnSquareB_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:31  %acc_weight_returnB_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_3"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:32  %acc_weight_returnA_returnB_add_3 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_3"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:33  %acc_returnA_addr_4 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_returnA_addr_4"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:34  %acc_returnB_addr_4 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_returnB_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:35  %acc_weight_returnSquareA_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_4"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:36  %acc_weight_returnA_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_4"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:37  %acc_weight_returnSquareB_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_4"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:38  %acc_weight_returnB_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_4"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:39  %acc_weight_returnA_returnB_add_4 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_4"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:40  %acc_returnA_addr_5 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_returnA_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:41  %acc_returnB_addr_5 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_returnB_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:42  %acc_weight_returnSquareA_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_5"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:43  %acc_weight_returnA_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:44  %acc_weight_returnSquareB_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:45  %acc_weight_returnB_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:46  %acc_weight_returnA_returnB_add_5 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_5"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
weight_rom_init.exit:47  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %indvars_iv2 = phi i32 [ %indvars_iv_next3, %13 ], [ -1, %weight_rom_init.exit ]

]]></node>
<StgValue><ssdm name="indvars_iv2"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %indvars_iv = phi i32 [ %indvars_iv_next, %13 ], [ 1, %weight_rom_init.exit ]

]]></node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:2  %row_index = phi i31 [ %row_index_1, %13 ], [ 0, %weight_rom_init.exit ]

]]></node>
<StgValue><ssdm name="row_index"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %counter = phi i32 [ %counter_2, %13 ], [ 0, %weight_rom_init.exit ]

]]></node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %phi_mul = phi i32 [ %next_mul, %13 ], [ 0, %weight_rom_init.exit ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %next_mul = add i32 %phi_mul, %number_of_days_read

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="31">
<![CDATA[
:6  %row_index_cast = zext i31 %row_index to i32

]]></node>
<StgValue><ssdm name="row_index_cast"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = icmp slt i32 %row_index_cast, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8  %row_index_1 = add i31 %row_index, 1

]]></node>
<StgValue><ssdm name="row_index_1"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_4, label %5, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_9 = sext i32 %phi_mul to i33

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %tmp_11 = add i33 %tmp_62_cast, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="33">
<![CDATA[
:4  %tmp_55 = sext i33 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem32_addr = getelementptr float* %gmem32, i64 %tmp_55

]]></node>
<StgValue><ssdm name="gmem32_addr"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="328" st_id="22" stage="6" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="329" st_id="23" stage="5" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="330" st_id="24" stage="4" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="331" st_id="25" stage="3" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="332" st_id="26" stage="2" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i30 [ 0, %5 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
burst.rd.header:1  %exitcond4 = icmp eq i30 %indvar, %tmp_6

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
burst.rd.header:3  %indvar_next = add i30 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond4, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="342" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:3  %gmem32_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem32_addr)

]]></node>
<StgValue><ssdm name="gmem32_addr_read"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([72 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="30">
<![CDATA[
burst.rd.body:4  %tmp_s = zext i30 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %bramA_addr = getelementptr [252 x float]* @bramA, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="bramA_addr"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:6  store float %gmem32_addr_read, float* %bramA_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str11, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="351" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:0  %tmp_61 = icmp slt i32 %indvars_iv, %number_of_indices_read

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="352" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:1  %smax = select i1 %tmp_61, i32 %number_of_indices_read, i32 %indvars_iv

]]></node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:2  %tmp_13 = add i32 %smax, %indvars_iv2

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:3  %counter_2 = add i32 %counter, %tmp_13

]]></node>
<StgValue><ssdm name="counter_2"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:4  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %column_index_0_in = phi i32 [ %row_index_cast, %burst.rd.end ], [ %column_index, %12 ]

]]></node>
<StgValue><ssdm name="column_index_0_in"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %counter_1 = phi i32 [ %counter, %burst.rd.end ], [ %tmp_56, %12 ]

]]></node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %column_index = add nsw i32 %column_index_0_in, 1

]]></node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_8 = icmp slt i32 %column_index, %number_of_indices_read

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_8, label %7, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %indvars_iv_next = add i32 %indvars_iv, 1

]]></node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %indvars_iv_next3 = add i32 %indvars_iv2, -1

]]></node>
<StgValue><ssdm name="indvars_iv_next3"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="365" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = mul nsw i32 %column_index, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="366" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = mul nsw i32 %column_index, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="367" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = mul nsw i32 %column_index, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="368" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = mul nsw i32 %column_index, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="369" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = mul nsw i32 %column_index, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="370" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = mul nsw i32 %column_index, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="371" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_62 = sext i32 %tmp_10 to i33

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %tmp_63 = add i33 %tmp_62_cast, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="33">
<![CDATA[
:5  %tmp_64 = sext i33 %tmp_63 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem32_addr_1 = getelementptr float* %gmem32, i64 %tmp_64

]]></node>
<StgValue><ssdm name="gmem32_addr_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="375" st_id="41" stage="6" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_rd_req12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr_1, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="376" st_id="42" stage="5" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_rd_req12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr_1, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req12"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="377" st_id="43" stage="4" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_rd_req12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr_1, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req12"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="378" st_id="44" stage="3" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_rd_req12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr_1, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req12"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="379" st_id="45" stage="2" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_rd_req12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr_1, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_rd_req12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem32_addr_1, i32 %p_add_i32_shr)

]]></node>
<StgValue><ssdm name="p_rd_req12"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %burst.rd.header8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="384" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
burst.rd.header8:0  %indvar1 = phi i30 [ 0, %7 ], [ %indvar_next1, %burst.rd.body9 ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="385" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
burst.rd.header8:1  %exitcond2 = icmp eq i30 %indvar1, %tmp_6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="386" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header8:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="387" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
burst.rd.header8:3  %indvar_next1 = add i30 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="388" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header8:4  br i1 %exitcond2, label %burst.rd.end7.0, label %burst.rd.body9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="389" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body9:3  %gmem32_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem32_addr_1)

]]></node>
<StgValue><ssdm name="gmem32_addr_1_read"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="390" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body9:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="391" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body9:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str13)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
burst.rd.body9:2  call void (...)* @_ssdm_op_SpecLoopName([72 x i8]* @str12)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="30">
<![CDATA[
burst.rd.body9:4  %tmp_12 = zext i30 %indvar1 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="394" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body9:5  %bramB_addr = getelementptr [252 x float]* @bramB, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="bramB_addr"/></StgValue>
</operation>

<operation id="395" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body9:6  store float %gmem32_addr_1_read, float* %bramB_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body9:7  %burstread_rend18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str15, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend18"/></StgValue>
</operation>

<operation id="397" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body9:8  br label %burst.rd.header8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="398" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:0  store float 0.000000e+00, float* %acc_returnA_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:1  store float 0.000000e+00, float* %acc_returnB_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:2  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:3  store float 0.000000e+00, float* %acc_weight_returnA_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:4  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:5  store float 0.000000e+00, float* %acc_weight_returnB_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:6  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:7  store float 0.000000e+00, float* %acc_returnA_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:8  store float 0.000000e+00, float* %acc_returnB_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:9  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:10  store float 0.000000e+00, float* %acc_weight_returnA_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:11  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:12  store float 0.000000e+00, float* %acc_weight_returnB_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:13  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="412" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:14  store float 0.000000e+00, float* %acc_returnA_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:15  store float 0.000000e+00, float* %acc_returnB_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:16  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:17  store float 0.000000e+00, float* %acc_weight_returnA_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:18  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:19  store float 0.000000e+00, float* %acc_weight_returnB_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:20  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:21  store float 0.000000e+00, float* %acc_returnA_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:22  store float 0.000000e+00, float* %acc_returnB_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:23  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:24  store float 0.000000e+00, float* %acc_weight_returnA_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:25  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:26  store float 0.000000e+00, float* %acc_weight_returnB_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:27  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="426" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:28  store float 0.000000e+00, float* %acc_returnA_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:29  store float 0.000000e+00, float* %acc_returnB_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:30  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:31  store float 0.000000e+00, float* %acc_weight_returnA_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:32  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:33  store float 0.000000e+00, float* %acc_weight_returnB_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:34  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:35  store float 0.000000e+00, float* %acc_returnA_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:36  store float 0.000000e+00, float* %acc_returnB_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:37  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:38  store float 0.000000e+00, float* %acc_weight_returnA_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:39  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:40  store float 0.000000e+00, float* %acc_weight_returnB_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.end7.0:41  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end7.0:42  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="441" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i31 [ %i, %8 ], [ 0, %burst.rd.end7.0 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="442" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %i1_cast = zext i31 %i1 to i32

]]></node>
<StgValue><ssdm name="i1_cast"/></StgValue>
</operation>

<operation id="443" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_14 = icmp slt i32 %i1_cast, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="444" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %i = add i31 %i1, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="445" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_14, label %8, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="64" op_0_bw="31">
<![CDATA[
:3  %tmp_15 = zext i31 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="447" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %bramA_addr_1 = getelementptr inbounds [252 x float]* @bramA, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="bramA_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="8">
<![CDATA[
:5  %bramA_load = load float* %bramA_addr_1, align 4

]]></node>
<StgValue><ssdm name="bramA_load"/></StgValue>
</operation>

<operation id="449" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="64" op_0_bw="31">
<![CDATA[
:6  %tmp_16 = zext i31 %i to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="450" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %bramA_addr_2 = getelementptr inbounds [252 x float]* @bramA, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="bramA_addr_2"/></StgValue>
</operation>

<operation id="451" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="8">
<![CDATA[
:8  %bramA_load_1 = load float* %bramA_addr_2, align 4

]]></node>
<StgValue><ssdm name="bramA_load_1"/></StgValue>
</operation>

<operation id="452" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bramB_addr_1 = getelementptr inbounds [252 x float]* @bramB, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="bramB_addr_1"/></StgValue>
</operation>

<operation id="453" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="8">
<![CDATA[
:12  %bramB_load = load float* %bramB_addr_1, align 4

]]></node>
<StgValue><ssdm name="bramB_load"/></StgValue>
</operation>

<operation id="454" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bramB_addr_2 = getelementptr inbounds [252 x float]* @bramB, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="bramB_addr_2"/></StgValue>
</operation>

<operation id="455" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="8">
<![CDATA[
:14  %bramB_load_1 = load float* %bramB_addr_2, align 4

]]></node>
<StgValue><ssdm name="bramB_load_1"/></StgValue>
</operation>

<operation id="456" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weight_rom_addr = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="weight_rom_addr"/></StgValue>
</operation>

<operation id="457" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="8">
<![CDATA[
:18  %weight = load float* %weight_rom_addr, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="458" st_id="53" stage="35" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="459" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="8">
<![CDATA[
:5  %bramA_load = load float* %bramA_addr_1, align 4

]]></node>
<StgValue><ssdm name="bramA_load"/></StgValue>
</operation>

<operation id="460" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="8">
<![CDATA[
:8  %bramA_load_1 = load float* %bramA_addr_2, align 4

]]></node>
<StgValue><ssdm name="bramA_load_1"/></StgValue>
</operation>

<operation id="461" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="8">
<![CDATA[
:12  %bramB_load = load float* %bramB_addr_1, align 4

]]></node>
<StgValue><ssdm name="bramB_load"/></StgValue>
</operation>

<operation id="462" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="8">
<![CDATA[
:14  %bramB_load_1 = load float* %bramB_addr_2, align 4

]]></node>
<StgValue><ssdm name="bramB_load_1"/></StgValue>
</operation>

<operation id="463" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="8">
<![CDATA[
:18  %weight = load float* %weight_rom_addr, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="464" st_id="54" stage="34" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="465" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="466" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="467" st_id="55" stage="33" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="468" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="469" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="470" st_id="56" stage="32" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="471" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="472" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="473" st_id="57" stage="31" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="474" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="475" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="476" st_id="58" stage="30" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="477" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="478" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="479" st_id="59" stage="29" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="480" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="481" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="482" st_id="60" stage="28" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="483" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="484" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="485" st_id="61" stage="27" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="486" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="487" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="488" st_id="62" stage="26" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="489" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="490" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="491" st_id="63" stage="25" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="492" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="493" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="494" st_id="64" stage="24" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="495" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="496" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="497" st_id="65" stage="23" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="498" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="499" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="500" st_id="66" stage="22" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="501" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="502" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="503" st_id="67" stage="21" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="504" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="505" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="506" st_id="68" stage="20" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="507" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="508" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="509" st_id="69" stage="19" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="510" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_17 = fdiv float %bramA_load, %bramA_load_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="511" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_18 = fdiv float %bramB_load, %bramB_load_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="512" st_id="70" stage="18" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="513" st_id="71" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="514" st_id="71" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="515" st_id="71" stage="17" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="516" st_id="72" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="517" st_id="72" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="518" st_id="72" stage="16" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="519" st_id="73" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="520" st_id="73" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="521" st_id="73" stage="15" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="522" st_id="74" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="523" st_id="74" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="524" st_id="74" stage="14" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="525" st_id="75" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="526" st_id="75" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="527" st_id="75" stage="13" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="528" st_id="76" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="529" st_id="76" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="530" st_id="76" stage="12" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="531" st_id="77" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="532" st_id="77" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="533" st_id="77" stage="11" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="534" st_id="78" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="535" st_id="78" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="536" st_id="78" stage="10" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="537" st_id="79" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="538" st_id="79" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="539" st_id="79" stage="9" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="540" st_id="80" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="541" st_id="80" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="542" st_id="80" stage="8" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="543" st_id="81" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="544" st_id="81" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="545" st_id="81" stage="7" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="546" st_id="82" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="547" st_id="82" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="548" st_id="82" stage="6" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="549" st_id="83" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %lnReturnA = call float @llvm.log.f32(float %tmp_17)

]]></node>
<StgValue><ssdm name="lnReturnA"/></StgValue>
</operation>

<operation id="550" st_id="83" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lnReturnB = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturnB"/></StgValue>
</operation>

<operation id="551" st_id="83" stage="5" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="552" st_id="84" stage="4" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="553" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_23 = fmul float %lnReturnA, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="554" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_26 = fmul float %lnReturnB, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="555" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_29 = fmul float %lnReturnA, %weight

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="556" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_31 = fmul float %lnReturnB, %weight

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="557" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_33 = fmul float %lnReturnA, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="558" st_id="85" stage="3" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="559" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_23 = fmul float %lnReturnA, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="560" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_26 = fmul float %lnReturnB, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="561" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_29 = fmul float %lnReturnA, %weight

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="562" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_31 = fmul float %lnReturnB, %weight

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="563" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_33 = fmul float %lnReturnA, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="564" st_id="86" stage="2" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="565" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_23 = fmul float %lnReturnA, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="566" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_26 = fmul float %lnReturnB, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="567" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_29 = fmul float %lnReturnA, %weight

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="568" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_31 = fmul float %lnReturnB, %weight

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="569" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_33 = fmul float %lnReturnA, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="570" st_id="87" stage="1" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %tmp_19 = urem i31 %i1, 6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="571" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="31">
<![CDATA[
:20  %tmp_20 = zext i31 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="572" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %acc_returnA_addr_1 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_returnA_addr_1"/></StgValue>
</operation>

<operation id="573" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="3">
<![CDATA[
:22  %acc_returnA_load = load float* %acc_returnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load"/></StgValue>
</operation>

<operation id="574" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %acc_returnB_addr_1 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_returnB_addr_1"/></StgValue>
</operation>

<operation id="575" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="3">
<![CDATA[
:26  %acc_returnB_load = load float* %acc_returnB_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load"/></StgValue>
</operation>

<operation id="576" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_23 = fmul float %lnReturnA, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="577" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %acc_weight_returnSquareA_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_26 = fmul float %lnReturnB, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="579" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %acc_weight_returnSquareB_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_1"/></StgValue>
</operation>

<operation id="580" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_29 = fmul float %lnReturnA, %weight

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="581" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %acc_weight_returnA_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_1"/></StgValue>
</operation>

<operation id="582" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="3">
<![CDATA[
:43  %acc_weight_returnA_load = load float* %acc_weight_returnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load"/></StgValue>
</operation>

<operation id="583" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_31 = fmul float %lnReturnB, %weight

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="584" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %acc_weight_returnB_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="3">
<![CDATA[
:48  %acc_weight_returnB_load = load float* %acc_weight_returnB_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load"/></StgValue>
</operation>

<operation id="586" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_33 = fmul float %lnReturnA, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="587" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %acc_weight_returnA_returnB_add_6 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="588" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="3">
<![CDATA[
:22  %acc_returnA_load = load float* %acc_returnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load"/></StgValue>
</operation>

<operation id="589" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21 = fadd float %acc_returnA_load, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="590" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="3">
<![CDATA[
:26  %acc_returnB_load = load float* %acc_returnB_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load"/></StgValue>
</operation>

<operation id="591" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_22 = fadd float %acc_returnB_load, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="592" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_24 = fmul float %tmp_23, %weight

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="593" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_27 = fmul float %tmp_26, %weight

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="594" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="3">
<![CDATA[
:43  %acc_weight_returnA_load = load float* %acc_weight_returnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load"/></StgValue>
</operation>

<operation id="595" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_30 = fadd float %acc_weight_returnA_load, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="596" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="3">
<![CDATA[
:48  %acc_weight_returnB_load = load float* %acc_weight_returnB_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load"/></StgValue>
</operation>

<operation id="597" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_32 = fadd float %acc_weight_returnB_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="598" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_34 = fmul float %tmp_33, %weight

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="599" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21 = fadd float %acc_returnA_load, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="600" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_22 = fadd float %acc_returnB_load, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="601" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_24 = fmul float %tmp_23, %weight

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="602" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_27 = fmul float %tmp_26, %weight

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="603" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_30 = fadd float %acc_weight_returnA_load, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="604" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_32 = fadd float %acc_weight_returnB_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="605" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_34 = fmul float %tmp_33, %weight

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="606" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21 = fadd float %acc_returnA_load, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="607" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_22 = fadd float %acc_returnB_load, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="608" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_24 = fmul float %tmp_23, %weight

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="609" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_27 = fmul float %tmp_26, %weight

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="610" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_30 = fadd float %acc_weight_returnA_load, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="611" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_32 = fadd float %acc_weight_returnB_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="612" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_34 = fmul float %tmp_33, %weight

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="613" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21 = fadd float %acc_returnA_load, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="614" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_22 = fadd float %acc_returnB_load, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="615" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_24 = fmul float %tmp_23, %weight

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="616" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="3">
<![CDATA[
:32  %acc_weight_returnSquareA_load = load float* %acc_weight_returnSquareA_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load"/></StgValue>
</operation>

<operation id="617" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_27 = fmul float %tmp_26, %weight

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="618" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="3">
<![CDATA[
:38  %acc_weight_returnSquareB_load = load float* %acc_weight_returnSquareB_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load"/></StgValue>
</operation>

<operation id="619" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_30 = fadd float %acc_weight_returnA_load, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="620" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_32 = fadd float %acc_weight_returnB_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="621" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_34 = fmul float %tmp_33, %weight

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="622" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="3">
<![CDATA[
:54  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="623" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21 = fadd float %acc_returnA_load, %lnReturnA

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="624" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:24  store float %tmp_21, float* %acc_returnA_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_22 = fadd float %acc_returnB_load, %lnReturnB

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="626" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:28  store float %tmp_22, float* %acc_returnB_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="3">
<![CDATA[
:32  %acc_weight_returnSquareA_load = load float* %acc_weight_returnSquareA_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load"/></StgValue>
</operation>

<operation id="628" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_25 = fadd float %acc_weight_returnSquareA_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="629" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="3">
<![CDATA[
:38  %acc_weight_returnSquareB_load = load float* %acc_weight_returnSquareB_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load"/></StgValue>
</operation>

<operation id="630" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_28 = fadd float %acc_weight_returnSquareB_load, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="631" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_30 = fadd float %acc_weight_returnA_load, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="632" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:45  store float %tmp_30, float* %acc_weight_returnA_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_32 = fadd float %acc_weight_returnB_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="634" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:50  store float %tmp_32, float* %acc_weight_returnB_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="3">
<![CDATA[
:54  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>

<operation id="636" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_35 = fadd float %acc_weight_returnA_returnB_loa, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="637" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_25 = fadd float %acc_weight_returnSquareA_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="638" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_28 = fadd float %acc_weight_returnSquareB_load, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="639" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_35 = fadd float %acc_weight_returnA_returnB_loa, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="640" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_25 = fadd float %acc_weight_returnSquareA_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="641" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_28 = fadd float %acc_weight_returnSquareB_load, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="642" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_35 = fadd float %acc_weight_returnA_returnB_loa, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="643" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_25 = fadd float %acc_weight_returnSquareA_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="644" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_28 = fadd float %acc_weight_returnSquareB_load, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="645" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_35 = fadd float %acc_weight_returnA_returnB_loa, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="646" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="648" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_25 = fadd float %acc_weight_returnSquareA_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="650" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:34  store float %tmp_25, float* %acc_weight_returnSquareA_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_28 = fadd float %acc_weight_returnSquareB_load, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="652" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:40  store float %tmp_28, float* %acc_weight_returnSquareB_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_35 = fadd float %acc_weight_returnA_returnB_loa, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="654" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:56  store float %tmp_35, float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:57  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str7, i32 %tmp_59) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="656" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="657" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="658" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>

<operation id="659" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="660" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_returnA = phi float [ 0.000000e+00, %9 ], [ %sum_returnA_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="661" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_returnB = phi float [ 0.000000e+00, %9 ], [ %sum_returnB_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_returnB"/></StgValue>
</operation>

<operation id="662" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %sum_weight_returnSquareA = phi float [ 0.000000e+00, %9 ], [ %sum_weight_returnSquareA_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="663" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_weight_returnA = phi float [ 0.000000e+00, %9 ], [ %sum_weight_returnA_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="664" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %sum_weight_returnSquareB = phi float [ 0.000000e+00, %9 ], [ %sum_weight_returnSquareB_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB"/></StgValue>
</operation>

<operation id="665" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %sum_weight_returnB = phi float [ 0.000000e+00, %9 ], [ %sum_weight_returnB_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnB"/></StgValue>
</operation>

<operation id="666" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %sum_weight_returnA_returnB = phi float [ 0.000000e+00, %9 ], [ %sum_weight_returnA_returnB_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="667" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:7  %i2 = phi i3 [ 0, %9 ], [ %i_1, %11 ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="668" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %exitcond = icmp eq i3 %i2, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="669" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %i_1 = add i3 %i2, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="670" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %exitcond, label %12, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_57 = zext i3 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="672" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_returnA_addr_2 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_returnA_addr_2"/></StgValue>
</operation>

<operation id="673" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_returnA_load_1 = load float* %acc_returnA_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load_1"/></StgValue>
</operation>

<operation id="674" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %acc_returnB_addr_2 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_returnB_addr_2"/></StgValue>
</operation>

<operation id="675" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_returnB_load_1 = load float* %acc_returnB_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="676" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_returnA_load_1 = load float* %acc_returnA_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load_1"/></StgValue>
</operation>

<operation id="677" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_returnB_load_1 = load float* %acc_returnB_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load_1"/></StgValue>
</operation>

<operation id="678" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %acc_weight_returnSquareA_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_2"/></StgValue>
</operation>

<operation id="679" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_returnSquareA_load_1 = load float* %acc_weight_returnSquareA_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load_1"/></StgValue>
</operation>

<operation id="680" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %acc_weight_returnA_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_2"/></StgValue>
</operation>

<operation id="681" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_weight_returnA_load_1 = load float* %acc_weight_returnA_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="682" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="683" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_returnB_1 = fadd float %sum_returnB, %acc_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_returnB_1"/></StgValue>
</operation>

<operation id="684" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_returnSquareA_load_1 = load float* %acc_weight_returnSquareA_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load_1"/></StgValue>
</operation>

<operation id="685" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_weight_returnA_load_1 = load float* %acc_weight_returnA_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load_1"/></StgValue>
</operation>

<operation id="686" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %acc_weight_returnSquareB_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_2"/></StgValue>
</operation>

<operation id="687" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="3">
<![CDATA[
:18  %acc_weight_returnSquareB_load_1 = load float* %acc_weight_returnSquareB_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load_1"/></StgValue>
</operation>

<operation id="688" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %acc_weight_returnB_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_2"/></StgValue>
</operation>

<operation id="689" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="3">
<![CDATA[
:21  %acc_weight_returnB_load_1 = load float* %acc_weight_returnB_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load_1"/></StgValue>
</operation>

<operation id="690" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %acc_weight_returnA_returnB_add_7 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_7"/></StgValue>
</operation>

<operation id="691" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="3">
<![CDATA[
:24  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="692" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="693" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_returnB_1 = fadd float %sum_returnB, %acc_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_returnB_1"/></StgValue>
</operation>

<operation id="694" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquareA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="695" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>

<operation id="696" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="3">
<![CDATA[
:18  %acc_weight_returnSquareB_load_1 = load float* %acc_weight_returnSquareB_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load_1"/></StgValue>
</operation>

<operation id="697" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="3">
<![CDATA[
:21  %acc_weight_returnB_load_1 = load float* %acc_weight_returnB_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load_1"/></StgValue>
</operation>

<operation id="698" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="3">
<![CDATA[
:24  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="699" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="700" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_returnB_1 = fadd float %sum_returnB, %acc_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_returnB_1"/></StgValue>
</operation>

<operation id="701" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquareA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="702" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>

<operation id="703" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB_1 = fadd float %sum_weight_returnSquareB, %acc_weight_returnSquareB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB_1"/></StgValue>
</operation>

<operation id="704" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB_1 = fadd float %sum_weight_returnB, %acc_weight_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnB_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="705" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="706" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_returnB_1 = fadd float %sum_returnB, %acc_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_returnB_1"/></StgValue>
</operation>

<operation id="707" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquareA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="708" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>

<operation id="709" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB_1 = fadd float %sum_weight_returnSquareB, %acc_weight_returnSquareB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB_1"/></StgValue>
</operation>

<operation id="710" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB_1 = fadd float %sum_weight_returnB, %acc_weight_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnB_1"/></StgValue>
</operation>

<operation id="711" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB_1 = fadd float %sum_weight_returnA_returnB, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="712" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="713" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_returnB_1 = fadd float %sum_returnB, %acc_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_returnB_1"/></StgValue>
</operation>

<operation id="714" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquareA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="715" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>

<operation id="716" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB_1 = fadd float %sum_weight_returnSquareB, %acc_weight_returnSquareB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB_1"/></StgValue>
</operation>

<operation id="717" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB_1 = fadd float %sum_weight_returnB, %acc_weight_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnB_1"/></StgValue>
</operation>

<operation id="718" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB_1 = fadd float %sum_weight_returnA_returnB, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="719" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquareA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="720" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_returnA_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>

<operation id="721" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB_1 = fadd float %sum_weight_returnSquareB, %acc_weight_returnSquareB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB_1"/></StgValue>
</operation>

<operation id="722" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB_1 = fadd float %sum_weight_returnB, %acc_weight_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnB_1"/></StgValue>
</operation>

<operation id="723" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB_1 = fadd float %sum_weight_returnA_returnB, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="724" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB_1 = fadd float %sum_weight_returnSquareB, %acc_weight_returnSquareB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB_1"/></StgValue>
</operation>

<operation id="725" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB_1 = fadd float %sum_weight_returnB, %acc_weight_returnB_load_1

]]></node>
<StgValue><ssdm name="sum_weight_returnB_1"/></StgValue>
</operation>

<operation id="726" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB_1 = fadd float %sum_weight_returnA_returnB, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="727" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="728" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="730" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB_1 = fadd float %sum_weight_returnA_returnB, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>

<operation id="732" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str8, i32 %tmp_60) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="733" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="734" st_id="109" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="735" st_id="109" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>

<operation id="736" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="33" op_0_bw="32">
<![CDATA[
:25  %tmp_55_cast = sext i32 %counter_1 to i33

]]></node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="737" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:26  %out_correlation4_sum = add i33 %tmp_61_cast, %tmp_55_cast

]]></node>
<StgValue><ssdm name="out_correlation4_sum"/></StgValue>
</operation>

<operation id="738" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="64" op_0_bw="33">
<![CDATA[
:27  %out_correlation4_sum_cast = sext i33 %out_correlation4_sum to i64

]]></node>
<StgValue><ssdm name="out_correlation4_sum_cast"/></StgValue>
</operation>

<operation id="739" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:28  %gmem32_addr_2 = getelementptr float* %gmem32, i64 %out_correlation4_sum_cast

]]></node>
<StgValue><ssdm name="gmem32_addr_2"/></StgValue>
</operation>

<operation id="740" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_56 = add nsw i32 %counter_1, 1

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="741" st_id="110" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="742" st_id="110" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="743" st_id="111" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="744" st_id="111" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="745" st_id="112" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="746" st_id="112" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="747" st_id="113" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="748" st_id="113" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="749" st_id="114" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="750" st_id="114" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="751" st_id="115" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="752" st_id="115" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="753" st_id="116" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="754" st_id="116" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="755" st_id="117" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="756" st_id="117" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="757" st_id="118" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="758" st_id="118" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="759" st_id="119" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="760" st_id="119" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="761" st_id="120" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="762" st_id="120" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="763" st_id="121" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="764" st_id="121" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="765" st_id="122" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="766" st_id="122" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="767" st_id="123" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="768" st_id="123" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="769" st_id="124" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %meanReturn1 = fdiv float %sum_returnA, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn1"/></StgValue>
</operation>

<operation id="770" st_id="124" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %meanReturn2 = fdiv float %sum_returnB, %tmp_2

]]></node>
<StgValue><ssdm name="meanReturn2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="771" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_36 = fmul float %meanReturn1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="772" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_42 = fmul float %meanReturn2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="773" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_48 = fmul float %meanReturn1, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="774" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_36 = fmul float %meanReturn1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="775" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_42 = fmul float %meanReturn2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="776" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_48 = fmul float %meanReturn1, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="777" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_36 = fmul float %meanReturn1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="778" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_42 = fmul float %meanReturn2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="779" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_48 = fmul float %meanReturn1, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="780" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_36 = fmul float %meanReturn1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="781" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_42 = fmul float %meanReturn2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="782" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_48 = fmul float %meanReturn1, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="783" st_id="129" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_37 = fmul float %tmp_36, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="784" st_id="129" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_43 = fmul float %tmp_42, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="785" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_49 = fsub float %sum_weight_returnA_returnB, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="786" st_id="129" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_50 = fmul float %meanReturn2, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="787" st_id="130" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_37 = fmul float %tmp_36, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="788" st_id="130" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_43 = fmul float %tmp_42, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="789" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_49 = fsub float %sum_weight_returnA_returnB, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="790" st_id="130" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_50 = fmul float %meanReturn2, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="791" st_id="131" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_37 = fmul float %tmp_36, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="792" st_id="131" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_43 = fmul float %tmp_42, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="793" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_49 = fsub float %sum_weight_returnA_returnB, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="794" st_id="131" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_50 = fmul float %meanReturn2, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="795" st_id="132" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_37 = fmul float %tmp_36, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="796" st_id="132" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_43 = fmul float %tmp_42, %sum_weight_returnB

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="797" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_49 = fsub float %sum_weight_returnA_returnB, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="798" st_id="132" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_50 = fmul float %meanReturn2, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="799" st_id="133" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_38 = fsub float %sum_weight_returnSquareA, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="800" st_id="133" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_44 = fsub float %sum_weight_returnSquareB, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="801" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_49 = fsub float %sum_weight_returnA_returnB, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="802" st_id="134" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_38 = fsub float %sum_weight_returnSquareA, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="803" st_id="134" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_44 = fsub float %sum_weight_returnSquareB, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="804" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_51 = fsub float %tmp_49, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="805" st_id="135" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_38 = fsub float %sum_weight_returnSquareA, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="806" st_id="135" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_44 = fsub float %sum_weight_returnSquareB, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="807" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_51 = fsub float %tmp_49, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="808" st_id="136" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_38 = fsub float %sum_weight_returnSquareA, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="809" st_id="136" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_44 = fsub float %sum_weight_returnSquareB, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="810" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_51 = fsub float %tmp_49, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="811" st_id="137" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_38 = fsub float %sum_weight_returnSquareA, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="812" st_id="137" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_44 = fsub float %sum_weight_returnSquareB, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="813" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_51 = fsub float %tmp_49, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="814" st_id="138" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="815" st_id="138" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="816" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_51 = fsub float %tmp_49, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="817" st_id="139" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="818" st_id="139" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="819" st_id="139" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="820" st_id="140" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="821" st_id="140" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="822" st_id="140" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="823" st_id="141" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="824" st_id="141" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="825" st_id="141" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="826" st_id="142" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="827" st_id="142" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="828" st_id="142" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="829" st_id="143" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="830" st_id="143" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="831" st_id="143" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="832" st_id="144" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="833" st_id="144" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="834" st_id="144" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="835" st_id="145" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="836" st_id="145" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="837" st_id="145" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="838" st_id="146" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="839" st_id="146" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="840" st_id="146" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="841" st_id="147" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="842" st_id="147" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="843" st_id="147" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="844" st_id="148" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="845" st_id="148" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="846" st_id="148" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="847" st_id="149" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="848" st_id="149" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="849" st_id="149" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="850" st_id="150" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="851" st_id="150" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_40 = fmul float %meanReturn1, %meanReturn1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="852" st_id="150" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="853" st_id="150" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_46 = fmul float %meanReturn2, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="854" st_id="150" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="855" st_id="150" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_53 = fmul float %meanReturn1, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="856" st_id="151" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="857" st_id="151" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_40 = fmul float %meanReturn1, %meanReturn1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="858" st_id="151" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="859" st_id="151" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_46 = fmul float %meanReturn2, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="860" st_id="151" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="861" st_id="151" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_53 = fmul float %meanReturn1, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="862" st_id="152" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="863" st_id="152" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_40 = fmul float %meanReturn1, %meanReturn1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="864" st_id="152" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="865" st_id="152" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_46 = fmul float %meanReturn2, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="866" st_id="152" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="867" st_id="152" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_53 = fmul float %meanReturn1, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="868" st_id="153" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = fdiv float %tmp_38, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="869" st_id="153" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_40 = fmul float %meanReturn1, %meanReturn1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="870" st_id="153" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_45 = fdiv float %tmp_44, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="871" st_id="153" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_46 = fmul float %meanReturn2, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="872" st_id="153" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="873" st_id="153" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_53 = fmul float %meanReturn1, %meanReturn2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="874" st_id="154" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_41 = fadd float %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="875" st_id="154" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_47 = fadd float %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="876" st_id="154" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_52 = fdiv float %tmp_51, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="877" st_id="155" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_41 = fadd float %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="878" st_id="155" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_47 = fadd float %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="879" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %covariance = fadd float %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="880" st_id="156" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_41 = fadd float %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="881" st_id="156" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_47 = fadd float %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="882" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %covariance = fadd float %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="883" st_id="157" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_41 = fadd float %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="884" st_id="157" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_47 = fadd float %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="885" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %covariance = fadd float %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="886" st_id="158" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_41 = fadd float %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="887" st_id="158" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_47 = fadd float %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="888" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %covariance = fadd float %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="889" st_id="159" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="890" st_id="159" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>

<operation id="891" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %covariance = fadd float %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="892" st_id="160" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="893" st_id="160" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="894" st_id="161" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="895" st_id="161" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="896" st_id="162" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="897" st_id="162" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="898" st_id="163" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="899" st_id="163" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="900" st_id="164" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="901" st_id="164" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="902" st_id="165" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="903" st_id="165" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="904" st_id="166" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="905" st_id="166" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="906" st_id="167" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="907" st_id="167" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="908" st_id="168" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="909" st_id="168" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="910" st_id="169" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="911" st_id="169" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="912" st_id="170" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="913" st_id="170" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="914" st_id="171" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="915" st_id="171" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="916" st_id="172" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="917" st_id="172" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="918" st_id="173" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="919" st_id="173" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="920" st_id="174" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %volatilityA = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="921" st_id="174" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %volatilityB = call float @llvm.sqrt.f32(float %tmp_47)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="922" st_id="175" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_54 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="923" st_id="176" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_54 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="924" st_id="177" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_54 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="925" st_id="178" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_54 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="926" st_id="179" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="927" st_id="180" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="928" st_id="181" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="929" st_id="182" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="930" st_id="183" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="931" st_id="184" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="932" st_id="185" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="933" st_id="186" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="934" st_id="187" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="935" st_id="188" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="936" st_id="189" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="937" st_id="190" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="938" st_id="191" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="939" st_id="192" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="940" st_id="193" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="941" st_id="194" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %corr_temp = fdiv float %covariance, %tmp_54

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>

<operation id="942" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %gmem32_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem32_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem32_addr_3_req"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="943" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:30  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem32_addr_2, float %corr_temp, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="944" st_id="196" stage="3" lat="3">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:31  %gmem32_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem32_addr_2)

]]></node>
<StgValue><ssdm name="gmem32_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="945" st_id="197" stage="2" lat="3">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:31  %gmem32_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem32_addr_2)

]]></node>
<StgValue><ssdm name="gmem32_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="946" st_id="198" stage="1" lat="3">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:31  %gmem32_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem32_addr_2)

]]></node>
<StgValue><ssdm name="gmem32_addr_3_resp"/></StgValue>
</operation>

<operation id="947" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:33  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_58) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="948" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
