Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri May  2 19:26:13 2025
| Host         : easternbrown running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2218)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5628)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (9116)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2218)
---------------------------
 There are 2218 register/latch pins with no clock driven by root clock pin: Inst_Clk_div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5628)
---------------------------------------------------
 There are 5628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9116)
---------------------------------
 There are 9116 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.435        0.000                      0                23106        0.009        0.000                      0                23106        3.750        0.000                       0                  9118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.436        0.000                      0                23106        0.251        0.000                      0                23106        3.750        0.000                       0                  9114  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.452        0.000                      0                23106        0.251        0.000                      0                23106        3.750        0.000                       0                  9114  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.436        0.000                      0                23106        0.009        0.000                      0                23106  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.435        0.000                      0                23106        0.009        0.000                      0                23106  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 2.461ns (26.453%)  route 6.842ns (73.547%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.590     7.427    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.753 r  LIF_unit_0/Core_0/apost_dummy[74]_i_2/O
                         net (fo=1, routed)           0.490     8.243    LIF_unit_0/Core_0/apost_dummy[74]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  LIF_unit_0/Core_0/apost_dummy[74]_i_1/O
                         net (fo=1, routed)           0.000     8.367    LIF_unit_0/Core_0/apost_dummy[74]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X58Y30         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[74]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.461ns (26.522%)  route 6.818ns (73.478%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.649     7.486    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.326     7.812 r  LIF_unit_0/Core_0/apost_dummy[92]_i_2/O
                         net (fo=1, routed)           0.407     8.219    LIF_unit_0/Core_0/apost_dummy[92]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.343 r  LIF_unit_0/Core_0/apost_dummy[92]_i_1/O
                         net (fo=1, routed)           0.000     8.343    LIF_unit_0/Core_0/apost_dummy[92]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[92]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.461ns (26.623%)  route 6.783ns (73.377%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.447     7.284    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.610 r  LIF_unit_0/Core_0/apost_dummy[26]_i_2/O
                         net (fo=1, routed)           0.574     8.184    LIF_unit_0/Core_0/apost_dummy[26]_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.308 r  LIF_unit_0/Core_0/apost_dummy[26]_i_1/O
                         net (fo=1, routed)           0.000     8.308    LIF_unit_0/Core_0/apost_dummy[26]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[26]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 2.461ns (26.629%)  route 6.781ns (73.371%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.482     7.319    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.645 r  LIF_unit_0/Core_0/apost_dummy[4]_i_2/O
                         net (fo=1, routed)           0.537     8.182    LIF_unit_0/Core_0/apost_dummy[4]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  LIF_unit_0/Core_0/apost_dummy[4]_i_1/O
                         net (fo=1, routed)           0.000     8.306    LIF_unit_0/Core_0/apost_dummy[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.512     8.536    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/C
                         clock pessimism              0.483     9.019    
                         clock uncertainty           -0.242     8.777    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031     8.808    LIF_unit_0/Core_0/apost_dummy_reg[4]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.461ns (26.647%)  route 6.775ns (73.353%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.475     7.313    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.639 r  LIF_unit_0/Core_0/apost_dummy[79]_i_2/O
                         net (fo=1, routed)           0.537     8.175    LIF_unit_0/Core_0/apost_dummy[79]_i_2_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  LIF_unit_0/Core_0/apost_dummy[79]_i_1/O
                         net (fo=1, routed)           0.000     8.299    LIF_unit_0/Core_0/apost_dummy[79]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511     8.535    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/C
                         clock pessimism              0.483     9.018    
                         clock uncertainty           -0.242     8.776    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.031     8.807    LIF_unit_0/Core_0/apost_dummy_reg[79]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.461ns (26.605%)  route 6.789ns (73.395%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.612     7.450    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.776 r  LIF_unit_0/Core_0/apost_dummy[28]_i_2/O
                         net (fo=1, routed)           0.414     8.190    LIF_unit_0/Core_0/apost_dummy[28]_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  LIF_unit_0/Core_0/apost_dummy[28]_i_1/O
                         net (fo=1, routed)           0.000     8.314    LIF_unit_0/Core_0/apost_dummy[28]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.509     8.533    LIF_unit_0/Core_0/clk_out1
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/C
                         clock pessimism              0.483     9.016    
                         clock uncertainty           -0.242     8.774    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.079     8.853    LIF_unit_0/Core_0/apost_dummy_reg[28]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.461ns (26.746%)  route 6.741ns (73.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.571     7.408    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.734 r  LIF_unit_0/Core_0/apost_dummy[89]_i_2/O
                         net (fo=1, routed)           0.407     8.141    LIF_unit_0/Core_0/apost_dummy[89]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.265 r  LIF_unit_0/Core_0/apost_dummy[89]_i_1/O
                         net (fo=1, routed)           0.000     8.265    LIF_unit_0/Core_0/apost_dummy[89]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.510     8.534    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/C
                         clock pessimism              0.483     9.017    
                         clock uncertainty           -0.242     8.775    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031     8.806    LIF_unit_0/Core_0/apost_dummy_reg[89]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.461ns (26.816%)  route 6.716ns (73.184%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.460     7.298    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.624 r  LIF_unit_0/Core_0/apost_dummy[43]_i_2/O
                         net (fo=1, routed)           0.493     8.117    LIF_unit_0/Core_0/apost_dummy[43]_i_2_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.241 r  LIF_unit_0/Core_0/apost_dummy[43]_i_1/O
                         net (fo=1, routed)           0.000     8.241    LIF_unit_0/Core_0/apost_dummy[43]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.446     8.470    LIF_unit_0/Core_0/clk_out1
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.242     8.711    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.081     8.792    LIF_unit_0/Core_0/apost_dummy_reg[43]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.461ns (26.884%)  route 6.693ns (73.116%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.441     7.278    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.604 r  LIF_unit_0/Core_0/apost_dummy[60]_i_2/O
                         net (fo=1, routed)           0.490     8.094    LIF_unit_0/Core_0/apost_dummy[60]_i_2_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.218 r  LIF_unit_0/Core_0/apost_dummy[60]_i_1/O
                         net (fo=1, routed)           0.000     8.218    LIF_unit_0/Core_0/apost_dummy[60]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.508     8.532    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/C
                         clock pessimism              0.483     9.015    
                         clock uncertainty           -0.242     8.773    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031     8.804    LIF_unit_0/Core_0/apost_dummy_reg[60]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.461ns (27.120%)  route 6.613ns (72.880%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.444     7.281    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.607 r  LIF_unit_0/Core_0/apost_dummy[93]_i_2/O
                         net (fo=1, routed)           0.407     8.014    LIF_unit_0/Core_0/apost_dummy[93]_i_2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  LIF_unit_0/Core_0/apost_dummy[93]_i_1/O
                         net (fo=1, routed)           0.000     8.138    LIF_unit_0/Core_0/apost_dummy[93]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.445     8.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.242     8.710    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.741    LIF_unit_0/Core_0/apost_dummy_reg[93]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_CTRL/clk_out1
    SLICE_X64Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/Q
                         net (fo=9, routed)           0.147    -0.262    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]
    SLICE_X65Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp[4]
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.092    -0.468    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.583    -0.581    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/Q
                         net (fo=7, routed)           0.180    -0.259    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.042    -0.217 r  Inst_UART_RX_CTRL/DELAY_COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp__0[2]
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.851    -0.820    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.107    -0.474    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.251%)  route 0.208ns (52.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.547    -0.617    LIF_unit_0/Core_0/clk_out1
    SLICE_X35Y74         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/Q
                         net (fo=2, routed)           0.208    -0.268    LIF_unit_0/Core_0/weight_FF_reg_n_0_[93][8]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1_n_0
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.812    -0.858    LIF_unit_0/Core_0/clk_out1
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X34Y74         FDSE (Hold_fdse_C_D)         0.121    -0.483    LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.448%)  route 0.191ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.589    -0.575    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y17         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/Q
                         net (fo=1, routed)           0.191    -0.243    Inst_UART_RX_SORTER_INPUT/NI_ST[17]
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.857    -0.814    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.059    -0.503    Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.496%)  route 0.292ns (69.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.566    -0.598    LIF_unit_0/Core_0/clk_out1
    SLICE_X49Y6          FDRE                                         r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/Q
                         net (fo=1, routed)           0.292    -0.178    LIF_unit_0/Core_0/tpre_ram_FF/data_in[3]
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.878    -0.793    LIF_unit_0/Core_0/tpre_ram_FF/clk_out1
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.539    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.101    -0.438    LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.528%)  route 0.198ns (48.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.554    -0.610    LIF_unit_0/Core_0/clk_out1
    SLICE_X14Y77         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/Q
                         net (fo=2, routed)           0.198    -0.248    LIF_unit_0/Core_0/weight_FF_reg_n_0_[26][9]
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.046    -0.202 r  LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1_n_0
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.822    -0.849    LIF_unit_0/Core_0/clk_out1
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X12Y78         FDSE (Hold_fdse_C_D)         0.131    -0.465    LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.593    -0.571    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.232    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Inst_Weight_Tx/uart_txd_ctrl_0/plusOp__1[4]
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.863    -0.807    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121    -0.450    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/Q
                         net (fo=9, routed)           0.188    -0.221    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.178 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.131    -0.442    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.556    -0.608    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.269    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.224 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    Inst_SOUT_Tx/uart_txd_ctrl_0/plusOp__2[2]
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.823    -0.848    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.488    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.553    -0.611    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.300    LIF_unit_0/Core_0/col_index_read_AA_reg[2]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  LIF_unit_0/Core_0/col_index_read_AA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    LIF_unit_0/Core_0/col_index_read_AA0[4]
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.820    -0.851    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.092    -0.519    LIF_unit_0/Core_0/col_index_read_AA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      LIF_unit_0/Core_0/FF_weight_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4      LIF_unit_0/Core_0/FF_weight_ram/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 2.461ns (26.453%)  route 6.842ns (73.547%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.590     7.427    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.753 r  LIF_unit_0/Core_0/apost_dummy[74]_i_2/O
                         net (fo=1, routed)           0.490     8.243    LIF_unit_0/Core_0/apost_dummy[74]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  LIF_unit_0/Core_0/apost_dummy[74]_i_1/O
                         net (fo=1, routed)           0.000     8.367    LIF_unit_0/Core_0/apost_dummy[74]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.226     8.788    
    SLICE_X58Y30         FDRE (Setup_fdre_C_D)        0.031     8.819    LIF_unit_0/Core_0/apost_dummy_reg[74]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.461ns (26.522%)  route 6.818ns (73.478%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.649     7.486    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.326     7.812 r  LIF_unit_0/Core_0/apost_dummy[92]_i_2/O
                         net (fo=1, routed)           0.407     8.219    LIF_unit_0/Core_0/apost_dummy[92]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.343 r  LIF_unit_0/Core_0/apost_dummy[92]_i_1/O
                         net (fo=1, routed)           0.000     8.343    LIF_unit_0/Core_0/apost_dummy[92]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.226     8.788    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.031     8.819    LIF_unit_0/Core_0/apost_dummy_reg[92]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.461ns (26.623%)  route 6.783ns (73.377%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.447     7.284    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.610 r  LIF_unit_0/Core_0/apost_dummy[26]_i_2/O
                         net (fo=1, routed)           0.574     8.184    LIF_unit_0/Core_0/apost_dummy[26]_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.308 r  LIF_unit_0/Core_0/apost_dummy[26]_i_1/O
                         net (fo=1, routed)           0.000     8.308    LIF_unit_0/Core_0/apost_dummy[26]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.226     8.788    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.031     8.819    LIF_unit_0/Core_0/apost_dummy_reg[26]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 2.461ns (26.629%)  route 6.781ns (73.371%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.482     7.319    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.645 r  LIF_unit_0/Core_0/apost_dummy[4]_i_2/O
                         net (fo=1, routed)           0.537     8.182    LIF_unit_0/Core_0/apost_dummy[4]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  LIF_unit_0/Core_0/apost_dummy[4]_i_1/O
                         net (fo=1, routed)           0.000     8.306    LIF_unit_0/Core_0/apost_dummy[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.512     8.536    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/C
                         clock pessimism              0.483     9.019    
                         clock uncertainty           -0.226     8.793    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031     8.824    LIF_unit_0/Core_0/apost_dummy_reg[4]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.461ns (26.647%)  route 6.775ns (73.353%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.475     7.313    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.639 r  LIF_unit_0/Core_0/apost_dummy[79]_i_2/O
                         net (fo=1, routed)           0.537     8.175    LIF_unit_0/Core_0/apost_dummy[79]_i_2_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  LIF_unit_0/Core_0/apost_dummy[79]_i_1/O
                         net (fo=1, routed)           0.000     8.299    LIF_unit_0/Core_0/apost_dummy[79]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511     8.535    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/C
                         clock pessimism              0.483     9.018    
                         clock uncertainty           -0.226     8.792    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.031     8.823    LIF_unit_0/Core_0/apost_dummy_reg[79]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.461ns (26.605%)  route 6.789ns (73.395%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.612     7.450    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.776 r  LIF_unit_0/Core_0/apost_dummy[28]_i_2/O
                         net (fo=1, routed)           0.414     8.190    LIF_unit_0/Core_0/apost_dummy[28]_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  LIF_unit_0/Core_0/apost_dummy[28]_i_1/O
                         net (fo=1, routed)           0.000     8.314    LIF_unit_0/Core_0/apost_dummy[28]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.509     8.533    LIF_unit_0/Core_0/clk_out1
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/C
                         clock pessimism              0.483     9.016    
                         clock uncertainty           -0.226     8.790    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.079     8.869    LIF_unit_0/Core_0/apost_dummy_reg[28]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.461ns (26.746%)  route 6.741ns (73.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.571     7.408    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.734 r  LIF_unit_0/Core_0/apost_dummy[89]_i_2/O
                         net (fo=1, routed)           0.407     8.141    LIF_unit_0/Core_0/apost_dummy[89]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.265 r  LIF_unit_0/Core_0/apost_dummy[89]_i_1/O
                         net (fo=1, routed)           0.000     8.265    LIF_unit_0/Core_0/apost_dummy[89]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.510     8.534    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/C
                         clock pessimism              0.483     9.017    
                         clock uncertainty           -0.226     8.791    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031     8.822    LIF_unit_0/Core_0/apost_dummy_reg[89]
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.461ns (26.816%)  route 6.716ns (73.184%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.460     7.298    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.624 r  LIF_unit_0/Core_0/apost_dummy[43]_i_2/O
                         net (fo=1, routed)           0.493     8.117    LIF_unit_0/Core_0/apost_dummy[43]_i_2_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.241 r  LIF_unit_0/Core_0/apost_dummy[43]_i_1/O
                         net (fo=1, routed)           0.000     8.241    LIF_unit_0/Core_0/apost_dummy[43]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.446     8.470    LIF_unit_0/Core_0/clk_out1
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.226     8.727    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.081     8.808    LIF_unit_0/Core_0/apost_dummy_reg[43]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.461ns (26.884%)  route 6.693ns (73.116%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.441     7.278    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.604 r  LIF_unit_0/Core_0/apost_dummy[60]_i_2/O
                         net (fo=1, routed)           0.490     8.094    LIF_unit_0/Core_0/apost_dummy[60]_i_2_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.218 r  LIF_unit_0/Core_0/apost_dummy[60]_i_1/O
                         net (fo=1, routed)           0.000     8.218    LIF_unit_0/Core_0/apost_dummy[60]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.508     8.532    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/C
                         clock pessimism              0.483     9.015    
                         clock uncertainty           -0.226     8.789    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031     8.820    LIF_unit_0/Core_0/apost_dummy_reg[60]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.461ns (27.120%)  route 6.613ns (72.880%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.444     7.281    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.607 r  LIF_unit_0/Core_0/apost_dummy[93]_i_2/O
                         net (fo=1, routed)           0.407     8.014    LIF_unit_0/Core_0/apost_dummy[93]_i_2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  LIF_unit_0/Core_0/apost_dummy[93]_i_1/O
                         net (fo=1, routed)           0.000     8.138    LIF_unit_0/Core_0/apost_dummy[93]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.445     8.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.226     8.726    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.757    LIF_unit_0/Core_0/apost_dummy_reg[93]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_CTRL/clk_out1
    SLICE_X64Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/Q
                         net (fo=9, routed)           0.147    -0.262    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]
    SLICE_X65Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp[4]
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.092    -0.468    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.583    -0.581    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/Q
                         net (fo=7, routed)           0.180    -0.259    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.042    -0.217 r  Inst_UART_RX_CTRL/DELAY_COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp__0[2]
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.851    -0.820    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.107    -0.474    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.251%)  route 0.208ns (52.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.547    -0.617    LIF_unit_0/Core_0/clk_out1
    SLICE_X35Y74         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/Q
                         net (fo=2, routed)           0.208    -0.268    LIF_unit_0/Core_0/weight_FF_reg_n_0_[93][8]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1_n_0
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.812    -0.858    LIF_unit_0/Core_0/clk_out1
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X34Y74         FDSE (Hold_fdse_C_D)         0.121    -0.483    LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.448%)  route 0.191ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.589    -0.575    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y17         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/Q
                         net (fo=1, routed)           0.191    -0.243    Inst_UART_RX_SORTER_INPUT/NI_ST[17]
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.857    -0.814    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.059    -0.503    Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.496%)  route 0.292ns (69.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.566    -0.598    LIF_unit_0/Core_0/clk_out1
    SLICE_X49Y6          FDRE                                         r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/Q
                         net (fo=1, routed)           0.292    -0.178    LIF_unit_0/Core_0/tpre_ram_FF/data_in[3]
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.878    -0.793    LIF_unit_0/Core_0/tpre_ram_FF/clk_out1
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.539    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.101    -0.438    LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.528%)  route 0.198ns (48.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.554    -0.610    LIF_unit_0/Core_0/clk_out1
    SLICE_X14Y77         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/Q
                         net (fo=2, routed)           0.198    -0.248    LIF_unit_0/Core_0/weight_FF_reg_n_0_[26][9]
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.046    -0.202 r  LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1_n_0
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.822    -0.849    LIF_unit_0/Core_0/clk_out1
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X12Y78         FDSE (Hold_fdse_C_D)         0.131    -0.465    LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.593    -0.571    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.232    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Inst_Weight_Tx/uart_txd_ctrl_0/plusOp__1[4]
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.863    -0.807    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121    -0.450    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/Q
                         net (fo=9, routed)           0.188    -0.221    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.178 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.131    -0.442    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.556    -0.608    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.269    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.224 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    Inst_SOUT_Tx/uart_txd_ctrl_0/plusOp__2[2]
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.823    -0.848    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.488    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.553    -0.611    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.300    LIF_unit_0/Core_0/col_index_read_AA_reg[2]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  LIF_unit_0/Core_0/col_index_read_AA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    LIF_unit_0/Core_0/col_index_read_AA0[4]
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.820    -0.851    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.092    -0.519    LIF_unit_0/Core_0/col_index_read_AA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5      LIF_unit_0/Core_0/AA_weight_ram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13     LIF_unit_0/Core_0/AA_weight_ram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      LIF_unit_0/Core_0/FF_weight_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4      LIF_unit_0/Core_0/FF_weight_ram/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31     LIF_unit_0/Core_0/vthr_in_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 2.461ns (26.453%)  route 6.842ns (73.547%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.590     7.427    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.753 r  LIF_unit_0/Core_0/apost_dummy[74]_i_2/O
                         net (fo=1, routed)           0.490     8.243    LIF_unit_0/Core_0/apost_dummy[74]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  LIF_unit_0/Core_0/apost_dummy[74]_i_1/O
                         net (fo=1, routed)           0.000     8.367    LIF_unit_0/Core_0/apost_dummy[74]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X58Y30         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[74]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.461ns (26.522%)  route 6.818ns (73.478%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.649     7.486    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.326     7.812 r  LIF_unit_0/Core_0/apost_dummy[92]_i_2/O
                         net (fo=1, routed)           0.407     8.219    LIF_unit_0/Core_0/apost_dummy[92]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.343 r  LIF_unit_0/Core_0/apost_dummy[92]_i_1/O
                         net (fo=1, routed)           0.000     8.343    LIF_unit_0/Core_0/apost_dummy[92]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[92]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.461ns (26.623%)  route 6.783ns (73.377%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.447     7.284    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.610 r  LIF_unit_0/Core_0/apost_dummy[26]_i_2/O
                         net (fo=1, routed)           0.574     8.184    LIF_unit_0/Core_0/apost_dummy[26]_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.308 r  LIF_unit_0/Core_0/apost_dummy[26]_i_1/O
                         net (fo=1, routed)           0.000     8.308    LIF_unit_0/Core_0/apost_dummy[26]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[26]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 2.461ns (26.629%)  route 6.781ns (73.371%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.482     7.319    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.645 r  LIF_unit_0/Core_0/apost_dummy[4]_i_2/O
                         net (fo=1, routed)           0.537     8.182    LIF_unit_0/Core_0/apost_dummy[4]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  LIF_unit_0/Core_0/apost_dummy[4]_i_1/O
                         net (fo=1, routed)           0.000     8.306    LIF_unit_0/Core_0/apost_dummy[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.512     8.536    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/C
                         clock pessimism              0.483     9.019    
                         clock uncertainty           -0.242     8.777    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031     8.808    LIF_unit_0/Core_0/apost_dummy_reg[4]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.461ns (26.647%)  route 6.775ns (73.353%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.475     7.313    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.639 r  LIF_unit_0/Core_0/apost_dummy[79]_i_2/O
                         net (fo=1, routed)           0.537     8.175    LIF_unit_0/Core_0/apost_dummy[79]_i_2_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  LIF_unit_0/Core_0/apost_dummy[79]_i_1/O
                         net (fo=1, routed)           0.000     8.299    LIF_unit_0/Core_0/apost_dummy[79]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511     8.535    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/C
                         clock pessimism              0.483     9.018    
                         clock uncertainty           -0.242     8.776    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.031     8.807    LIF_unit_0/Core_0/apost_dummy_reg[79]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.461ns (26.605%)  route 6.789ns (73.395%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.612     7.450    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.776 r  LIF_unit_0/Core_0/apost_dummy[28]_i_2/O
                         net (fo=1, routed)           0.414     8.190    LIF_unit_0/Core_0/apost_dummy[28]_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  LIF_unit_0/Core_0/apost_dummy[28]_i_1/O
                         net (fo=1, routed)           0.000     8.314    LIF_unit_0/Core_0/apost_dummy[28]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.509     8.533    LIF_unit_0/Core_0/clk_out1
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/C
                         clock pessimism              0.483     9.016    
                         clock uncertainty           -0.242     8.774    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.079     8.853    LIF_unit_0/Core_0/apost_dummy_reg[28]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.461ns (26.746%)  route 6.741ns (73.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.571     7.408    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.734 r  LIF_unit_0/Core_0/apost_dummy[89]_i_2/O
                         net (fo=1, routed)           0.407     8.141    LIF_unit_0/Core_0/apost_dummy[89]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.265 r  LIF_unit_0/Core_0/apost_dummy[89]_i_1/O
                         net (fo=1, routed)           0.000     8.265    LIF_unit_0/Core_0/apost_dummy[89]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.510     8.534    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/C
                         clock pessimism              0.483     9.017    
                         clock uncertainty           -0.242     8.775    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031     8.806    LIF_unit_0/Core_0/apost_dummy_reg[89]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.461ns (26.816%)  route 6.716ns (73.184%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.460     7.298    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.624 r  LIF_unit_0/Core_0/apost_dummy[43]_i_2/O
                         net (fo=1, routed)           0.493     8.117    LIF_unit_0/Core_0/apost_dummy[43]_i_2_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.241 r  LIF_unit_0/Core_0/apost_dummy[43]_i_1/O
                         net (fo=1, routed)           0.000     8.241    LIF_unit_0/Core_0/apost_dummy[43]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.446     8.470    LIF_unit_0/Core_0/clk_out1
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.242     8.711    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.081     8.792    LIF_unit_0/Core_0/apost_dummy_reg[43]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.461ns (26.884%)  route 6.693ns (73.116%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.441     7.278    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.604 r  LIF_unit_0/Core_0/apost_dummy[60]_i_2/O
                         net (fo=1, routed)           0.490     8.094    LIF_unit_0/Core_0/apost_dummy[60]_i_2_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.218 r  LIF_unit_0/Core_0/apost_dummy[60]_i_1/O
                         net (fo=1, routed)           0.000     8.218    LIF_unit_0/Core_0/apost_dummy[60]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.508     8.532    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/C
                         clock pessimism              0.483     9.015    
                         clock uncertainty           -0.242     8.773    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031     8.804    LIF_unit_0/Core_0/apost_dummy_reg[60]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.461ns (27.120%)  route 6.613ns (72.880%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.444     7.281    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.607 r  LIF_unit_0/Core_0/apost_dummy[93]_i_2/O
                         net (fo=1, routed)           0.407     8.014    LIF_unit_0/Core_0/apost_dummy[93]_i_2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  LIF_unit_0/Core_0/apost_dummy[93]_i_1/O
                         net (fo=1, routed)           0.000     8.138    LIF_unit_0/Core_0/apost_dummy[93]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.445     8.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.242     8.710    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.741    LIF_unit_0/Core_0/apost_dummy_reg[93]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_CTRL/clk_out1
    SLICE_X64Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/Q
                         net (fo=9, routed)           0.147    -0.262    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]
    SLICE_X65Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp[4]
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.092    -0.225    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.583    -0.581    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/Q
                         net (fo=7, routed)           0.180    -0.259    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.042    -0.217 r  Inst_UART_RX_CTRL/DELAY_COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp__0[2]
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.851    -0.820    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.107    -0.231    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.251%)  route 0.208ns (52.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.547    -0.617    LIF_unit_0/Core_0/clk_out1
    SLICE_X35Y74         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/Q
                         net (fo=2, routed)           0.208    -0.268    LIF_unit_0/Core_0/weight_FF_reg_n_0_[93][8]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1_n_0
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.812    -0.858    LIF_unit_0/Core_0/clk_out1
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X34Y74         FDSE (Hold_fdse_C_D)         0.121    -0.240    LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.448%)  route 0.191ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.589    -0.575    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y17         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/Q
                         net (fo=1, routed)           0.191    -0.243    Inst_UART_RX_SORTER_INPUT/NI_ST[17]
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.857    -0.814    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.059    -0.260    Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.496%)  route 0.292ns (69.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.566    -0.598    LIF_unit_0/Core_0/clk_out1
    SLICE_X49Y6          FDRE                                         r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/Q
                         net (fo=1, routed)           0.292    -0.178    LIF_unit_0/Core_0/tpre_ram_FF/data_in[3]
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.878    -0.793    LIF_unit_0/Core_0/tpre_ram_FF/clk_out1
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.242    -0.297    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.101    -0.196    LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.528%)  route 0.198ns (48.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.554    -0.610    LIF_unit_0/Core_0/clk_out1
    SLICE_X14Y77         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/Q
                         net (fo=2, routed)           0.198    -0.248    LIF_unit_0/Core_0/weight_FF_reg_n_0_[26][9]
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.046    -0.202 r  LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1_n_0
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.822    -0.849    LIF_unit_0/Core_0/clk_out1
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X12Y78         FDSE (Hold_fdse_C_D)         0.131    -0.222    LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.593    -0.571    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.232    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Inst_Weight_Tx/uart_txd_ctrl_0/plusOp__1[4]
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.863    -0.807    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121    -0.207    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/Q
                         net (fo=9, routed)           0.188    -0.221    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.178 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.131    -0.199    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.556    -0.608    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.269    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.224 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    Inst_SOUT_Tx/uart_txd_ctrl_0/plusOp__2[2]
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.823    -0.848    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                         clock pessimism              0.240    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.245    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.553    -0.611    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.300    LIF_unit_0/Core_0/col_index_read_AA_reg[2]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  LIF_unit_0/Core_0/col_index_read_AA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    LIF_unit_0/Core_0/col_index_read_AA0[4]
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.820    -0.851    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/C
                         clock pessimism              0.240    -0.611    
                         clock uncertainty            0.242    -0.368    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.092    -0.276    LIF_unit_0/Core_0/col_index_read_AA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 2.461ns (26.453%)  route 6.842ns (73.547%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.590     7.427    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.753 r  LIF_unit_0/Core_0/apost_dummy[74]_i_2/O
                         net (fo=1, routed)           0.490     8.243    LIF_unit_0/Core_0/apost_dummy[74]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  LIF_unit_0/Core_0/apost_dummy[74]_i_1/O
                         net (fo=1, routed)           0.000     8.367    LIF_unit_0/Core_0/apost_dummy[74]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.771    
    SLICE_X58Y30         FDRE (Setup_fdre_C_D)        0.031     8.802    LIF_unit_0/Core_0/apost_dummy_reg[74]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.461ns (26.522%)  route 6.818ns (73.478%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.649     7.486    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.326     7.812 r  LIF_unit_0/Core_0/apost_dummy[92]_i_2/O
                         net (fo=1, routed)           0.407     8.219    LIF_unit_0/Core_0/apost_dummy[92]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.343 r  LIF_unit_0/Core_0/apost_dummy[92]_i_1/O
                         net (fo=1, routed)           0.000     8.343    LIF_unit_0/Core_0/apost_dummy[92]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.771    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.031     8.802    LIF_unit_0/Core_0/apost_dummy_reg[92]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.461ns (26.623%)  route 6.783ns (73.377%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.447     7.284    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.610 r  LIF_unit_0/Core_0/apost_dummy[26]_i_2/O
                         net (fo=1, routed)           0.574     8.184    LIF_unit_0/Core_0/apost_dummy[26]_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.308 r  LIF_unit_0/Core_0/apost_dummy[26]_i_1/O
                         net (fo=1, routed)           0.000     8.308    LIF_unit_0/Core_0/apost_dummy[26]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507     8.531    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/C
                         clock pessimism              0.483     9.014    
                         clock uncertainty           -0.242     8.771    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.031     8.802    LIF_unit_0/Core_0/apost_dummy_reg[26]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 2.461ns (26.629%)  route 6.781ns (73.371%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.482     7.319    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.645 r  LIF_unit_0/Core_0/apost_dummy[4]_i_2/O
                         net (fo=1, routed)           0.537     8.182    LIF_unit_0/Core_0/apost_dummy[4]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  LIF_unit_0/Core_0/apost_dummy[4]_i_1/O
                         net (fo=1, routed)           0.000     8.306    LIF_unit_0/Core_0/apost_dummy[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.512     8.536    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/C
                         clock pessimism              0.483     9.019    
                         clock uncertainty           -0.242     8.776    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031     8.807    LIF_unit_0/Core_0/apost_dummy_reg[4]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.461ns (26.647%)  route 6.775ns (73.353%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.475     7.313    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.639 r  LIF_unit_0/Core_0/apost_dummy[79]_i_2/O
                         net (fo=1, routed)           0.537     8.175    LIF_unit_0/Core_0/apost_dummy[79]_i_2_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  LIF_unit_0/Core_0/apost_dummy[79]_i_1/O
                         net (fo=1, routed)           0.000     8.299    LIF_unit_0/Core_0/apost_dummy[79]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511     8.535    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/C
                         clock pessimism              0.483     9.018    
                         clock uncertainty           -0.242     8.775    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.031     8.806    LIF_unit_0/Core_0/apost_dummy_reg[79]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.461ns (26.605%)  route 6.789ns (73.395%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.612     7.450    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.776 r  LIF_unit_0/Core_0/apost_dummy[28]_i_2/O
                         net (fo=1, routed)           0.414     8.190    LIF_unit_0/Core_0/apost_dummy[28]_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.314 r  LIF_unit_0/Core_0/apost_dummy[28]_i_1/O
                         net (fo=1, routed)           0.000     8.314    LIF_unit_0/Core_0/apost_dummy[28]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.509     8.533    LIF_unit_0/Core_0/clk_out1
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/C
                         clock pessimism              0.483     9.016    
                         clock uncertainty           -0.242     8.773    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.079     8.852    LIF_unit_0/Core_0/apost_dummy_reg[28]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.461ns (26.746%)  route 6.741ns (73.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.571     7.408    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.734 r  LIF_unit_0/Core_0/apost_dummy[89]_i_2/O
                         net (fo=1, routed)           0.407     8.141    LIF_unit_0/Core_0/apost_dummy[89]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.265 r  LIF_unit_0/Core_0/apost_dummy[89]_i_1/O
                         net (fo=1, routed)           0.000     8.265    LIF_unit_0/Core_0/apost_dummy[89]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.510     8.534    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/C
                         clock pessimism              0.483     9.017    
                         clock uncertainty           -0.242     8.774    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031     8.805    LIF_unit_0/Core_0/apost_dummy_reg[89]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.461ns (26.816%)  route 6.716ns (73.184%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.460     7.298    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.624 r  LIF_unit_0/Core_0/apost_dummy[43]_i_2/O
                         net (fo=1, routed)           0.493     8.117    LIF_unit_0/Core_0/apost_dummy[43]_i_2_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.241 r  LIF_unit_0/Core_0/apost_dummy[43]_i_1/O
                         net (fo=1, routed)           0.000     8.241    LIF_unit_0/Core_0/apost_dummy[43]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.446     8.470    LIF_unit_0/Core_0/clk_out1
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.242     8.710    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.081     8.791    LIF_unit_0/Core_0/apost_dummy_reg[43]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.461ns (26.884%)  route 6.693ns (73.116%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.441     7.278    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.326     7.604 r  LIF_unit_0/Core_0/apost_dummy[60]_i_2/O
                         net (fo=1, routed)           0.490     8.094    LIF_unit_0/Core_0/apost_dummy[60]_i_2_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.218 r  LIF_unit_0/Core_0/apost_dummy[60]_i_1/O
                         net (fo=1, routed)           0.000     8.218    LIF_unit_0/Core_0/apost_dummy[60]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.508     8.532    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[60]/C
                         clock pessimism              0.483     9.015    
                         clock uncertainty           -0.242     8.772    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031     8.803    LIF_unit_0/Core_0/apost_dummy_reg[60]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.461ns (27.120%)  route 6.613ns (72.880%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.557    -0.936    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y59         FDSE                                         r  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.419    -0.517 f  LIF_unit_0/Core_0/tpost_dummy_reg[92][5]/Q
                         net (fo=1, routed)           0.836     0.318    LIF_unit_0/Core_0/tpost_dummy_reg_n_0_[92][5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.296     0.614 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65/O
                         net (fo=1, routed)           0.845     1.460    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_65_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30/O
                         net (fo=1, routed)           0.000     1.584    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_30_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.801 r  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8/O
                         net (fo=1, routed)           1.297     3.098    LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_8_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     4.158    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.282 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     4.282    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023     5.685    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.837 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.444     7.281    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     7.607 r  LIF_unit_0/Core_0/apost_dummy[93]_i_2/O
                         net (fo=1, routed)           0.407     8.014    LIF_unit_0/Core_0/apost_dummy[93]_i_2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  LIF_unit_0/Core_0/apost_dummy[93]_i_1/O
                         net (fo=1, routed)           0.000     8.138    LIF_unit_0/Core_0/apost_dummy[93]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.445     8.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X57Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[93]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.242     8.709    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.740    LIF_unit_0/Core_0/apost_dummy_reg[93]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_CTRL/clk_out1
    SLICE_X64Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]/Q
                         net (fo=9, routed)           0.147    -0.262    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[0]
    SLICE_X65Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  Inst_UART_RX_CTRL/GET_BIT_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp[4]
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y15         FDRE                                         r  Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.092    -0.225    Inst_UART_RX_CTRL/GET_BIT_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.583    -0.581    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]/Q
                         net (fo=7, routed)           0.180    -0.259    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.042    -0.217 r  Inst_UART_RX_CTRL/DELAY_COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Inst_UART_RX_CTRL/plusOp__0[2]
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.851    -0.820    Inst_UART_RX_CTRL/clk_out1
    SLICE_X65Y23         FDRE                                         r  Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.107    -0.231    Inst_UART_RX_CTRL/DELAY_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.251%)  route 0.208ns (52.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.547    -0.617    LIF_unit_0/Core_0/clk_out1
    SLICE_X35Y74         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LIF_unit_0/Core_0/weight_FF_reg[93][8]/Q
                         net (fo=2, routed)           0.208    -0.268    LIF_unit_0/Core_0/weight_FF_reg_n_0_[93][8]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    LIF_unit_0/Core_0/weight_FF_prev[93][8]_i_1_n_0
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.812    -0.858    LIF_unit_0/Core_0/clk_out1
    SLICE_X34Y74         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X34Y74         FDSE (Hold_fdse_C_D)         0.121    -0.240    LIF_unit_0/Core_0/weight_FF_prev_reg[93][8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.448%)  route 0.191ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.589    -0.575    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y17         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_UART_RX_SORTER_INPUT/NI_ST_reg[17]/Q
                         net (fo=1, routed)           0.191    -0.243    Inst_UART_RX_SORTER_INPUT/NI_ST[17]
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.857    -0.814    Inst_UART_RX_SORTER_INPUT/clk_out1
    SLICE_X63Y18         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.059    -0.260    Inst_UART_RX_SORTER_INPUT/Din_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.496%)  route 0.292ns (69.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.566    -0.598    LIF_unit_0/Core_0/clk_out1
    SLICE_X49Y6          FDRE                                         r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  LIF_unit_0/Core_0/tpre_write_data_FF_reg[3]/Q
                         net (fo=1, routed)           0.292    -0.178    LIF_unit_0/Core_0/tpre_ram_FF/data_in[3]
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.878    -0.793    LIF_unit_0/Core_0/tpre_ram_FF/clk_out1
    RAMB36_X1Y0          RAMB36E1                                     r  LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.242    -0.297    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.101    -0.196    LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.528%)  route 0.198ns (48.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.554    -0.610    LIF_unit_0/Core_0/clk_out1
    SLICE_X14Y77         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  LIF_unit_0/Core_0/weight_FF_reg[26][9]/Q
                         net (fo=2, routed)           0.198    -0.248    LIF_unit_0/Core_0/weight_FF_reg_n_0_[26][9]
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.046    -0.202 r  LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    LIF_unit_0/Core_0/weight_FF_prev[26][9]_i_1_n_0
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.822    -0.849    LIF_unit_0/Core_0/clk_out1
    SLICE_X12Y78         FDSE                                         r  LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X12Y78         FDSE (Hold_fdse_C_D)         0.131    -0.222    LIF_unit_0/Core_0/weight_FF_prev_reg[26][9]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.593    -0.571    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.232    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Inst_Weight_Tx/uart_txd_ctrl_0/plusOp__1[4]
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.863    -0.807    Inst_Weight_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X2Y53          FDRE                                         r  Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121    -0.207    Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.591    -0.573    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/Q
                         net (fo=9, routed)           0.188    -0.221    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.178 r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.860    -0.811    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y12         FDRE                                         r  Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.131    -0.199    Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.556    -0.608    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.269    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.224 r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    Inst_SOUT_Tx/uart_txd_ctrl_0/plusOp__2[2]
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.823    -0.848    Inst_SOUT_Tx/uart_txd_ctrl_0/clk_out1
    SLICE_X12Y22         FDRE                                         r  Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]/C
                         clock pessimism              0.240    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.245    Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.553    -0.611    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  LIF_unit_0/Core_0/col_index_read_AA_reg[2]/Q
                         net (fo=7, routed)           0.170    -0.300    LIF_unit_0/Core_0/col_index_read_AA_reg[2]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  LIF_unit_0/Core_0/col_index_read_AA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    LIF_unit_0/Core_0/col_index_read_AA0[4]
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.820    -0.851    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  LIF_unit_0/Core_0/col_index_read_AA_reg[4]/C
                         clock pessimism              0.240    -0.611    
                         clock uncertainty            0.242    -0.368    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.092    -0.276    LIF_unit_0/Core_0/col_index_read_AA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.022    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5528 Endpoints
Min Delay          5528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[52][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 1.076ns (5.739%)  route 17.672ns (94.261%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.383    18.748    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y122        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[52][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[52][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 1.076ns (5.739%)  route 17.672ns (94.261%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.383    18.748    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y122        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[52][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[52][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 1.076ns (5.739%)  route 17.672ns (94.261%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.383    18.748    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y122        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[52][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[52][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 1.076ns (5.739%)  route 17.672ns (94.261%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.383    18.748    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y122        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[52][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[52][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 1.076ns (5.739%)  route 17.672ns (94.261%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.383    18.748    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y122        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[52][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[48][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.744ns  (logic 1.076ns (5.741%)  route 17.668ns (94.259%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.379    18.744    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X17Y122        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[48][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[51][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.598ns  (logic 1.076ns (5.786%)  route 17.522ns (94.214%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.233    18.598    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X17Y121        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[51][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[48][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.588ns  (logic 1.076ns (5.789%)  route 17.512ns (94.211%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.223    18.588    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y121        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[48][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[48][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.588ns  (logic 1.076ns (5.789%)  route 17.512ns (94.211%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.223    18.588    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y121        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[48][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[51][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.588ns  (logic 1.076ns (5.789%)  route 17.512ns (94.211%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LIF_unit_0/Core_0/current_neuron_index_int_reg[10]/Q
                         net (fo=36, routed)          1.701     2.157    LIF_unit_0/Core_0/current_neuron_index_int_reg[10]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.281 f  LIF_unit_0/Core_0/Sin_internal[7]_i_15/O
                         net (fo=3, routed)           0.965     3.246    LIF_unit_0/Core_0/Sin_internal[7]_i_15_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.370 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6/O
                         net (fo=2, routed)           0.761     4.131    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4/O
                         net (fo=1, routed)           0.567     4.822    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.946 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2/O
                         net (fo=1, routed)           0.294     5.240    LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_2_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.364 r  LIF_unit_0/Core_0/spikes_L_prev[0][7]_i_1/O
                         net (fo=1537, routed)       13.223    18.588    LIF_unit_0/Core_0/spikes_L_prev[0]_197
    SLICE_X16Y121        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[51][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[68][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[68][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[68][7]/C
    SLICE_X26Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[68][7]/Q
                         net (fo=2, routed)           0.059     0.187    LIF_unit_0/Core_0/spikes_L_reg[68]_746[7]
    SLICE_X27Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[68][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[73][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[73][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y109        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[73][7]/C
    SLICE_X17Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[73][7]/Q
                         net (fo=2, routed)           0.073     0.201    LIF_unit_0/Core_0/spikes_L_reg[73]_751[7]
    SLICE_X16Y109        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[73][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[93][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[93][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[93][7]/C
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[93][7]/Q
                         net (fo=2, routed)           0.073     0.201    LIF_unit_0/Core_0/spikes_L_reg[93]_771[7]
    SLICE_X34Y110        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[93][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[27][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[27][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[27][7]/C
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[27][7]/Q
                         net (fo=2, routed)           0.075     0.203    LIF_unit_0/Core_0/spikes_L_reg[27]_705[7]
    SLICE_X54Y101        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[28][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[28][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.504%)  route 0.065ns (31.496%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[28][3]/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Core_0/spikes_L_reg[28][3]/Q
                         net (fo=5, routed)           0.065     0.206    LIF_unit_0/Core_0/spikes_L_reg[28]_706[3]
    SLICE_X59Y99         FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[28][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[30][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[30][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.344%)  route 0.088ns (40.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[30][2]/C
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[30][2]/Q
                         net (fo=6, routed)           0.088     0.216    LIF_unit_0/Core_0/spikes_L_reg[30]_708[2]
    SLICE_X62Y98         FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[74][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[74][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.545%)  route 0.091ns (41.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[74][2]/C
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[74][2]/Q
                         net (fo=6, routed)           0.091     0.219    LIF_unit_0/Core_0/spikes_L_reg[74]_752[2]
    SLICE_X18Y112        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[74][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[48][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[48][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.292%)  route 0.078ns (35.708%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[48][5]/C
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Core_0/spikes_L_reg[48][5]/Q
                         net (fo=3, routed)           0.078     0.219    LIF_unit_0/Core_0/spikes_L_reg[48]_726[5]
    SLICE_X14Y120        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Isyn_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/Isyn_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE                         0.000     0.000 r  LIF_unit_0/Isyn_in_reg[0]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Isyn_in_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    LIF_unit_0/Core_0/Isyn_in_reg[17]_0[0]
    SLICE_X6Y35          FDRE                                         r  LIF_unit_0/Core_0/Isyn_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/spikes_L_reg[95][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/spikes_L_prev_reg[95][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.441%)  route 0.103ns (44.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/spikes_L_reg[95][4]/C
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Core_0/spikes_L_reg[95][4]/Q
                         net (fo=4, routed)           0.103     0.231    LIF_unit_0/Core_0/spikes_L_reg[95]_773[4]
    SLICE_X30Y111        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_prev_reg[95][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay          1275 Endpoints
Min Delay          1275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.147ns  (logic 2.832ns (20.018%)  route 11.315ns (79.982%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.584    13.207    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X20Y108        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 2.832ns (20.024%)  route 11.311ns (79.976%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.580    13.203    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X25Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 2.832ns (20.024%)  route 11.311ns (79.976%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.580    13.203    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X25Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.130ns  (logic 2.832ns (20.043%)  route 11.298ns (79.957%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.567    13.190    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X20Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.130ns  (logic 2.832ns (20.043%)  route 11.298ns (79.957%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.567    13.190    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X20Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.367ns (53.512%)  route 0.319ns (46.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.428    -1.548    LIF_unit_0/clk_out1
    SLICE_X31Y25         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  LIF_unit_0/DEBUG_PARAMS_reg[0][14]/Q
                         net (fo=1, routed)           0.319    -0.862    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[14]
    SLICE_X32Y24         FDRE                                         r  LIF_unit_0/Iin_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.700ns  (logic 0.418ns (59.751%)  route 0.282ns (40.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.427    -1.549    LIF_unit_0/clk_out1
    SLICE_X34Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  LIF_unit_0/DEBUG_PARAMS_reg[0][15]/Q
                         net (fo=1, routed)           0.282    -0.849    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[15]
    SLICE_X34Y25         FDRE                                         r  LIF_unit_0/Iin_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.763ns  (logic 0.367ns (48.118%)  route 0.396ns (51.882%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.430    -1.546    LIF_unit_0/clk_out1
    SLICE_X32Y23         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.179 r  LIF_unit_0/DEBUG_PARAMS_reg[0][3]/Q
                         net (fo=1, routed)           0.396    -0.783    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[3]
    SLICE_X32Y24         FDRE                                         r  LIF_unit_0/Iin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.772ns  (logic 0.367ns (47.541%)  route 0.405ns (52.459%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.428    -1.548    LIF_unit_0/clk_out1
    SLICE_X31Y25         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  LIF_unit_0/DEBUG_PARAMS_reg[0][6]/Q
                         net (fo=1, routed)           0.405    -0.776    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[6]
    SLICE_X32Y27         FDRE                                         r  LIF_unit_0/Iin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/tau_mem_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/PORT_vout_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.641ns (81.491%)  route 0.146ns (18.509%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.442    -1.534    LIF_unit_0/Core_0/clk_out1
    SLICE_X33Y38         FDRE                                         r  LIF_unit_0/Core_0/tau_mem_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  LIF_unit_0/Core_0/tau_mem_reg[8][12]/Q
                         net (fo=3, routed)           0.146    -1.021    LIF_unit_0/Core_0/tau_mem_reg[8]_485[12]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.100    -0.921 r  LIF_unit_0/Core_0/PORT_vout[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.921    LIF_unit_0/Core_0/PORT_vout[15]_i_8_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.747 r  LIF_unit_0/Core_0/PORT_vout_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.747    LIF_unit_0/Core_0/PORT_vout_reg[15]_i_1_n_6
    SLICE_X32Y38         FDRE                                         r  LIF_unit_0/Core_0/PORT_vout_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/tau_mem_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/PORT_vout_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.641ns (81.491%)  route 0.146ns (18.509%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.443    -1.533    LIF_unit_0/Core_0/clk_out1
    SLICE_X33Y39         FDRE                                         r  LIF_unit_0/Core_0/tau_mem_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  LIF_unit_0/Core_0/tau_mem_reg[8][16]/Q
                         net (fo=2, routed)           0.146    -1.020    LIF_unit_0/Core_0/tau_mem_reg[8]_485[16]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.100    -0.920 r  LIF_unit_0/Core_0/PORT_vout[17]_i_4/O
                         net (fo=1, routed)           0.000    -0.920    LIF_unit_0/Core_0/PORT_vout[17]_i_4_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.746 r  LIF_unit_0/Core_0/PORT_vout_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.746    LIF_unit_0/Core_0/PORT_vout_reg[17]_i_2_n_6
    SLICE_X32Y39         FDRE                                         r  LIF_unit_0/Core_0/PORT_vout_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.385ns (47.426%)  route 0.427ns (52.574%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.427    -1.549    LIF_unit_0/clk_out1
    SLICE_X34Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.385    -1.164 r  LIF_unit_0/DEBUG_PARAMS_reg[0][7]/Q
                         net (fo=1, routed)           0.427    -0.737    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[7]
    SLICE_X34Y25         FDRE                                         r  LIF_unit_0/Iin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.418ns (51.030%)  route 0.401ns (48.970%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.427    -1.549    LIF_unit_0/clk_out1
    SLICE_X34Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  LIF_unit_0/DEBUG_PARAMS_reg[0][11]/Q
                         net (fo=1, routed)           0.401    -0.729    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[11]
    SLICE_X34Y25         FDRE                                         r  LIF_unit_0/Iin_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/tau_mem_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/PORT_vout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.816ns  (logic 0.656ns (80.419%)  route 0.160ns (19.581%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.440    -1.536    LIF_unit_0/Core_0/clk_out1
    SLICE_X33Y36         FDRE                                         r  LIF_unit_0/Core_0/tau_mem_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  LIF_unit_0/Core_0/tau_mem_reg[8][7]/Q
                         net (fo=4, routed)           0.160    -1.009    LIF_unit_0/Core_0/tau_mem_reg[8]_485[7]
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.100    -0.909 r  LIF_unit_0/Core_0/PORT_vout[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.909    LIF_unit_0/Core_0/PORT_vout[7]_i_6_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.720 r  LIF_unit_0/Core_0/PORT_vout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.720    LIF_unit_0/Core_0/PORT_vout_reg[7]_i_1_n_4
    SLICE_X32Y36         FDRE                                         r  LIF_unit_0/Core_0/PORT_vout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.831ns  (logic 0.418ns (50.317%)  route 0.413ns (49.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.428    -1.548    LIF_unit_0/clk_out1
    SLICE_X30Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.130 r  LIF_unit_0/DEBUG_PARAMS_reg[0][5]/Q
                         net (fo=1, routed)           0.413    -0.717    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[5]
    SLICE_X32Y24         FDRE                                         r  LIF_unit_0/Iin_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay          1275 Endpoints
Min Delay          1275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[64][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 2.832ns (19.952%)  route 11.362ns (80.048%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.799    12.763    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  LIF_unit_0/Core_0/spikes_L[64][7]_i_1/O
                         net (fo=8, routed)           0.367    13.254    LIF_unit_0/Core_0/spikes_L[64]_262
    SLICE_X22Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[64][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.147ns  (logic 2.832ns (20.018%)  route 11.315ns (79.982%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.584    13.207    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X20Y108        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 2.832ns (20.024%)  route 11.311ns (79.976%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.580    13.203    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X25Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 2.832ns (20.024%)  route 11.311ns (79.976%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.580    13.203    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X25Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.130ns  (logic 2.832ns (20.043%)  route 11.298ns (79.957%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.567    13.190    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X20Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/spikes_L_reg[65][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.130ns  (logic 2.832ns (20.043%)  route 11.298ns (79.957%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.553    -0.940    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/WCLK
    SLICE_X30Y30         RAMD64E                                      r  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.377 f  LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8/RAMB/O
                         net (fo=2, routed)           1.089     1.466    LIF_unit_0/Core_0/vthr_in_reg_0_63_6_8_n_1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.590 f  LIF_unit_0/Core_0/PORT_Spike_out_i_103/O
                         net (fo=1, routed)           0.665     2.255    LIF_unit_0/Core_0/Isyn_out_FF5[7]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.379 r  LIF_unit_0/Core_0/PORT_Spike_out_i_74/O
                         net (fo=1, routed)           0.474     2.854    LIF_unit_0/Core_0/PORT_Spike_out_i_74_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.239 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.239    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_49_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.353    LIF_unit_0/Core_0/PORT_Spike_out_reg_i_32_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.624 r  LIF_unit_0/Core_0/PORT_Spike_out_reg_i_6/CO[0]
                         net (fo=1, routed)           0.968     4.591    LIF_unit_0/Core_0/Isyn_out_FF4101_in
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.373     4.964 r  LIF_unit_0/Core_0/PORT_Spike_out_i_1/O
                         net (fo=127, routed)         7.534    12.499    LIF_unit_0/Core_0/Isyn_out_FF1
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  LIF_unit_0/Core_0/spikes_L[65][7]_i_1/O
                         net (fo=8, routed)           0.567    13.190    LIF_unit_0/Core_0/spikes_L[65]_263
    SLICE_X20Y107        FDRE                                         r  LIF_unit_0/Core_0/spikes_L_reg[65][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.367ns (53.512%)  route 0.319ns (46.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.428    -1.548    LIF_unit_0/clk_out1
    SLICE_X31Y25         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  LIF_unit_0/DEBUG_PARAMS_reg[0][14]/Q
                         net (fo=1, routed)           0.319    -0.862    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[14]
    SLICE_X32Y24         FDRE                                         r  LIF_unit_0/Iin_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.700ns  (logic 0.418ns (59.751%)  route 0.282ns (40.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.427    -1.549    LIF_unit_0/clk_out1
    SLICE_X34Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  LIF_unit_0/DEBUG_PARAMS_reg[0][15]/Q
                         net (fo=1, routed)           0.282    -0.849    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[15]
    SLICE_X34Y25         FDRE                                         r  LIF_unit_0/Iin_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.763ns  (logic 0.367ns (48.118%)  route 0.396ns (51.882%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.430    -1.546    LIF_unit_0/clk_out1
    SLICE_X32Y23         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.179 r  LIF_unit_0/DEBUG_PARAMS_reg[0][3]/Q
                         net (fo=1, routed)           0.396    -0.783    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[3]
    SLICE_X32Y24         FDRE                                         r  LIF_unit_0/Iin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.772ns  (logic 0.367ns (47.541%)  route 0.405ns (52.459%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.428    -1.548    LIF_unit_0/clk_out1
    SLICE_X31Y25         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  LIF_unit_0/DEBUG_PARAMS_reg[0][6]/Q
                         net (fo=1, routed)           0.405    -0.776    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[6]
    SLICE_X32Y27         FDRE                                         r  LIF_unit_0/Iin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/tau_mem_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/PORT_vout_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.641ns (81.491%)  route 0.146ns (18.509%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.442    -1.534    LIF_unit_0/Core_0/clk_out1
    SLICE_X33Y38         FDRE                                         r  LIF_unit_0/Core_0/tau_mem_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  LIF_unit_0/Core_0/tau_mem_reg[8][12]/Q
                         net (fo=3, routed)           0.146    -1.021    LIF_unit_0/Core_0/tau_mem_reg[8]_485[12]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.100    -0.921 r  LIF_unit_0/Core_0/PORT_vout[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.921    LIF_unit_0/Core_0/PORT_vout[15]_i_8_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.747 r  LIF_unit_0/Core_0/PORT_vout_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.747    LIF_unit_0/Core_0/PORT_vout_reg[15]_i_1_n_6
    SLICE_X32Y38         FDRE                                         r  LIF_unit_0/Core_0/PORT_vout_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/tau_mem_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/PORT_vout_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.641ns (81.491%)  route 0.146ns (18.509%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.443    -1.533    LIF_unit_0/Core_0/clk_out1
    SLICE_X33Y39         FDRE                                         r  LIF_unit_0/Core_0/tau_mem_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  LIF_unit_0/Core_0/tau_mem_reg[8][16]/Q
                         net (fo=2, routed)           0.146    -1.020    LIF_unit_0/Core_0/tau_mem_reg[8]_485[16]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.100    -0.920 r  LIF_unit_0/Core_0/PORT_vout[17]_i_4/O
                         net (fo=1, routed)           0.000    -0.920    LIF_unit_0/Core_0/PORT_vout[17]_i_4_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.746 r  LIF_unit_0/Core_0/PORT_vout_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.746    LIF_unit_0/Core_0/PORT_vout_reg[17]_i_2_n_6
    SLICE_X32Y39         FDRE                                         r  LIF_unit_0/Core_0/PORT_vout_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.385ns (47.426%)  route 0.427ns (52.574%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.427    -1.549    LIF_unit_0/clk_out1
    SLICE_X34Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.385    -1.164 r  LIF_unit_0/DEBUG_PARAMS_reg[0][7]/Q
                         net (fo=1, routed)           0.427    -0.737    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[7]
    SLICE_X34Y25         FDRE                                         r  LIF_unit_0/Iin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.418ns (51.030%)  route 0.401ns (48.970%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.427    -1.549    LIF_unit_0/clk_out1
    SLICE_X34Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  LIF_unit_0/DEBUG_PARAMS_reg[0][11]/Q
                         net (fo=1, routed)           0.401    -0.729    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[11]
    SLICE_X34Y25         FDRE                                         r  LIF_unit_0/Iin_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/tau_mem_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Core_0/PORT_vout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.816ns  (logic 0.656ns (80.419%)  route 0.160ns (19.581%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.440    -1.536    LIF_unit_0/Core_0/clk_out1
    SLICE_X33Y36         FDRE                                         r  LIF_unit_0/Core_0/tau_mem_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  LIF_unit_0/Core_0/tau_mem_reg[8][7]/Q
                         net (fo=4, routed)           0.160    -1.009    LIF_unit_0/Core_0/tau_mem_reg[8]_485[7]
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.100    -0.909 r  LIF_unit_0/Core_0/PORT_vout[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.909    LIF_unit_0/Core_0/PORT_vout[7]_i_6_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.720 r  LIF_unit_0/Core_0/PORT_vout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.720    LIF_unit_0/Core_0/PORT_vout_reg[7]_i_1_n_4
    SLICE_X32Y36         FDRE                                         r  LIF_unit_0/Core_0/PORT_vout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIF_unit_0/DEBUG_PARAMS_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LIF_unit_0/Iin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.831ns  (logic 0.418ns (50.317%)  route 0.413ns (49.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.428    -1.548    LIF_unit_0/clk_out1
    SLICE_X30Y24         FDRE                                         r  LIF_unit_0/DEBUG_PARAMS_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.130 r  LIF_unit_0/DEBUG_PARAMS_reg[0][5]/Q
                         net (fo=1, routed)           0.413    -0.717    LIF_unit_0/DEBUG_PARAMS_reg[0]_775[5]
    SLICE_X32Y24         FDRE                                         r  LIF_unit_0/Iin_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  CLK (IN)
                         net (fo=0)                   0.000    41.667    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  CLK (IN)
                         net (fo=0)                   0.000    41.665    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.994 f  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         12628 Endpoints
Min Delay         12628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.527ns  (logic 2.168ns (16.027%)  route 11.359ns (83.973%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.590    12.587    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326    12.913 r  LIF_unit_0/Core_0/apost_dummy[74]_i_2/O
                         net (fo=1, routed)           0.490    13.403    LIF_unit_0/Core_0/apost_dummy[74]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.527 r  LIF_unit_0/Core_0/apost_dummy[74]_i_1/O
                         net (fo=1, routed)           0.000    13.527    LIF_unit_0/Core_0/apost_dummy[74]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.503ns  (logic 2.168ns (16.056%)  route 11.335ns (83.944%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.649    12.646    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.326    12.972 r  LIF_unit_0/Core_0/apost_dummy[92]_i_2/O
                         net (fo=1, routed)           0.407    13.379    LIF_unit_0/Core_0/apost_dummy[92]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  LIF_unit_0/Core_0/apost_dummy[92]_i_1/O
                         net (fo=1, routed)           0.000    13.503    LIF_unit_0/Core_0/apost_dummy[92]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.474ns  (logic 2.168ns (16.090%)  route 11.306ns (83.910%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.612    12.610    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.936 r  LIF_unit_0/Core_0/apost_dummy[28]_i_2/O
                         net (fo=1, routed)           0.414    13.350    LIF_unit_0/Core_0/apost_dummy[28]_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.474 r  LIF_unit_0/Core_0/apost_dummy[28]_i_1/O
                         net (fo=1, routed)           0.000    13.474    LIF_unit_0/Core_0/apost_dummy[28]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.509    -1.467    LIF_unit_0/Core_0/clk_out1
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.468ns  (logic 2.168ns (16.098%)  route 11.300ns (83.902%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.447    12.444    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326    12.770 r  LIF_unit_0/Core_0/apost_dummy[26]_i_2/O
                         net (fo=1, routed)           0.574    13.344    LIF_unit_0/Core_0/apost_dummy[26]_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  LIF_unit_0/Core_0/apost_dummy[26]_i_1/O
                         net (fo=1, routed)           0.000    13.468    LIF_unit_0/Core_0/apost_dummy[26]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.466ns  (logic 2.168ns (16.100%)  route 11.298ns (83.900%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.482    12.479    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.326    12.805 r  LIF_unit_0/Core_0/apost_dummy[4]_i_2/O
                         net (fo=1, routed)           0.537    13.342    LIF_unit_0/Core_0/apost_dummy[4]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.466 r  LIF_unit_0/Core_0/apost_dummy[4]_i_1/O
                         net (fo=1, routed)           0.000    13.466    LIF_unit_0/Core_0/apost_dummy[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.512    -1.464    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.460ns  (logic 2.168ns (16.108%)  route 11.292ns (83.892%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.475    12.473    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.326    12.799 r  LIF_unit_0/Core_0/apost_dummy[79]_i_2/O
                         net (fo=1, routed)           0.537    13.336    LIF_unit_0/Core_0/apost_dummy[79]_i_2_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.460 r  LIF_unit_0/Core_0/apost_dummy[79]_i_1/O
                         net (fo=1, routed)           0.000    13.460    LIF_unit_0/Core_0/apost_dummy[79]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511    -1.465    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.425ns  (logic 2.168ns (16.148%)  route 11.257ns (83.851%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.571    12.568    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.326    12.894 r  LIF_unit_0/Core_0/apost_dummy[89]_i_2/O
                         net (fo=1, routed)           0.407    13.301    LIF_unit_0/Core_0/apost_dummy[89]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.425 r  LIF_unit_0/Core_0/apost_dummy[89]_i_1/O
                         net (fo=1, routed)           0.000    13.425    LIF_unit_0/Core_0/apost_dummy[89]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.510    -1.466    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.412ns  (logic 2.168ns (16.165%)  route 11.244ns (83.835%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.471    12.468    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.326    12.794 r  LIF_unit_0/Core_0/apost_dummy[68]_i_2/O
                         net (fo=1, routed)           0.493    13.288    LIF_unit_0/Core_0/apost_dummy[68]_i_2_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.412 r  LIF_unit_0/Core_0/apost_dummy[68]_i_1/O
                         net (fo=1, routed)           0.000    13.412    LIF_unit_0/Core_0/apost_dummy[68]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511    -1.465    LIF_unit_0/Core_0/clk_out1
    SLICE_X60Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[68]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.401ns  (logic 2.168ns (16.178%)  route 11.233ns (83.822%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.460    12.458    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.326    12.784 r  LIF_unit_0/Core_0/apost_dummy[43]_i_2/O
                         net (fo=1, routed)           0.493    13.277    LIF_unit_0/Core_0/apost_dummy[43]_i_2_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.401 r  LIF_unit_0/Core_0/apost_dummy[43]_i_1/O
                         net (fo=1, routed)           0.000    13.401    LIF_unit_0/Core_0/apost_dummy[43]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.446    -1.530    LIF_unit_0/Core_0/clk_out1
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.397ns  (logic 2.168ns (16.182%)  route 11.229ns (83.818%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.457    12.454    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326    12.780 r  LIF_unit_0/Core_0/apost_dummy[8]_i_2/O
                         net (fo=1, routed)           0.493    13.273    LIF_unit_0/Core_0/apost_dummy[8]_i_2_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.397 r  LIF_unit_0/Core_0/apost_dummy[8]_i_1/O
                         net (fo=1, routed)           0.000    13.397    LIF_unit_0/Core_0/apost_dummy[8]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X60Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[5]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[5]/Q
                         net (fo=1, routed)           0.116     0.244    Inst_SOUT_Tx/Spike_OUT_Tx[5]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[5]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[4]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    Inst_SOUT_Tx/Spike_OUT_Tx[4]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[4]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[3]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    Inst_SOUT_Tx/Spike_OUT_Tx[3]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[3]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[6]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[6]/Q
                         net (fo=1, routed)           0.148     0.276    Inst_SOUT_Tx/Spike_OUT_Tx[6]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[6]/C

Slack:                    inf
  Source:                 clock_domain_interface_0/pulse_stretched_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_domain_interface_0/sync_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.718%)  route 0.131ns (41.282%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  clock_domain_interface_0/pulse_stretched_reg/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock_domain_interface_0/pulse_stretched_reg/Q
                         net (fo=2, routed)           0.131     0.272    clock_domain_interface_0/Activate_fifo_out
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.317 r  clock_domain_interface_0/sync_reg1_i_1/O
                         net (fo=1, routed)           0.000     0.317    clock_domain_interface_0/sync_reg1_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  clock_domain_interface_0/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.825    -0.846    clock_domain_interface_0/clk_out1
    SLICE_X48Y20         FDRE                                         r  clock_domain_interface_0/sync_reg1_reg/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[0]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[0]/Q
                         net (fo=1, routed)           0.228     0.369    Inst_SOUT_Tx/Spike_OUT_Tx[0]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[0]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/loader_status_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/weight_FF_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.371%)  route 0.162ns (43.629%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/loader_status_reg[0]_rep__0/C
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LIF_unit_0/Core_0/loader_status_reg[0]_rep__0/Q
                         net (fo=117, routed)         0.162     0.326    LIF_unit_0/Core_0/FF_weight_ram/weight_FF_data_in_reg[7]
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  LIF_unit_0/Core_0/FF_weight_ram/weight_FF_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    LIF_unit_0/Core_0/FF_weight_ram_n_30
    SLICE_X37Y22         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.819    -0.852    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y22         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_data_in_reg[0]/C

Slack:                    inf
  Source:                 LIF_unit_0/en_SOUT_Tx_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/en_SOUT_Tx_int_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.832%)  route 0.258ns (61.168%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  LIF_unit_0/en_SOUT_Tx_int_reg/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LIF_unit_0/en_SOUT_Tx_int_reg/Q
                         net (fo=2, routed)           0.258     0.422    LIF_unit_0/en_SOUT_Tx_int
    SLICE_X9Y26          FDRE                                         r  LIF_unit_0/en_SOUT_Tx_int_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.821    -0.850    LIF_unit_0/clk_out1
    SLICE_X9Y26          FDRE                                         r  LIF_unit_0/en_SOUT_Tx_int_sync_reg[0]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.792%)  route 0.289ns (67.208%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[1]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[1]/Q
                         net (fo=1, routed)           0.289     0.430    Inst_SOUT_Tx/Spike_OUT_Tx[1]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[1]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/en_tpre_update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/en_tpre_update_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.823%)  route 0.259ns (58.177%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/en_tpre_update_reg/C
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Core_0/en_tpre_update_reg/Q
                         net (fo=18, routed)          0.259     0.400    LIF_unit_0/Core_0/en_tpre_update
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.445 r  LIF_unit_0/Core_0/en_tpre_update_prev_i_1/O
                         net (fo=1, routed)           0.000     0.445    LIF_unit_0/Core_0/en_tpre_update_prev_i_1_n_0
    SLICE_X53Y29         FDRE                                         r  LIF_unit_0/Core_0/en_tpre_update_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.826    -0.845    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y29         FDRE                                         r  LIF_unit_0/Core_0/en_tpre_update_prev_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         12628 Endpoints
Min Delay         12628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.527ns  (logic 2.168ns (16.027%)  route 11.359ns (83.973%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.590    12.587    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326    12.913 r  LIF_unit_0/Core_0/apost_dummy[74]_i_2/O
                         net (fo=1, routed)           0.490    13.403    LIF_unit_0/Core_0/apost_dummy[74]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.527 r  LIF_unit_0/Core_0/apost_dummy[74]_i_1/O
                         net (fo=1, routed)           0.000    13.527    LIF_unit_0/Core_0/apost_dummy[74]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X58Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[74]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.503ns  (logic 2.168ns (16.056%)  route 11.335ns (83.944%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.649    12.646    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.326    12.972 r  LIF_unit_0/Core_0/apost_dummy[92]_i_2/O
                         net (fo=1, routed)           0.407    13.379    LIF_unit_0/Core_0/apost_dummy[92]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  LIF_unit_0/Core_0/apost_dummy[92]_i_1/O
                         net (fo=1, routed)           0.000    13.503    LIF_unit_0/Core_0/apost_dummy[92]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X59Y29         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[92]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.474ns  (logic 2.168ns (16.090%)  route 11.306ns (83.910%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.612    12.610    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.936 r  LIF_unit_0/Core_0/apost_dummy[28]_i_2/O
                         net (fo=1, routed)           0.414    13.350    LIF_unit_0/Core_0/apost_dummy[28]_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.474 r  LIF_unit_0/Core_0/apost_dummy[28]_i_1/O
                         net (fo=1, routed)           0.000    13.474    LIF_unit_0/Core_0/apost_dummy[28]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.509    -1.467    LIF_unit_0/Core_0/clk_out1
    SLICE_X64Y31         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[28]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.468ns  (logic 2.168ns (16.098%)  route 11.300ns (83.902%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.447    12.444    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326    12.770 r  LIF_unit_0/Core_0/apost_dummy[26]_i_2/O
                         net (fo=1, routed)           0.574    13.344    LIF_unit_0/Core_0/apost_dummy[26]_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  LIF_unit_0/Core_0/apost_dummy[26]_i_1/O
                         net (fo=1, routed)           0.000    13.468    LIF_unit_0/Core_0/apost_dummy[26]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[26]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.466ns  (logic 2.168ns (16.100%)  route 11.298ns (83.900%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.482    12.479    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.326    12.805 r  LIF_unit_0/Core_0/apost_dummy[4]_i_2/O
                         net (fo=1, routed)           0.537    13.342    LIF_unit_0/Core_0/apost_dummy[4]_i_2_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.466 r  LIF_unit_0/Core_0/apost_dummy[4]_i_1/O
                         net (fo=1, routed)           0.000    13.466    LIF_unit_0/Core_0/apost_dummy[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.512    -1.464    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[4]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.460ns  (logic 2.168ns (16.108%)  route 11.292ns (83.892%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.475    12.473    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.326    12.799 r  LIF_unit_0/Core_0/apost_dummy[79]_i_2/O
                         net (fo=1, routed)           0.537    13.336    LIF_unit_0/Core_0/apost_dummy[79]_i_2_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.460 r  LIF_unit_0/Core_0/apost_dummy[79]_i_1/O
                         net (fo=1, routed)           0.000    13.460    LIF_unit_0/Core_0/apost_dummy[79]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511    -1.465    LIF_unit_0/Core_0/clk_out1
    SLICE_X62Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[79]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.425ns  (logic 2.168ns (16.148%)  route 11.257ns (83.851%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.571    12.568    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.326    12.894 r  LIF_unit_0/Core_0/apost_dummy[89]_i_2/O
                         net (fo=1, routed)           0.407    13.301    LIF_unit_0/Core_0/apost_dummy[89]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.425 r  LIF_unit_0/Core_0/apost_dummy[89]_i_1/O
                         net (fo=1, routed)           0.000    13.425    LIF_unit_0/Core_0/apost_dummy[89]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.510    -1.466    LIF_unit_0/Core_0/clk_out1
    SLICE_X61Y32         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[89]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.412ns  (logic 2.168ns (16.165%)  route 11.244ns (83.835%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.471    12.468    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.326    12.794 r  LIF_unit_0/Core_0/apost_dummy[68]_i_2/O
                         net (fo=1, routed)           0.493    13.288    LIF_unit_0/Core_0/apost_dummy[68]_i_2_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.412 r  LIF_unit_0/Core_0/apost_dummy[68]_i_1/O
                         net (fo=1, routed)           0.000    13.412    LIF_unit_0/Core_0/apost_dummy[68]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.511    -1.465    LIF_unit_0/Core_0/clk_out1
    SLICE_X60Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[68]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.401ns  (logic 2.168ns (16.178%)  route 11.233ns (83.822%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.460    12.458    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.326    12.784 r  LIF_unit_0/Core_0/apost_dummy[43]_i_2/O
                         net (fo=1, routed)           0.493    13.277    LIF_unit_0/Core_0/apost_dummy[43]_i_2_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.401 r  LIF_unit_0/Core_0/apost_dummy[43]_i_1/O
                         net (fo=1, routed)           0.000    13.401    LIF_unit_0/Core_0/apost_dummy[43]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.446    -1.530    LIF_unit_0/Core_0/clk_out1
    SLICE_X56Y33         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[43]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/apost_dummy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.397ns  (logic 2.168ns (16.182%)  route 11.229ns (83.818%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LIF_unit_0/Core_0/current_neuron_index_int_reg[4]/Q
                         net (fo=171, routed)         4.574     5.030    LIF_unit_0/Core_0/current_neuron_index_int_reg[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150     5.180 r  LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3/O
                         net (fo=2, routed)           2.558     7.738    LIF_unit_0/Core_0/tpost_dummy[32][7]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.070 f  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12/O
                         net (fo=1, routed)           0.363     8.433    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_12_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3/O
                         net (fo=4, routed)           0.761     9.319    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124     9.443 r  LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18/O
                         net (fo=1, routed)           0.000     9.443    LIF_unit_0/Core_0/tpost_dummy[0][5]_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.823 f  LIF_unit_0/Core_0/tpost_dummy_reg[0][5]_i_5/CO[3]
                         net (fo=6, routed)           1.023    10.845    LIF_unit_0/Core_0/tpost_dummy[0]247_in
    SLICE_X57Y51         LUT2 (Prop_lut2_I1_O)        0.152    10.997 r  LIF_unit_0/Core_0/tpost_dummy[0][7]_i_12/O
                         net (fo=100, routed)         1.457    12.454    LIF_unit_0/Core_0/p_0_in__1
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.326    12.780 r  LIF_unit_0/Core_0/apost_dummy[8]_i_2/O
                         net (fo=1, routed)           0.493    13.273    LIF_unit_0/Core_0/apost_dummy[8]_i_2_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.397 r  LIF_unit_0/Core_0/apost_dummy[8]_i_1/O
                         net (fo=1, routed)           0.000    13.397    LIF_unit_0/Core_0/apost_dummy[8]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        1.507    -1.469    LIF_unit_0/Core_0/clk_out1
    SLICE_X60Y30         FDRE                                         r  LIF_unit_0/Core_0/apost_dummy_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[5]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[5]/Q
                         net (fo=1, routed)           0.116     0.244    Inst_SOUT_Tx/Spike_OUT_Tx[5]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[5]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[4]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    Inst_SOUT_Tx/Spike_OUT_Tx[4]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[4]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[3]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    Inst_SOUT_Tx/Spike_OUT_Tx[3]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[3]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[6]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[6]/Q
                         net (fo=1, routed)           0.148     0.276    Inst_SOUT_Tx/Spike_OUT_Tx[6]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[6]/C

Slack:                    inf
  Source:                 clock_domain_interface_0/pulse_stretched_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_domain_interface_0/sync_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.718%)  route 0.131ns (41.282%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  clock_domain_interface_0/pulse_stretched_reg/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock_domain_interface_0/pulse_stretched_reg/Q
                         net (fo=2, routed)           0.131     0.272    clock_domain_interface_0/Activate_fifo_out
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.317 r  clock_domain_interface_0/sync_reg1_i_1/O
                         net (fo=1, routed)           0.000     0.317    clock_domain_interface_0/sync_reg1_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  clock_domain_interface_0/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.825    -0.846    clock_domain_interface_0/clk_out1
    SLICE_X48Y20         FDRE                                         r  clock_domain_interface_0/sync_reg1_reg/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[0]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[0]/Q
                         net (fo=1, routed)           0.228     0.369    Inst_SOUT_Tx/Spike_OUT_Tx[0]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[0]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/loader_status_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/weight_FF_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.371%)  route 0.162ns (43.629%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/loader_status_reg[0]_rep__0/C
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LIF_unit_0/Core_0/loader_status_reg[0]_rep__0/Q
                         net (fo=117, routed)         0.162     0.326    LIF_unit_0/Core_0/FF_weight_ram/weight_FF_data_in_reg[7]
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  LIF_unit_0/Core_0/FF_weight_ram/weight_FF_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    LIF_unit_0/Core_0/FF_weight_ram_n_30
    SLICE_X37Y22         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.819    -0.852    LIF_unit_0/Core_0/clk_out1
    SLICE_X37Y22         FDRE                                         r  LIF_unit_0/Core_0/weight_FF_data_in_reg[0]/C

Slack:                    inf
  Source:                 LIF_unit_0/en_SOUT_Tx_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/en_SOUT_Tx_int_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.832%)  route 0.258ns (61.168%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  LIF_unit_0/en_SOUT_Tx_int_reg/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LIF_unit_0/en_SOUT_Tx_int_reg/Q
                         net (fo=2, routed)           0.258     0.422    LIF_unit_0/en_SOUT_Tx_int
    SLICE_X9Y26          FDRE                                         r  LIF_unit_0/en_SOUT_Tx_int_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.821    -0.850    LIF_unit_0/clk_out1
    SLICE_X9Y26          FDRE                                         r  LIF_unit_0/en_SOUT_Tx_int_sync_reg[0]/C

Slack:                    inf
  Source:                 LIF_unit_0/Spike_OUT_Tx_vec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SOUT_Tx/send_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.792%)  route 0.289ns (67.208%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[1]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Spike_OUT_Tx_vec_reg[1]/Q
                         net (fo=1, routed)           0.289     0.430    Inst_SOUT_Tx/Spike_OUT_Tx[1]
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.824    -0.847    Inst_SOUT_Tx/clk_out1
    SLICE_X8Y28          FDRE                                         r  Inst_SOUT_Tx/send_data_reg[1]/C

Slack:                    inf
  Source:                 LIF_unit_0/Core_0/en_tpre_update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIF_unit_0/Core_0/en_tpre_update_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.823%)  route 0.259ns (58.177%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE                         0.000     0.000 r  LIF_unit_0/Core_0/en_tpre_update_reg/C
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LIF_unit_0/Core_0/en_tpre_update_reg/Q
                         net (fo=18, routed)          0.259     0.400    LIF_unit_0/Core_0/en_tpre_update
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.445 r  LIF_unit_0/Core_0/en_tpre_update_prev_i_1/O
                         net (fo=1, routed)           0.000     0.445    LIF_unit_0/Core_0/en_tpre_update_prev_i_1_n_0
    SLICE_X53Y29         FDRE                                         r  LIF_unit_0/Core_0/en_tpre_update_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=9116, routed)        0.826    -0.845    LIF_unit_0/Core_0/clk_out1
    SLICE_X53Y29         FDRE                                         r  LIF_unit_0/Core_0/en_tpre_update_prev_reg/C





