
---------- Begin Simulation Statistics ----------
final_tick                               109970501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710080                       # Number of bytes of host memory used
host_op_rate                                   330481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   330.24                       # Real time elapsed on the host
host_tick_rate                              332997895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109971                       # Number of seconds simulated
sim_ticks                                109970501000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.099705                       # CPI: cycles per instruction
system.cpu.discardedOps                        431161                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3366707                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.909335                       # IPC: instructions per cycle
system.cpu.numCycles                        109970501                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222732     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738319     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106603794                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         81650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        66154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       133771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            868                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659327                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818954                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88861                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076120                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062862                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835837                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050538                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134800                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35079646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35079646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35082707                       # number of overall hits
system.cpu.dcache.overall_hits::total        35082707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90946                       # number of overall misses
system.cpu.dcache.overall_misses::total         90946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7066807000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7066807000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7066807000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7066807000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002584                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002584                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77761.471423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77761.471423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77703.329448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77703.329448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57976                       # number of writebacks
system.cpu.dcache.writebacks::total             57976                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66688                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66688                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5517325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5517325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5520523000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5520523000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82809.146442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82809.146442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82781.354966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82781.354966                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65668                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20873799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20873799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1431168000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1431168000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48014.493240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48014.493240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1225564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1225564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49046.102129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49046.102129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14205847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14205847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        61071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5635639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5635639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92280.116586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92280.116586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4291761000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4291761000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103070.702947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103070.702947                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           68                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.021732                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021732                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           61                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3198000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3198000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019495                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019495                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 52426.229508                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52426.229508                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000047                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000047                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.533919                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35320619                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            529.608034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.533919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          765                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35411569                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35411569                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125215                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532403                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086679                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27001015                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27001015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27001015                       # number of overall hits
system.cpu.icache.overall_hits::total        27001015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          927                       # number of overall misses
system.cpu.icache.overall_misses::total           927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27001942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27001942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27001942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27001942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67498.381877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67498.381877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67498.381877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67498.381877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          484                       # number of writebacks
system.cpu.icache.writebacks::total               484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          927                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60717000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60717000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65498.381877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65498.381877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65498.381877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65498.381877                       # average overall mshr miss latency
system.cpu.icache.replacements                    484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27001015                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27001015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27001942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27001942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67498.381877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67498.381877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60717000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60717000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65498.381877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65498.381877                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.455834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27001942                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29128.308522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.455834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.432086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.432086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.432617                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27002869                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27002869                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109970501000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  417                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22061                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22478                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 417                       # number of overall hits
system.l2.overall_hits::.cpu.data               22061                       # number of overall hits
system.l2.overall_hits::total                   22478                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44631                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45141                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data             44631                       # number of overall misses
system.l2.overall_misses::total                 45141                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4825178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4874337000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4825178000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4874337000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67619                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67619                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.550162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.669211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667579                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.550162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.669211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667579                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96390.196078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108112.701934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107980.261846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96390.196078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108112.701934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107980.261846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36273                       # number of writebacks
system.l2.writebacks::total                     36273                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38959000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3932491000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3971450000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38959000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3932491000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3971450000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.550162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.669196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.667564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.550162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.669196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.667564                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76390.196078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88113.174994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87980.726628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76390.196078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88113.174994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87980.726628                       # average overall mshr miss latency
system.l2.replacements                          37291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        57976                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            57976                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        57976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        57976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           87                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            87                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3698                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4075767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4075767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.911189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107423.815925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107423.815925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3316947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3316947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.911189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87423.815925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87423.815925                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.550162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.550162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96390.196078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96390.196078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38959000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38959000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.550162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.550162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76390.196078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76390.196078                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    749411000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    749411000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.267034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.267034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112019.581465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112019.581465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    615544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    615544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.266994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.266994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92023.321872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92023.321872                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7999.103724                       # Cycle average of tags in use
system.l2.tags.total_refs                      133405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.933074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.219400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.604409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7924.279915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5466                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    312469                       # Number of tag accesses
system.l2.tags.data_accesses                   312469                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     36273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004545458500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2031                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2031                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36273                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36273                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.214673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.093440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.118537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2030     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.851305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.835582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.732461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              238     11.72%     11.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.20%     11.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1611     79.32%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      8.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2031                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2888960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2321472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109968926000                       # Total gap between requests
system.mem_ctrls.avgGap                    1350753.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2855040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2320384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 296806.868234600464                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25961871.356755934656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21100058.460222892463                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44630                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        36273                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12794750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1639410500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2476561931750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25087.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36733.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68275630.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2856320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2888960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2321472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2321472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44630                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          45140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        36273                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         36273                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       296807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25973511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26270318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       296807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       296807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21109952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21109952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21109952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       296807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25973511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47380270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45120                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               36256                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2146                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               806205250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             225600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1652205250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17868.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36618.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20895                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26627                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        33852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   153.844263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.615898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.999959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19498     57.60%     57.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9034     26.69%     84.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1896      5.60%     89.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1270      3.75%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          707      2.09%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          330      0.97%     96.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          275      0.81%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          274      0.81%     98.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          568      1.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        33852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2887680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2320384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.258678                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.100058                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       122957940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        65349900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      162599220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      95144940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8680560720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24000576180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22017660960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55144849860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.451292                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  57007511000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3671980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49291010000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       118759620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        63118440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      159557580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      94111380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8680560720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23979330570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22035552000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55130990310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.325263                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57054764750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3671980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49243756250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7199                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36273                       # Transaction distribution
system.membus.trans_dist::CleanEvict              237                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       126790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 126790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5210432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5210432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45140                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           226742000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          242988500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41639                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25053                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2338                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       199052                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                201390                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        90304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7978752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8069056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37291                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2321472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           104910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104034                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 103762     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1148      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             104910                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109970501000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          250691000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2781000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         200076999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
