;redcode
;assert 1
	SPL 0, #-4
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 12, @10
	JMP @12, #201
	CMP @1, @2
	SUB @121, 103
	SUB #12, @201
	SUB @0, <2
	SUB @0, <2
	DJN -1, @-20
	JMP <121, 103
	JMN @12, #206
	JMN @12, #206
	ADD 2, 21
	ADD 2, 21
	CMP @1, @2
	ADD 20, 20
	SUB 12, @10
	SUB 12, @10
	SUB @1, @2
	SUB 11, 20
	SUB 11, 20
	SUB @1, @2
	CMP #120, 6
	CMP #120, 6
	SUB @0, <2
	CMP #12, @201
	ADD 100, 9
	ADD 100, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV 0, <-10
	CMP #12, @201
	SPL 0, -202
	SPL 0, -202
	SUB @0, <2
	SUB @0, <2
	MOV -1, <-20
	SUB @127, 100
	SUB 12, @10
	CMP -7, <-420
	ADD #120, 6
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, #-4
