verilog xil_defaultlib --include "F:/programy/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../gpu.gen/sources_1/bd/MainDesign/ipshared/ec67/hdl" --include "../../../../gpu.gen/sources_1/bd/MainDesign/ipshared/b28c/hdl" --include "../../../../gpu.gen/sources_1/bd/MainDesign/ipshared/a4a8/hdl" \
"../../../bd/MainDesign/ip/MainDesign_LEDController_0_0/sim/MainDesign_LEDController_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_Toggle_0_0/sim/MainDesign_Toggle_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_ClockDivider_0_0/sim/MainDesign_ClockDivider_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_HDMI_CLK_0_0/sim/MainDesign_HDMI_CLK_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_HDMI_0_0/sim/MainDesign_HDMI_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_HDMI_OUT_0_0/sim/MainDesign_HDMI_OUT_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_processing_system7_0_0/sim/MainDesign_processing_system7_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_OR_GATE_0_0/sim/MainDesign_OR_GATE_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_xbar_3/sim/MainDesign_xbar_3.v" \
"../../../bd/MainDesign/ip/MainDesign_axis_tester_0_0/sim/MainDesign_axis_tester_0_0.v" \
"../../../bd/MainDesign/ip/MainDesign_xbar_6/sim/MainDesign_xbar_6.v" \
"../../../bd/MainDesign/ip/MainDesign_auto_pc_0/sim/MainDesign_auto_pc_0.v" \
"../../../bd/MainDesign/ip/MainDesign_auto_pc_1/sim/MainDesign_auto_pc_1.v" \
"../../../bd/MainDesign/ip/MainDesign_auto_pc_2/sim/MainDesign_auto_pc_2.v" \
"../../../bd/MainDesign/ip/MainDesign_auto_us_0/sim/MainDesign_auto_us_0.v" \
"../../../bd/MainDesign/ip/MainDesign_auto_us_1/sim/MainDesign_auto_us_1.v" \
"../../../bd/MainDesign/ip/MainDesign_auto_pc_3/sim/MainDesign_auto_pc_3.v" \
"../../../bd/MainDesign/sim/MainDesign.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
