Timing Analyzer report for Number_reco
Tue May 05 15:33:13 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 19. Slow 1200mV 85C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 24. Slow 1200mV 85C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 34. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 35. Slow 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 37. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 38. Slow 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 39. Slow 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 41. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 42. Slow 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 43. Slow 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 52. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 53. Fast 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 55. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 56. Fast 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 57. Fast 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 59. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 60. Fast 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'
 61. Fast 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Number_reco                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; src/DE2_115_D5M_VGA.sdc ; OK     ; Tue May 05 15:33:09 2020 ;
+-------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+-----------------------------------------------------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; Camera|u6|altpll_component|auto_generated|pll1|inclk[0] ; { Camera|u6|altpll_component|auto_generated|pll1|clk[0] } ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; Camera|u6|altpll_component|auto_generated|pll1|inclk[0] ; { Camera|u6|altpll_component|auto_generated|pll1|clk[1] } ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; Camera|u6|altpll_component|auto_generated|pll1|inclk[0] ; { Camera|u6|altpll_component|auto_generated|pll1|clk[2] } ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; Camera|u6|altpll_component|auto_generated|pll1|inclk[0] ; { Camera|u6|altpll_component|auto_generated|pll1|clk[4] } ;
; CLOCK2_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                         ; { CLOCK2_50 }                                             ;
; CLOCK3_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                         ; { CLOCK3_50 }                                             ;
; CLOCK_50                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                         ; { CLOCK_50 }                                              ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 59.83 MHz  ; 59.83 MHz       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 151.52 MHz ; 151.52 MHz      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 200.84 MHz ; 200.84 MHz      ; CLOCK2_50                                             ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.911  ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 7.653  ; 0.000         ;
; CLOCK2_50                                             ; 15.021 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.301 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.385 ; 0.000         ;
; CLOCK2_50                                             ; 0.402 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; -3.763 ; -375.133      ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.121  ; 0.000         ;
; CLOCK2_50                                             ; 11.219 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK2_50                                             ; 1.458 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.067 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 5.093 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.688  ; 0.000         ;
; CLOCK2_50                                             ; 9.685  ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.188 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; CLOCK_50                                              ; 16.000 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.911 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.219     ; 4.818      ;
; 1.911 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.219     ; 4.818      ;
; 1.911 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.219     ; 4.818      ;
; 1.911 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.219     ; 4.818      ;
; 1.911 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.219     ; 4.818      ;
; 1.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 4.791      ;
; 1.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 4.791      ;
; 1.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 4.791      ;
; 1.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 4.791      ;
; 1.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 4.791      ;
; 2.190 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.543      ;
; 2.190 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.543      ;
; 2.190 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.543      ;
; 2.190 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.543      ;
; 2.363 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.372      ;
; 2.363 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.372      ;
; 2.761 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.978      ;
; 2.761 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.978      ;
; 2.761 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.978      ;
; 2.801 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD        ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.938      ;
; 2.801 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.938      ;
; 2.801 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.938      ;
; 3.263 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.472      ;
; 3.400 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.532      ;
; 3.400 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.532      ;
; 3.400 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.532      ;
; 3.400 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.532      ;
; 3.400 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.532      ;
; 3.419 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.505      ;
; 3.419 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.505      ;
; 3.419 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.505      ;
; 3.419 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.505      ;
; 3.419 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.505      ;
; 3.442 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.513      ;
; 3.442 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.513      ;
; 3.442 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.513      ;
; 3.442 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.513      ;
; 3.442 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.513      ;
; 3.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.485      ;
; 3.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.485      ;
; 3.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.485      ;
; 3.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.485      ;
; 3.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.485      ;
; 3.461 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.486      ;
; 3.461 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.486      ;
; 3.461 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.486      ;
; 3.461 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.486      ;
; 3.461 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.486      ;
; 3.466 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.458      ;
; 3.466 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.458      ;
; 3.466 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.458      ;
; 3.466 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.458      ;
; 3.466 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.458      ;
; 3.510 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.422      ;
; 3.543 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.389      ;
; 3.543 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.389      ;
; 3.543 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.389      ;
; 3.543 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.389      ;
; 3.566 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.358      ;
; 3.566 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.358      ;
; 3.566 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.358      ;
; 3.566 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.358      ;
; 3.566 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.358      ;
; 3.575 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.357      ;
; 3.575 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.357      ;
; 3.575 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.357      ;
; 3.575 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.357      ;
; 3.575 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.357      ;
; 3.594 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.330      ;
; 3.594 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.330      ;
; 3.594 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.330      ;
; 3.594 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.330      ;
; 3.594 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.330      ;
; 3.643 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.299      ;
; 3.643 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.299      ;
; 3.643 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.299      ;
; 3.662 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.274      ;
; 3.663 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.273      ;
; 3.667 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.288      ;
; 3.667 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.288      ;
; 3.667 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.288      ;
; 3.667 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.288      ;
; 3.667 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.288      ;
; 3.672 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.260      ;
; 3.679 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.257      ;
; 3.679 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.257      ;
; 3.686 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.261      ;
; 3.686 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.261      ;
; 3.686 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.261      ;
; 3.686 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.261      ;
; 3.686 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.261      ;
; 3.690 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.252      ;
; 3.690 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.252      ;
; 3.690 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.252      ;
; 3.692 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.250      ;
; 3.692 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.250      ;
; 3.692 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.250      ;
; 3.705 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.227      ;
; 3.705 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.227      ;
; 3.705 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.227      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.653 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 4.383      ;
; 7.654 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 4.382      ;
; 7.655 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 4.381      ;
; 7.677 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 4.359      ;
; 8.032 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 4.004      ;
; 8.034 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 4.002      ;
; 8.131 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 3.905      ;
; 8.131 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 3.905      ;
; 8.131 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 3.905      ;
; 8.131 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 3.905      ;
; 8.131 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 3.905      ;
; 8.241 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.498     ; 3.759      ;
; 8.241 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.498     ; 3.759      ;
; 8.241 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.498     ; 3.759      ;
; 8.241 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.498     ; 3.759      ;
; 8.241 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.498     ; 3.759      ;
; 8.287 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.593     ;
; 8.305 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.575     ;
; 8.306 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.462     ; 3.730      ;
; 8.347 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 4.063      ;
; 8.348 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 4.062      ;
; 8.351 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 4.059      ;
; 8.440 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.440     ;
; 8.458 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.422     ;
; 8.484 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.396     ;
; 8.502 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.378     ;
; 8.519 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.497     ; 3.482      ;
; 8.519 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.047     ; 3.932      ;
; 8.634 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.246     ;
; 8.634 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.246     ;
; 8.635 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.245     ;
; 8.635 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.245     ;
; 8.649 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.235     ;
; 8.650 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.234     ;
; 8.650 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.234     ;
; 8.650 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.234     ;
; 8.651 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.233     ;
; 8.652 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.232     ;
; 8.663 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 16.253     ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.666 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.214     ; 3.542      ;
; 8.671 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.209     ;
; 8.672 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.208     ;
; 8.681 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 16.235     ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.718 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 3.526      ;
; 8.726 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 3.684      ;
; 8.746 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 3.664      ;
; 8.746 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.134     ;
; 8.764 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.116     ;
; 8.787 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.093     ;
; 8.787 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.093     ;
; 8.788 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.092     ;
; 8.788 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.092     ;
; 8.793 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 16.123     ;
; 8.802 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.082     ;
; 8.803 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.081     ;
; 8.803 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.081     ;
; 8.803 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.081     ;
; 8.804 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.080     ;
; 8.805 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.079     ;
; 8.811 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 16.105     ;
; 8.824 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.056     ;
; 8.825 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.055     ;
; 8.831 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.049     ;
; 8.831 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.049     ;
; 8.832 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.048     ;
; 8.832 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 16.048     ;
; 8.846 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.038     ;
; 8.847 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.037     ;
; 8.847 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.037     ;
; 8.847 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.037     ;
; 8.848 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.036     ;
; 8.849 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.114     ; 16.035     ;
; 8.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 3.505      ;
; 8.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 3.505      ;
; 8.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 3.505      ;
; 8.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 3.505      ;
; 8.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 3.505      ;
; 8.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 3.505      ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.021 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.899      ;
; 15.034 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.896      ;
; 15.034 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.896      ;
; 15.034 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.896      ;
; 15.034 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.896      ;
; 15.034 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.896      ;
; 15.034 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.896      ;
; 15.043 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.877      ;
; 15.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.886      ;
; 15.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.886      ;
; 15.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.886      ;
; 15.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.886      ;
; 15.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.886      ;
; 15.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.886      ;
; 15.076 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.844      ;
; 15.148 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.772      ;
; 15.150 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.780      ;
; 15.150 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.780      ;
; 15.150 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.780      ;
; 15.150 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.780      ;
; 15.150 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.780      ;
; 15.150 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.780      ;
; 15.222 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.699      ;
; 15.223 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.697      ;
; 15.231 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.689      ;
; 15.237 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.684      ;
; 15.255 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.656      ;
; 15.265 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.652      ;
; 15.282 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.638      ;
; 15.286 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.644      ;
; 15.286 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.644      ;
; 15.286 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.644      ;
; 15.286 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.644      ;
; 15.286 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.644      ;
; 15.286 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.644      ;
; 15.290 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.630      ;
; 15.293 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.624      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.297 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.620      ;
; 15.305 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.306 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.611      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.592      ;
; 15.325 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.597      ;
; 15.325 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.597      ;
; 15.327 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.584      ;
; 15.330 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.587      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
; 15.334 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.583      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.301 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.982      ;
; 0.351 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.022      ;
; 0.372 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.041      ;
; 0.373 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.046      ;
; 0.375 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.090      ;
; 0.378 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.053      ;
; 0.378 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.049      ;
; 0.379 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.052      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.054      ;
; 0.389 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.391 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.062      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|OUT_VALID                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|OUT_VALID                                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD_DONE                                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD_DONE                                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR_DONE                                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR_DONE                                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                                                       ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|ST[0]                                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|ST[0]                                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                                           ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|Read                                                                                                                                                                                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|Read                                                                                                                                                                                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                                                ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CKE                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|CKE                                                                                                                                                                                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                                                       ; DE2_115_CAMERA:Camera|Sdram_Control:u7|BA[0]                                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|CS_N[0]                                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_done                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.437 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.701      ;
; 0.439 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.440 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.707      ;
; 0.440 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.705      ;
; 0.441 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.027      ;
; 0.445 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.037      ;
; 0.445 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.029      ;
; 0.446 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.032      ;
; 0.446 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.710      ;
; 0.446 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.710      ;
; 0.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.712      ;
; 0.453 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.411 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.414 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.019      ;
; 0.435 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.022      ;
; 0.443 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.030      ;
; 0.447 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.034      ;
; 0.457 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.723      ;
; 0.464 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.731      ;
; 0.472 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.739      ;
; 0.503 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.090      ;
; 0.543 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.810      ;
; 0.543 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.809      ;
; 0.581 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.865      ;
; 0.582 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.867      ;
; 0.584 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.868      ;
; 0.587 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.854      ;
; 0.597 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.508      ; 1.291      ;
; 0.598 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.508      ; 1.292      ;
; 0.599 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.868      ;
; 0.607 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.508      ; 1.301      ;
; 0.635 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.917      ;
; 0.638 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.922      ;
; 0.640 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.475      ; 1.301      ;
; 0.640 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.923      ;
; 0.641 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.925      ;
; 0.642 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.924      ;
; 0.643 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.925      ;
; 0.644 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.928      ;
; 0.645 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.927      ;
; 0.646 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.927      ;
; 0.646 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.928      ;
; 0.647 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.929      ;
; 0.647 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.931      ;
; 0.647 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.931      ;
; 0.648 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.932      ;
; 0.649 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.933      ;
; 0.654 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.936      ;
; 0.655 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.939      ;
; 0.659 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.943      ;
; 0.660 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.944      ;
; 0.661 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.248      ;
; 0.661 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.944      ;
; 0.667 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.949      ;
; 0.670 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.954      ;
; 0.671 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.955      ;
; 0.674 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.941      ;
; 0.680 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.947      ;
; 0.682 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.508      ; 1.376      ;
; 0.682 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.508      ; 1.376      ;
; 0.682 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.966      ;
; 0.683 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.950      ;
; 0.683 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.967      ;
; 0.683 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.507      ; 1.376      ;
; 0.684 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.951      ;
; 0.685 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.507      ; 1.378      ;
; 0.695 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.962      ;
; 0.696 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.980      ;
; 0.697 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.981      ;
; 0.700 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.512      ; 1.398      ;
; 0.701 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.968      ;
; 0.719 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.510      ; 1.415      ;
; 0.746 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.012      ;
; 0.759 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.456      ; 1.401      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_4                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_3                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.433 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.697      ;
; 0.440 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.602 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.866      ;
; 0.604 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.868      ;
; 0.637 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.901      ;
; 0.642 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.914      ;
; 0.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.929      ;
; 0.672 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.936      ;
; 0.880 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.147      ;
; 0.925 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_1                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.192      ;
; 0.954 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.218      ;
; 0.960 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.224      ;
; 0.960 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.963 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.964 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.967 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.231      ;
; 0.968 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.224      ;
; 0.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.373      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                                                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 3.375      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 3.375      ;
; -3.763 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 3.375      ;
; -3.760 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_BLANK                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.831     ; 3.377      ;
; -3.760 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.831     ; 3.377      ;
; -3.760 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.831     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.733 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.804     ; 3.377      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.806     ; 3.374      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.820     ; 3.360      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.820     ; 3.360      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.820     ; 3.360      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.820     ; 3.360      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.820     ; 3.360      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.820     ; 3.360      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -3.732 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.356      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.877 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.929     ; 3.820      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.853 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.918     ; 3.807      ;
; -1.803 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.923     ; 3.868      ;
; -1.782 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.912     ; 3.858      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.656 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.212     ; 3.392      ;
; -1.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.213     ; 3.390      ;
; -1.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.213     ; 3.390      ;
; -1.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.213     ; 3.390      ;
; -1.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.213     ; 3.390      ;
; -1.655 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.213     ; 3.390      ;
; -1.634 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.203     ; 3.379      ;
; -1.634 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.203     ; 3.379      ;
; -1.634 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.380      ;
; -1.634 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.380      ;
; -1.634 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.380      ;
; -1.634 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.380      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.121 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.810      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.123 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.973     ; 3.776      ;
; 3.197 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 3.856      ;
; 3.197 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.967     ; 3.824      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.344 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 3.372      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 3.372      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 3.372      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.377      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 3.378      ;
; 3.345 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.257     ; 3.346      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                                                                     ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.219 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 8.610      ;
; 11.855 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.320      ; 8.463      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.411 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.523      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.421 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.513      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.407      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.689 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.245      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.881 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.045      ;
; 14.893 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.033      ;
; 14.893 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.033      ;
; 14.893 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.033      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.458 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.640      ; 2.284      ;
; 1.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.640      ; 2.330      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.152 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.429      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.471      ;
; 2.708 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.535      ;
; 2.710 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.537      ;
; 2.821 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.648      ;
; 2.839 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.666      ;
; 2.916 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 3.136      ;
; 2.916 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 3.136      ;
; 2.916 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 3.136      ;
; 2.916 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 3.136      ;
; 2.916 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 3.136      ;
; 2.916 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.034      ; 3.136      ;
; 2.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 3.142      ;
; 2.930 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 3.149      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.141      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.931 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.142      ;
; 2.944 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.771      ;
; 2.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.788      ;
; 3.030 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.857      ;
; 3.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.860      ;
; 3.138 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.641      ; 3.965      ;
; 3.217 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.633      ; 4.036      ;
; 3.340 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.633      ; 4.159      ;
; 3.340 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.633      ; 4.159      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
; 3.398 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.676      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 5.067 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.180      ;
; 5.068 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.195     ; 3.159      ;
; 5.068 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.195     ; 3.159      ;
; 5.068 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.195     ; 3.159      ;
; 5.068 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.195     ; 3.159      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.079 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.190      ;
; 5.091 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.186     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.191      ;
; 5.102 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.178      ;
; 5.102 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.178      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.104 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.161      ;
; 5.116 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.190      ;
; 5.116 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.190      ;
; 5.116 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.190      ;
; 5.127 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.173      ;
; 5.127 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.173      ;
; 5.127 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.173      ;
; 5.127 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.173      ;
; 5.127 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.173      ;
; 5.127 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.173      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.179      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.497 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.178      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.616     ; 3.191      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.616     ; 3.191      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.616     ; 3.191      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.616     ; 3.191      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.616     ; 3.191      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.521 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 3.192      ;
; 5.582 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.584      ;
; 5.606 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.331     ; 3.597      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.621 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.324     ; 3.583      ;
; 5.642 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.335     ; 3.593      ;
; 5.642 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.335     ; 3.593      ;
; 5.642 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.335     ; 3.593      ;
; 5.642 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.335     ; 3.593      ;
; 5.642 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.335     ; 3.593      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.180      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.180      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.180      ;
; 5.093 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.180      ;
; 5.094 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 3.151      ;
; 5.129 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.135      ;
; 5.129 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.135      ;
; 5.129 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.135      ;
; 5.129 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.135      ;
; 5.129 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.135      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                           ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.159      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.180      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.180      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.159      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.159      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.180      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.161      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.165      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.163      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.159      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.159      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.483 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.157      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.155      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 3.192      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.175      ;
; 5.510 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.177      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 58
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.069
Worst Case Available Settling Time: 8.975 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 64.65 MHz  ; 64.65 MHz       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 163.96 MHz ; 163.96 MHz      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 218.34 MHz ; 218.34 MHz      ; CLOCK2_50                                             ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.641  ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 8.159  ; 0.000         ;
; CLOCK2_50                                             ; 15.420 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.338 ; 0.000         ;
; CLOCK2_50                                             ; 0.353 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; -3.045 ; -252.576      ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.904  ; 0.000         ;
; CLOCK2_50                                             ; 11.933 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK2_50                                             ; 1.278 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 4.449 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.476 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.681  ; 0.000         ;
; CLOCK2_50                                             ; 9.653  ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.181 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; CLOCK_50                                              ; 16.000 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.641 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.818     ; 4.490      ;
; 2.641 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.818     ; 4.490      ;
; 2.641 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.818     ; 4.490      ;
; 2.641 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.818     ; 4.490      ;
; 2.641 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.818     ; 4.490      ;
; 2.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.464      ;
; 2.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.464      ;
; 2.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.464      ;
; 2.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.464      ;
; 2.659 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.464      ;
; 2.901 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.234      ;
; 2.901 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.234      ;
; 2.901 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.234      ;
; 2.901 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.234      ;
; 3.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.066      ;
; 3.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.066      ;
; 3.439 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.702      ;
; 3.439 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.702      ;
; 3.439 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.702      ;
; 3.478 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD        ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.663      ;
; 3.478 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.663      ;
; 3.478 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.663      ;
; 3.901 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 3.236      ;
; 3.901 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.039      ;
; 3.901 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.039      ;
; 3.901 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.039      ;
; 3.901 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.039      ;
; 3.901 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.039      ;
; 3.919 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.013      ;
; 3.919 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.013      ;
; 3.919 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.013      ;
; 3.919 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.013      ;
; 3.919 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.013      ;
; 3.953 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.010      ;
; 3.953 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.010      ;
; 3.953 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.010      ;
; 3.953 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.010      ;
; 3.953 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.010      ;
; 3.955 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.985      ;
; 3.955 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.985      ;
; 3.955 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.985      ;
; 3.955 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.985      ;
; 3.955 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.985      ;
; 3.971 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.984      ;
; 3.971 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.984      ;
; 3.971 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.984      ;
; 3.971 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.984      ;
; 3.971 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.984      ;
; 3.973 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.959      ;
; 3.973 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.959      ;
; 3.973 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.959      ;
; 3.973 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.959      ;
; 3.973 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.959      ;
; 4.067 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.873      ;
; 4.067 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.873      ;
; 4.067 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.873      ;
; 4.067 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.873      ;
; 4.067 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.873      ;
; 4.080 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.860      ;
; 4.080 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.860      ;
; 4.080 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.860      ;
; 4.080 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.860      ;
; 4.080 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 5.860      ;
; 4.085 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.847      ;
; 4.085 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.847      ;
; 4.085 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.847      ;
; 4.085 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.847      ;
; 4.085 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.847      ;
; 4.098 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.834      ;
; 4.098 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.834      ;
; 4.098 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.834      ;
; 4.098 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.834      ;
; 4.098 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.834      ;
; 4.161 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.783      ;
; 4.161 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.783      ;
; 4.161 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.783      ;
; 4.161 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.783      ;
; 4.166 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.784      ;
; 4.166 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.784      ;
; 4.166 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.784      ;
; 4.171 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.792      ;
; 4.171 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.792      ;
; 4.171 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.792      ;
; 4.171 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.792      ;
; 4.171 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.792      ;
; 4.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.766      ;
; 4.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.766      ;
; 4.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.766      ;
; 4.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.766      ;
; 4.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.766      ;
; 4.204 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.746      ;
; 4.204 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.746      ;
; 4.204 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.746      ;
; 4.213 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 5.754      ;
; 4.213 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 5.754      ;
; 4.213 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 5.754      ;
; 4.213 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 5.754      ;
; 4.215 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.729      ;
; 4.215 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.729      ;
; 4.215 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.729      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.159 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.944      ;
; 8.159 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.944      ;
; 8.160 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.943      ;
; 8.174 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.929      ;
; 8.505 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.598      ;
; 8.507 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.596      ;
; 8.545 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.558      ;
; 8.545 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.558      ;
; 8.545 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.558      ;
; 8.545 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.558      ;
; 8.545 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.558      ;
; 8.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.431     ; 3.480      ;
; 8.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.431     ; 3.480      ;
; 8.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.431     ; 3.480      ;
; 8.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.431     ; 3.480      ;
; 8.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.431     ; 3.480      ;
; 8.706 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.738      ;
; 8.706 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.738      ;
; 8.709 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.735      ;
; 8.740 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.396     ; 3.363      ;
; 8.840 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.229      ;
; 8.883 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.601      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.006 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.183     ; 3.242      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.042 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.148     ; 3.241      ;
; 9.057 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.387      ;
; 9.076 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.368      ;
; 9.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.105     ; 3.223      ;
; 9.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.105     ; 3.223      ;
; 9.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.105     ; 3.223      ;
; 9.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.105     ; 3.223      ;
; 9.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.105     ; 3.223      ;
; 9.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.105     ; 3.223      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.173 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.070     ; 3.256      ;
; 9.408 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.036      ;
; 9.409 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 3.035      ;
; 9.533 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.359     ;
; 9.534 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.358     ;
; 9.549 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.052     ; 2.898      ;
; 9.647 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.052     ; 2.800      ;
; 9.647 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.052     ; 2.800      ;
; 9.670 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.078     ; 2.751      ;
; 9.670 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.078     ; 2.751      ;
; 9.670 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.078     ; 2.751      ;
; 9.670 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.222     ;
; 9.671 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.221     ;
; 9.678 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.214     ;
; 9.679 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.213     ;
; 9.713 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.178     ; 2.639      ;
; 9.716 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.143     ; 2.671      ;
; 9.822 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.070     ;
; 9.822 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.070     ;
; 9.823 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.069     ;
; 9.823 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 15.069     ;
; 9.837 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 15.059     ;
; 9.838 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 15.058     ;
; 9.838 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 15.058     ;
; 9.838 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 15.058     ;
; 9.839 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 15.057     ;
; 9.840 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 15.056     ;
; 9.882 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.611      ;
; 9.912 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.007      ; 2.594      ;
; 9.936 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.956     ;
; 9.937 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.955     ;
; 9.937 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.075     ; 14.987     ;
; 9.938 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.075     ; 14.986     ;
; 9.946 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.946     ;
; 9.947 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.945     ;
; 9.959 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.933     ;
; 9.959 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.933     ;
; 9.960 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.932     ;
; 9.960 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                       ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 14.932     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                 ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.420 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.420 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.420 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.420 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.420 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.420 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.424 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.513      ;
; 15.424 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.513      ;
; 15.424 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.513      ;
; 15.424 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.513      ;
; 15.424 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.513      ;
; 15.424 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.513      ;
; 15.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.433      ;
; 15.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.433      ;
; 15.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.433      ;
; 15.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.433      ;
; 15.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.433      ;
; 15.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.433      ;
; 15.527 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.402      ;
; 15.529 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.400      ;
; 15.540 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.389      ;
; 15.619 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.318      ;
; 15.619 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.318      ;
; 15.619 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.318      ;
; 15.619 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.318      ;
; 15.619 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.318      ;
; 15.619 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.318      ;
; 15.629 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.300      ;
; 15.645 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.285      ;
; 15.665 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.265      ;
; 15.682 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.247      ;
; 15.691 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.240      ;
; 15.691 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.240      ;
; 15.695 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.236      ;
; 15.695 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.236      ;
; 15.698 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.231      ;
; 15.699 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.230      ;
; 15.701 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.228      ;
; 15.712 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.210      ;
; 15.720 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.206      ;
; 15.730 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.200      ;
; 15.730 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.200      ;
; 15.730 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.200      ;
; 15.730 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.200      ;
; 15.730 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.200      ;
; 15.730 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.200      ;
; 15.734 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.196      ;
; 15.734 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.196      ;
; 15.734 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.196      ;
; 15.734 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.196      ;
; 15.734 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.196      ;
; 15.734 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.196      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.738 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.187      ;
; 15.742 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.184      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.746 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.180      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
; 15.759 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.166      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.300 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.913      ;
; 0.342 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.347 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.951      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|OUT_VALID                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|OUT_VALID                                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD_DONE                                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD_DONE                                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR_DONE                                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR_DONE                                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                                                       ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|ST[0]                                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|ST[0]                                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                                           ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|Read                                                                                                                                                                                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|Read                                                                                                                                                                                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                                                ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.368 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.970      ;
; 0.371 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.976      ;
; 0.375 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.979      ;
; 0.377 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.982      ;
; 0.377 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.984      ;
; 0.378 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.019      ;
; 0.381 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.983      ;
; 0.390 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.994      ;
; 0.394 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.635      ;
; 0.395 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CKE                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|CKE                                                                                                                                                                                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                                                       ; DE2_115_CAMERA:Camera|Sdram_Control:u7|BA[0]                                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|CS_N[0]                                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_done                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.644      ;
; 0.404 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.411 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.652      ;
; 0.415 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.657      ;
; 0.416 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.418 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.426 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.668      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.338 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.380 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.396 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.641      ;
; 0.415 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.658      ;
; 0.419 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.662      ;
; 0.426 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.437 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 0.958      ;
; 0.439 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 0.960      ;
; 0.445 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 0.966      ;
; 0.451 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 0.972      ;
; 0.492 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.735      ;
; 0.492 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.735      ;
; 0.502 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 1.023      ;
; 0.531 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.790      ;
; 0.531 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.790      ;
; 0.533 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.792      ;
; 0.541 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.463      ; 1.175      ;
; 0.542 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.463      ; 1.176      ;
; 0.545 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.788      ;
; 0.548 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.793      ;
; 0.554 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.463      ; 1.188      ;
; 0.560 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.803      ;
; 0.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.837      ;
; 0.583 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
; 0.587 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.844      ;
; 0.587 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.845      ;
; 0.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.845      ;
; 0.588 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.846      ;
; 0.590 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.848      ;
; 0.591 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.592 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.848      ;
; 0.592 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.849      ;
; 0.592 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.850      ;
; 0.593 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.851      ;
; 0.593 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.851      ;
; 0.595 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.853      ;
; 0.598 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.855      ;
; 0.599 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.857      ;
; 0.602 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.431      ; 1.204      ;
; 0.603 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.861      ;
; 0.604 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.862      ;
; 0.605 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.862      ;
; 0.606 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.849      ;
; 0.610 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.867      ;
; 0.610 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.868      ;
; 0.617 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.860      ;
; 0.617 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.875      ;
; 0.622 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.463      ; 1.256      ;
; 0.622 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.463      ; 1.256      ;
; 0.623 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.881      ;
; 0.624 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.867      ;
; 0.624 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.882      ;
; 0.625 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.868      ;
; 0.628 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.871      ;
; 0.630 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 1.151      ;
; 0.634 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.877      ;
; 0.638 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.896      ;
; 0.640 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.898      ;
; 0.643 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.462      ; 1.276      ;
; 0.646 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.469      ; 1.286      ;
; 0.646 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.889      ;
; 0.647 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.462      ; 1.280      ;
; 0.673 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.466      ; 1.310      ;
; 0.674 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.411      ; 1.256      ;
; 0.677 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.410      ; 1.258      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_4                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_3                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.399 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.640      ;
; 0.403 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.643      ;
; 0.550 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.792      ;
; 0.583 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.585 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.830      ;
; 0.590 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.830      ;
; 0.590 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.835      ;
; 0.598 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.609 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.849      ;
; 0.614 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.855      ;
; 0.796 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.040      ;
; 0.852 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_1                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.096      ;
; 0.870 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.111      ;
; 0.872 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.113      ;
; 0.873 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.875 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.116      ;
; 0.877 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.117      ;
; 0.878 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 1.113      ;
; 0.878 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.004      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                                                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.006      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.006      ;
; -3.045 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.006      ;
; -3.040 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_BLANK                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.482     ; 3.007      ;
; -3.040 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.482     ; 3.007      ;
; -3.040 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.482     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.459     ; 3.007      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.017 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.462     ; 3.004      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.475     ; 2.990      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.475     ; 2.990      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.475     ; 2.990      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.475     ; 2.990      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.475     ; 2.990      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.475     ; 2.990      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -3.016 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 2.986      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.097 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.563     ; 3.415      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.071 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.402      ;
; -1.028 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.558     ; 3.450      ;
; -1.003 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.545     ; 3.438      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.811     ; 3.020      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.811     ; 3.020      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.811     ; 3.020      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.811     ; 3.020      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.811     ; 3.020      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.882 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.810     ; 3.021      ;
; -0.856 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.005      ;
; -0.856 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.005      ;
; -0.856 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.005      ;
; -0.856 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.005      ;
; -0.856 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.005      ;
; -0.856 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.005      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.405      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.606     ; 3.370      ;
; 3.973 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.601     ; 3.406      ;
; 3.974 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.567     ; 3.439      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.002      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.007      ;
; 4.118 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.008      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 11.933 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 7.908      ;
; 12.571 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.306      ; 7.734      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.990 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.953      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 14.994 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.949      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.074 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.869      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.189 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.754      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.413 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.524      ;
; 15.426 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.511      ;
; 15.426 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.511      ;
; 15.426 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.511      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.278 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 2.049      ;
; 1.339 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 2.110      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 1.961 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.215      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.022 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 2.276      ;
; 2.434 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.205      ;
; 2.457 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.228      ;
; 2.523 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.294      ;
; 2.523 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.294      ;
; 2.610 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.802      ;
; 2.610 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.802      ;
; 2.610 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.802      ;
; 2.610 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.802      ;
; 2.610 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.802      ;
; 2.610 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.802      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.809      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 2.811      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.810      ;
; 2.625 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 2.811      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.626 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 2.816      ;
; 2.636 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.407      ;
; 2.664 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.435      ;
; 2.748 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.519      ;
; 2.760 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.531      ;
; 2.811 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.600      ; 3.582      ;
; 2.871 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.595      ; 3.637      ;
; 3.015 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.595      ; 3.781      ;
; 3.016 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.595      ; 3.782      ;
; 3.098 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.595      ; 3.864      ;
; 3.098 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.595      ; 3.864      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
; 3.107 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.361      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 4.449 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.849      ;
; 4.451 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.827      ;
; 4.451 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.827      ;
; 4.451 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.827      ;
; 4.451 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.827      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.465 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.877     ; 2.859      ;
; 4.475 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.887     ; 2.859      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.480 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.861      ;
; 4.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.846      ;
; 4.484 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.846      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.487 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.829      ;
; 4.502 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.914     ; 2.859      ;
; 4.502 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.914     ; 2.859      ;
; 4.502 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.914     ; 2.859      ;
; 4.513 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.842      ;
; 4.513 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.842      ;
; 4.513 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.842      ;
; 4.513 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.842      ;
; 4.513 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.842      ;
; 4.513 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.842      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.848      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.845 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.846      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.281     ; 2.861      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.281     ; 2.861      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.281     ; 2.861      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.281     ; 2.861      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.281     ; 2.861      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.871 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.280     ; 2.862      ;
; 4.923 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.204      ;
; 4.949 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.033     ; 3.217      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.953 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.196      ;
; 4.977 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.038     ; 3.207      ;
; 4.977 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.038     ; 3.207      ;
; 4.977 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.038     ; 3.207      ;
; 4.977 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.038     ; 3.207      ;
; 4.977 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.038     ; 3.207      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 4.476 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 2.848      ;
; 4.476 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 2.848      ;
; 4.476 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 2.848      ;
; 4.476 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 2.848      ;
; 4.476 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.819      ;
; 4.512 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.981     ; 2.802      ;
; 4.512 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.981     ; 2.802      ;
; 4.512 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.981     ; 2.802      ;
; 4.512 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.981     ; 2.802      ;
; 4.512 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.981     ; 2.802      ;
; 4.834 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.849      ;
; 4.834 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.849      ;
; 4.834 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.849      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                           ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.827      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.827      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.827      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.829      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.833      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.831      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.827      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.827      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.825      ;
; 4.835 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.823      ;
; 4.860 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.862      ;
; 4.860 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.862      ;
; 4.860 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.862      ;
; 4.860 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.862      ;
; 4.860 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.859      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.842      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.844      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.838      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.844      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.844      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.842      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.842      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.844      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.842      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.842      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.846      ;
; 4.861 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.844      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 58
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.069
Worst Case Available Settling Time: 9.084 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 5.719  ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 10.011 ; 0.000         ;
; CLOCK2_50                                             ; 17.481 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.101 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.171 ; 0.000         ;
; CLOCK2_50                                             ; 0.181 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; -0.904 ; -50.054       ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 6.280  ; 0.000         ;
; CLOCK2_50                                             ; 15.252 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK2_50                                             ; 0.617 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.708 ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.725 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.757  ; 0.000         ;
; CLOCK2_50                                             ; 9.272  ; 0.000         ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.255 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; CLOCK_50                                              ; 16.000 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.719 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.431      ;
; 5.719 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.431      ;
; 5.719 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.431      ;
; 5.719 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.431      ;
; 5.719 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.431      ;
; 5.727 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.417      ;
; 5.727 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.417      ;
; 5.727 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.417      ;
; 5.727 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.417      ;
; 5.727 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.417      ;
; 5.870 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.284      ;
; 5.870 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.284      ;
; 5.870 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.284      ;
; 5.870 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.284      ;
; 5.945 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.211      ;
; 5.945 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.211      ;
; 6.141 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 2.019      ;
; 6.141 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 2.019      ;
; 6.141 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 2.019      ;
; 6.172 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD        ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.988      ;
; 6.172 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.988      ;
; 6.172 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.988      ;
; 6.377 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                                                                                                                                                            ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 1.779      ;
; 6.639 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.677 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.272      ;
; 6.677 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.272      ;
; 6.677 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.272      ;
; 6.677 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.272      ;
; 6.683 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.266      ;
; 6.683 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.266      ;
; 6.685 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.258      ;
; 6.685 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.258      ;
; 6.685 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.258      ;
; 6.685 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.258      ;
; 6.685 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.258      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.721 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.228      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.729 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.214      ;
; 6.733 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.216      ;
; 6.751 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.198      ;
; 6.756 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.220      ;
; 6.756 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.220      ;
; 6.756 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.220      ;
; 6.756 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.220      ;
; 6.756 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.220      ;
; 6.764 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.206      ;
; 6.764 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.206      ;
; 6.764 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.206      ;
; 6.764 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.206      ;
; 6.764 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.206      ;
; 6.771 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.178      ;
; 6.771 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.178      ;
; 6.771 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.178      ;
; 6.771 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.178      ;
; 6.779 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.164      ;
; 6.779 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.164      ;
; 6.779 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.164      ;
; 6.779 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.164      ;
; 6.779 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.164      ;
; 6.781 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.172      ;
; 6.781 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.172      ;
; 6.782 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.194      ;
; 6.782 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.194      ;
; 6.782 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.194      ;
; 6.782 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.194      ;
; 6.782 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 3.194      ;
; 6.788 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.161      ;
; 6.789 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[9]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.160      ;
; 6.789 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[10]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.160      ;
; 6.789 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[11]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.160      ;
; 6.789 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[13]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.160      ;
; 6.790 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.180      ;
; 6.790 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.180      ;
; 6.790 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.180      ;
; 6.790 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.180      ;
; 6.790 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.180      ;
; 6.797 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[14]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.146      ;
; 6.797 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[20]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.146      ;
; 6.797 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[21]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.146      ;
; 6.797 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[19]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.146      ;
; 6.797 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[22]  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.146      ;
; 6.806 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.153      ;
; 6.806 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.153      ;
; 6.806 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|WR_MASK[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.153      ;
; 6.820 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[8]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.124      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 10.011 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 2.204      ;
; 10.011 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 2.204      ;
; 10.012 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 2.203      ;
; 10.025 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 2.190      ;
; 10.197 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 2.018      ;
; 10.200 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 2.015      ;
; 10.248 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 1.967      ;
; 10.248 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 1.967      ;
; 10.248 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 1.967      ;
; 10.248 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 1.967      ;
; 10.248 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 1.967      ;
; 10.278 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 1.914      ;
; 10.278 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 1.914      ;
; 10.278 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 1.914      ;
; 10.278 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 1.914      ;
; 10.278 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 1.914      ;
; 10.312 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 2.071      ;
; 10.312 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 2.071      ;
; 10.315 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 2.068      ;
; 10.325 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.272     ; 1.890      ;
; 10.400 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 1.793      ;
; 10.421 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.076     ; 1.990      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.474 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.826      ;
; 10.501 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 1.882      ;
; 10.510 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 1.873      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.517 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.807      ;
; 10.540 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 1.812      ;
; 10.540 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 1.812      ;
; 10.540 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 1.812      ;
; 10.540 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 1.812      ;
; 10.540 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 1.812      ;
; 10.540 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 1.812      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.580 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.111     ; 1.796      ;
; 10.682 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 1.701      ;
; 10.683 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 1.700      ;
; 10.776 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.102     ; 1.609      ;
; 10.835 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 1.539      ;
; 10.835 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 1.539      ;
; 10.835 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 1.539      ;
; 10.846 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.093     ; 1.548      ;
; 10.846 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.093     ; 1.548      ;
; 10.856 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.155     ; 1.498      ;
; 10.889 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 1.489      ;
; 11.058 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.468      ;
; 11.066 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.450      ;
; 11.161 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.372      ;
; 11.166 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.350      ;
; 11.168 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.348      ;
; 11.251 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.282      ;
; 11.268 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.258      ;
; 11.284 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.249      ;
; 11.287 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.246      ;
; 11.302 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.231      ;
; 11.315 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.211      ;
; 11.316 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 1.206      ;
; 11.324 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[2]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.209      ;
; 11.342 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.174      ;
; 11.346 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 1.176      ;
; 11.352 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.164      ;
; 11.356 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 1.166      ;
; 11.367 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.149      ;
; 11.372 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.144      ;
; 11.382 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.144      ;
; 11.392 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.134      ;
; 11.397 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.129      ;
; 11.428 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[8]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.105      ;
; 11.453 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.029      ; 1.063      ;
; 11.461 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.065      ;
; 11.472 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.039      ; 1.054      ;
; 11.476 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[7]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.057      ;
; 11.480 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.046      ; 1.053      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                 ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.481 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.476      ;
; 17.481 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.476      ;
; 17.481 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.476      ;
; 17.481 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.476      ;
; 17.481 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.476      ;
; 17.481 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.476      ;
; 17.484 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.473      ;
; 17.484 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.473      ;
; 17.484 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.473      ;
; 17.484 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.473      ;
; 17.484 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.473      ;
; 17.484 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.473      ;
; 17.520 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.428      ;
; 17.546 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.411      ;
; 17.546 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.411      ;
; 17.546 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.411      ;
; 17.546 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.411      ;
; 17.546 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.411      ;
; 17.546 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.411      ;
; 17.580 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.368      ;
; 17.583 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.365      ;
; 17.593 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.355      ;
; 17.618 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.339      ;
; 17.618 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.339      ;
; 17.618 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.339      ;
; 17.618 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.339      ;
; 17.618 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.339      ;
; 17.618 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.339      ;
; 17.628 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.320      ;
; 17.636 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.312      ;
; 17.639 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.310      ;
; 17.639 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.310      ;
; 17.642 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.307      ;
; 17.642 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.307      ;
; 17.654 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.294      ;
; 17.654 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.294      ;
; 17.658 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.287      ;
; 17.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.289      ;
; 17.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.289      ;
; 17.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.289      ;
; 17.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.289      ;
; 17.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.289      ;
; 17.660 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.289      ;
; 17.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.286      ;
; 17.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.286      ;
; 17.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.286      ;
; 17.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.286      ;
; 17.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.286      ;
; 17.663 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.286      ;
; 17.665 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.280      ;
; 17.668 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.280      ;
; 17.682 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.263      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.256      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.689 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.255      ;
; 17.691 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.257      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.249      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.696 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.248      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
; 17.698 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]               ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.247      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.101 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.448      ;
; 0.139 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.503      ;
; 0.141 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.483      ;
; 0.143 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.484      ;
; 0.145 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.485      ;
; 0.148 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.490      ;
; 0.150 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.151 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.493      ;
; 0.154 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.494      ;
; 0.157 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.499      ;
; 0.177 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|OUT_VALID                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|OUT_VALID                                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD_DONE                                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mRD_DONE                                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR_DONE                                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mWR_DONE                                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                                                       ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|ST[0]                                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|ST[0]                                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                                                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                                           ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|Read                                                                                                                                                                                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|Read                                                                                                                                                                                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                                                       ; DE2_115_CAMERA:Camera|Sdram_Control:u7|BA[0]                                                                                                                                                                                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                                                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[16]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                                                ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                                                 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|rp_done                                                                                                                                                                     ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CKE                                                                                                                                                                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|CKE                                                                                                                                                                                           ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|CS_N[0]                                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[17]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|mADDR[15]                                                                                                                                                                                     ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                                               ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                                               ; DE2_115_CAMERA:Camera|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                                                       ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.196 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.482      ;
; 0.197 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.484      ;
; 0.198 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.321      ;
; 0.201 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.490      ;
; 0.202 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.492      ;
; 0.203 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.171 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.315      ;
; 0.188 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.316      ;
; 0.198 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.483      ;
; 0.200 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.484      ;
; 0.202 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.487      ;
; 0.206 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.491      ;
; 0.209 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.334      ;
; 0.211 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.337      ;
; 0.215 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.341      ;
; 0.229 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.514      ;
; 0.246 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.372      ;
; 0.253 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.386      ;
; 0.253 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.386      ;
; 0.255 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.388      ;
; 0.258 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.384      ;
; 0.261 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.228      ; 0.575      ;
; 0.263 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.389      ;
; 0.269 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.594      ;
; 0.271 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.596      ;
; 0.272 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.597      ;
; 0.278 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.563      ;
; 0.287 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.424      ;
; 0.287 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.425      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.426      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.426      ;
; 0.288 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.426      ;
; 0.289 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.427      ;
; 0.289 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.427      ;
; 0.290 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.427      ;
; 0.290 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.427      ;
; 0.290 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.427      ;
; 0.291 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.429      ;
; 0.291 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.429      ;
; 0.292 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.430      ;
; 0.292 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.430      ;
; 0.295 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.427      ;
; 0.297 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.435      ;
; 0.298 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.432      ;
; 0.298 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.436      ;
; 0.300 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.630      ;
; 0.300 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.437      ;
; 0.300 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.437      ;
; 0.304 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.438      ;
; 0.304 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.442      ;
; 0.306 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.630      ;
; 0.308 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.243      ; 0.635      ;
; 0.309 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.633      ;
; 0.313 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.638      ;
; 0.314 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.440      ;
; 0.315 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.449      ;
; 0.315 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.640      ;
; 0.316 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.451      ;
; 0.318 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.444      ;
; 0.319 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.454      ;
; 0.321 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.455      ;
; 0.322 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.448      ;
; 0.331 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.661      ;
; 0.335 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.460      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_4                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_3                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.315      ;
; 0.201 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.325      ;
; 0.264 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.388      ;
; 0.290 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.308 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.431      ;
; 0.389 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                   ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.515      ;
; 0.414 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_1                    ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.540      ;
; 0.436 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.563      ;
; 0.436 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.563      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.560      ;
; 0.439 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.563      ;
; 0.441 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[0]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[1]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[11]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[12]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|V_Cont[10]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oRequest                                                                                                                                                                                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.547     ; 1.794      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.547     ; 1.794      ;
; -0.904 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.547     ; 1.794      ;
; -0.899 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_BLANK                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.541     ; 1.795      ;
; -0.899 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.541     ; 1.795      ;
; -0.899 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                                                ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.541     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[0]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[1]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[11]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|H_Cont[10]                                                                                                                                                                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.531     ; 1.795      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_B[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.535     ; 1.791      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_G[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.778      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[3]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.778      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.778      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.778      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[6]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.778      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[7]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.778      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; -0.889 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:Camera|VGA_Controller:u1|oVGA_R[9]                                                                                                                                                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.774      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.280  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 1.990      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.297  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.982      ;
; 1.316  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.635     ; 2.008      ;
; 1.333  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 2.000      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.360  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 1.803      ;
; 1.361  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 1.801      ;
; 1.361  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 1.801      ;
; 1.361  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 1.801      ;
; 1.361  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 1.801      ;
; 1.361  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 1.801      ;
; 1.376  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.767     ; 1.794      ;
; 1.376  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.767     ; 1.794      ;
; 1.376  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.767     ; 1.794      ;
; 1.376  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.767     ; 1.794      ;
; 1.376  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.767     ; 1.794      ;
; 1.376  ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.767     ; 1.794      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.280 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.981      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.282 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.945      ;
; 6.316 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.999      ;
; 6.318 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.678     ; 1.963      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.358 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.794      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.791      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.791      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.790      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.360 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 1.787      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 1.787      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 1.787      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.790      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.790      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.790      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.790      ;
; 6.361 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.790      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.252 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.620      ;
; 15.637 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.175      ; 4.525      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.129 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.833      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.132 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.830      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.194 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.768      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.266 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.696      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.381 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.573      ;
; 17.385 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.569      ;
; 17.385 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.569      ;
; 17.385 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.569      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.617 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.378      ; 1.079      ;
; 0.628 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.378      ; 1.090      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.033 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.170      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.044 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.181      ;
; 1.166 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.629      ;
; 1.219 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.682      ;
; 1.233 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.696      ;
; 1.255 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.718      ;
; 1.277 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.740      ;
; 1.320 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.783      ;
; 1.320 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.783      ;
; 1.322 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.785      ;
; 1.401 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 1.856      ;
; 1.404 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 1.867      ;
; 1.460 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 1.915      ;
; 1.462 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 1.917      ;
; 1.504 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 1.959      ;
; 1.505 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 1.960      ;
; 1.518 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 1.973      ;
; 1.524 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.009     ; 1.599      ;
; 1.524 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.009     ; 1.599      ;
; 1.524 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.009     ; 1.599      ;
; 1.524 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.009     ; 1.599      ;
; 1.524 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.009     ; 1.599      ;
; 1.524 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.009     ; 1.599      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.010     ; 1.612      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.538 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.017     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.539 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.605      ;
; 1.561 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 2.016      ;
; 1.562 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 2.017      ;
; 1.565 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 2.020      ;
; 1.578 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.371      ; 2.033      ;
; 1.582 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 1.720      ;
; 1.582 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 1.720      ;
; 1.582 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 1.720      ;
; 1.582 ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 1.720      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.708 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.647      ;
; 2.709 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.625      ;
; 2.709 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.625      ;
; 2.709 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.625      ;
; 2.709 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.625      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.721 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.653      ;
; 2.723 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.263     ; 1.644      ;
; 2.723 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.263     ; 1.644      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.256     ; 1.653      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.282     ; 1.627      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.737 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.653      ;
; 2.737 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.653      ;
; 2.737 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.653      ;
; 2.743 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.636      ;
; 2.743 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.636      ;
; 2.743 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.636      ;
; 2.743 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.636      ;
; 2.743 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.636      ;
; 2.743 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.636      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.645      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.910 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.644      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.927 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.456     ; 1.655      ;
; 2.928 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.458     ; 1.654      ;
; 2.928 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.458     ; 1.654      ;
; 2.928 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.458     ; 1.654      ;
; 2.928 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.458     ; 1.654      ;
; 2.928 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.458     ; 1.654      ;
; 2.946 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.310     ; 1.840      ;
; 2.964 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.319     ; 1.849      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.969 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.311     ; 1.848      ;
; 2.987 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.320     ; 1.857      ;
; 2.987 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.320     ; 1.857      ;
; 2.987 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.320     ; 1.857      ;
; 2.987 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.320     ; 1.857      ;
; 2.987 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.320     ; 1.857      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Camera|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.642      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.642      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.642      ;
; 2.725 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.642      ;
; 2.727 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.297     ; 1.614      ;
; 2.745 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.331     ; 1.598      ;
; 2.745 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.331     ; 1.598      ;
; 2.745 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.331     ; 1.598      ;
; 2.745 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.331     ; 1.598      ;
; 2.745 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_WR:write_fifo|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.331     ; 1.598      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                  ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                           ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.625      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.647      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.647      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.625      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.625      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.647      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.627      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.631      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.629      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.625      ;
; 2.905 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.625      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.624      ;
; 2.906 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                 ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.622      ;
; 2.921 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.655      ;
; 2.921 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.655      ;
; 2.921 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.655      ;
; 2.921 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.655      ;
; 2.921 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                            ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.653      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 1.636      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.638      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.632      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.638      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.638      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 1.636      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 1.636      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                    ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.638      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 1.636      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 1.636      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]   ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.640      ;
; 2.922 ; DE2_115_CAMERA:Camera|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:Camera|Sdram_Control:u7|SDRAM_FIFO_RD:read_fifo|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; CLOCK2_50    ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.638      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 58
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.069
Worst Case Available Settling Time: 9.490 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 1.911  ; 0.101 ; -3.763   ; 0.617   ; 4.681               ;
;  CLOCK2_50                                             ; 15.021 ; 0.181 ; 11.219   ; 0.617   ; 9.272               ;
;  CLOCK3_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.911  ; 0.101 ; 3.121    ; 2.725   ; 4.681               ;
;  Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 7.653  ; 0.171 ; -3.763   ; 2.708   ; 12.181              ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; -375.133 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000  ; 0.000 ; -375.133 ; 0.000   ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 11840    ; 0        ; 0        ; 0        ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 1534     ; 72       ; 45       ; 2126945  ;
; CLOCK2_50                                             ; CLOCK2_50                                             ; 3356     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 11840    ; 0        ; 0        ; 0        ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                             ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 1534     ; 72       ; 45       ; 2126945  ;
; CLOCK2_50                                             ; CLOCK2_50                                             ; 3356     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                             ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 56       ; 0        ;
; CLOCK2_50  ; CLOCK2_50                                             ; 519      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                              ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 56       ; 0        ;
; CLOCK2_50  ; CLOCK2_50                                             ; 519      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 48    ; 48   ;
; Unconstrained Input Port Paths  ; 337   ; 337  ;
; Unconstrained Output Ports      ; 145   ; 145  ;
; Unconstrained Output Port Paths ; 415   ; 415  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; Target                                                ; Clock                                                 ; Type      ; Status        ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; CLOCK2_50                                             ; CLOCK2_50                                             ; Base      ; Constrained   ;
; CLOCK3_50                                             ; CLOCK3_50                                             ; Base      ; Constrained   ;
; CLOCK_50                                              ; CLOCK_50                                              ; Base      ; Constrained   ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Camera|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[1] ; Camera|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[2] ; Camera|u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Camera|u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; Constrained   ;
; D5M_PIXLCLK                                           ;                                                       ; Base      ; Unconstrained ;
; DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK ;                                                       ; Base      ; Unconstrained ;
; DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl            ;                                                       ; Base      ; Unconstrained ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; D5M_D[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_FVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_LVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; D5M_RESET_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_XCLKIN    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; D5M_D[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_FVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_LVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; D5M_RESET_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_XCLKIN    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 05 15:33:06 2020
Info: Command: quartus_sta Number_reco -c Number_reco
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'src/DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {Camera|u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {Camera|u6|altpll_component|auto_generated|pll1|clk[0]} {Camera|u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Camera|u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {Camera|u6|altpll_component|auto_generated|pll1|clk[1]} {Camera|u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {Camera|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {Camera|u6|altpll_component|auto_generated|pll1|clk[2]} {Camera|u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {Camera|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {Camera|u6|altpll_component|auto_generated|pll1|clk[4]} {Camera|u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl_en is being clocked by DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl
Warning (332060): Node: DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.911               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.653               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    15.021               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 CLOCK2_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.763            -375.133 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.121               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.219               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.458               0.000 CLOCK2_50 
    Info (332119):     5.067               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.093               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.688               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.685               0.000 CLOCK2_50 
    Info (332119):    12.188               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 58 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 58
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.069
    Info (332114): Worst Case Available Settling Time: 8.975 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl_en is being clocked by DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl
Warning (332060): Node: DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.641               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.159               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    15.420               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.338               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.353               0.000 CLOCK2_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.045            -252.576 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.904               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.933               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.278               0.000 CLOCK2_50 
    Info (332119):     4.449               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.476               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.681               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.653               0.000 CLOCK2_50 
    Info (332119):    12.181               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 58 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 58
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.069
    Info (332114): Worst Case Available Settling Time: 9.084 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl_en is being clocked by DE2_115_CAMERA:Camera|RAW2RGB:u4|dval_ctrl
Warning (332060): Node: DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by DE2_115_CAMERA:Camera|I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.719               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.011               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    17.481               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.171               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.181               0.000 CLOCK2_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -0.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.904             -50.054 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.280               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.252               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.617               0.000 CLOCK2_50 
    Info (332119):     2.708               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.725               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.757               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):    12.255               0.000 Camera|u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 58 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 58
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.069
    Info (332114): Worst Case Available Settling Time: 9.490 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Tue May 05 15:33:13 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


