\doxysubsubsubsection{APB1 Clock Source}
\hypertarget{group__RCC__APBx__Clock__Source}{}\label{group__RCC__APBx__Clock__Source}\index{APB1 Clock Source@{APB1 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+1
\item 
\#define \mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__APBx__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+8
\item 
\#define \mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+16
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APBx__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}\label{group__RCC__APBx__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc} 
\index{APB1 Clock Source@{APB1 Clock Source}!RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}}
\index{RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}!APB1 Clock Source@{APB1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV1}{RCC\_HCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV1~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+1}

HCLK not divided ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00611}{611}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APBx__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d}\label{group__RCC__APBx__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d} 
\index{APB1 Clock Source@{APB1 Clock Source}!RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}}
\index{RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}!APB1 Clock Source@{APB1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV16}{RCC\_HCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV16~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+16}

HCLK divided by 16 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00615}{615}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APBx__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169}\label{group__RCC__APBx__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169} 
\index{APB1 Clock Source@{APB1 Clock Source}!RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}}
\index{RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}!APB1 Clock Source@{APB1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV2}{RCC\_HCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV2~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+2}

HCLK divided by 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00612}{612}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APBx__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083}\label{group__RCC__APBx__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083} 
\index{APB1 Clock Source@{APB1 Clock Source}!RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}}
\index{RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}!APB1 Clock Source@{APB1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV4}{RCC\_HCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV4~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+4}

HCLK divided by 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00613}{613}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APBx__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3}\label{group__RCC__APBx__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3} 
\index{APB1 Clock Source@{APB1 Clock Source}!RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}}
\index{RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}!APB1 Clock Source@{APB1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV8}{RCC\_HCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV8~LL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+DIV\+\_\+8}

HCLK divided by 8 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00614}{614}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

