
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.500709                       # Number of seconds simulated
sim_ticks                                500708592500                       # Number of ticks simulated
final_tick                               500708592500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2102939                       # Simulator instruction rate (inst/s)
host_op_rate                                  2116034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3198198967                       # Simulator tick rate (ticks/s)
host_mem_usage                                 691596                       # Number of bytes of host memory used
host_seconds                                   156.56                       # Real time elapsed on the host
sim_insts                                   329235205                       # Number of instructions simulated
sim_ops                                     331285316                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           28800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 753                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              57518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              38729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 96248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         57518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             57518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             38729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                96248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  48192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  500708495500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   753                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.796680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.701667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.482714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          147     61.00%     61.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     17.01%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16      6.64%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.73%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.32%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.83%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.49%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.83%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          241                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     27500000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                41618750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36520.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55270.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  664951521.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7070850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               524640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        38053200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11888160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     120140211420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           120212813355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.085381                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         500691489750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       881500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4958000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 500577310500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     30956500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      11056500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     83429500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2670360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         113708400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26371050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5072640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       251348340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       232285920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     119892112200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           120525580500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.710030                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         500637527750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8766000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 499481436250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    604907750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      13971750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    551230750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  412                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1001417185                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   329235205                       # Number of instructions committed
system.cpu.committedOps                     331285316                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             321376348                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_func_calls                      311625                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9859829                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    321376348                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_int_register_reads           595425619                       # number of times the integer registers were read
system.cpu.num_int_register_writes          264455207                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_cc_register_reads           1366923732                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29526948                       # number of times the CC registers were written
system.cpu.num_mem_refs                     171516495                       # number of memory refs
system.cpu.num_load_insts                   124201206                       # Number of load instructions
system.cpu.num_store_insts                   47315289                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               1001417184.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                          10578340                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 160075409     48.27%     48.27% # Class of executed instruction
system.cpu.op_class::IntMult                      803      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.27% # Class of executed instruction
system.cpu.op_class::MemRead                124201206     37.46%     85.73% # Class of executed instruction
system.cpu.op_class::MemWrite                47315273     14.27%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  331592707                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                26                       # number of replacements
system.cpu.dcache.tags.tagsinuse           264.851519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           171260738                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          523733.143731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   264.851519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.517288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.517288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         342522463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        342522463                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    123945925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       123945925                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     47160919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47160919                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       152235                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        152235                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          829                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          829                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          830                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          830                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     171106844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        171106844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    171259079                       # number of overall hits
system.cpu.dcache.overall_hits::total       171259079                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           263                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          329                       # number of overall misses
system.cpu.dcache.overall_misses::total           329                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     36526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36526500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4944000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4944000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        78000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     41470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     41470500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41470500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    123946188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    123946188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     47160979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47160979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       152241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       152241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          830                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          830                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    171107167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    171107167                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    171259408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    171259408                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.000039                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000039                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001205                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001205                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 138884.030418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 138884.030418                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        82400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        82400                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        78000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 128391.640867                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 128391.640867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 126050.151976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 126050.151976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           60                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     36188500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     36188500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     41072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     41409500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41409500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.000026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 138124.045802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 138124.045802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        81400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        81400                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        84250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        84250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        77000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 127554.347826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127554.347826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 127023.006135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127023.006135                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4823                       # number of replacements
system.cpu.icache.tags.tagsinuse           123.997745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           329333033                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          66518.487780                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      500688369500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   123.997745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.968732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         658680919                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        658680919                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    329333033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       329333033                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     329333033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        329333033                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    329333033                       # number of overall hits
system.cpu.icache.overall_hits::total       329333033                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4951                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4951                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4951                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4951                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4951                       # number of overall misses
system.cpu.icache.overall_misses::total          4951                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     99102500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99102500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     99102500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99102500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     99102500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99102500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    329337984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    329337984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    329337984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    329337984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    329337984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    329337984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20016.663300                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20016.663300                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20016.663300                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20016.663300                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20016.663300                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20016.663300                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4823                       # number of writebacks
system.cpu.icache.writebacks::total              4823                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4951                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4951                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4951                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4951                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4951                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4951                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     94151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     94151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     94151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94151500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19016.663300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19016.663300                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19016.663300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19016.663300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19016.663300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19016.663300                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   525.854557                       # Cycle average of tags in use
system.l2.tags.total_refs                        9336                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.398406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        263.007200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        262.847356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.008026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016048                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022980                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     81465                       # Number of tag accesses
system.l2.tags.data_accesses                    81465                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            8                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                8                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4787                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4787                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst            4501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4501                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  4501                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    24                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4525                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4501                       # number of overall hits
system.l2.overall_hits::cpu.data                   24                       # number of overall hits
system.l2.overall_hits::total                    4525                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  60                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              450                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             243                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 450                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 303                       # number of demand (read+write) misses
system.l2.demand_misses::total                    753                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                450                       # number of overall misses
system.l2.overall_misses::cpu.data                303                       # number of overall misses
system.l2.overall_misses::total                   753                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      4792500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4792500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     39219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39219000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     35922500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35922500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      40715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         79934000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39219000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     40715000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        79934000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4787                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4951                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5278                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4951                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5278                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.090891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.090891                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.910112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910112                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.090891                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.926606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142668                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.090891                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.926606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142668                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        79875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        79875                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87153.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87153.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 147829.218107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 147829.218107                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87153.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 134372.937294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106154.050465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87153.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 134372.937294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106154.050465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             60                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          450                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          243                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              753                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4192500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4192500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     34719000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34719000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     33492500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33492500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     37685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     72404000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     37685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     72404000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.090891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.090891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.910112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910112                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.090891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.926606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.090891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.926606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142668                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        69875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        69875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77153.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77153.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 137829.218107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 137829.218107                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77153.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 124372.937294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96154.050465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77153.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 124372.937294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96154.050465                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                693                       # Transaction distribution
system.membus.trans_dist::ReadExReq                60                       # Transaction distribution
system.membus.trans_dist::ReadExResp               60                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        48192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 753                       # Request fanout histogram
system.membus.reqLayer0.occupancy              782500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4024000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        10127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 500708592500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4823                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              60                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4951                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          267                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       625536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 646976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5278                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5226     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     52      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5278                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9894500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7426500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            490500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
