{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542928824358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542928824360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 04:50:24 2018 " "Processing started: Fri Nov 23 04:50:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542928824360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928824360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928824360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1542928824586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg1_no_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg1_no_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg_alu1-struct " "Found design unit 1: tempreg_alu1-struct" {  } { { "tempreg1_no_flag.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1_no_flag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839612 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg_alu1 " "Found entity 1: tempreg_alu1" {  } { { "tempreg1_no_flag.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1_no_flag.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg16-struct " "Found design unit 1: tempreg16-struct" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839613 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg16 " "Found entity 1: tempreg16" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg8-struct " "Found design unit 1: tempreg8-struct" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839614 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg8 " "Found entity 1: tempreg8" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg3-struct " "Found design unit 1: tempreg3-struct" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839614 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg3 " "Found entity 1: tempreg3" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg1+flag_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg1+flag_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg1-struct " "Found design unit 1: tempreg1-struct" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839615 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg1 " "Found entity 1: tempreg1" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender9-struct " "Found design unit 1: signextender9-struct" {  } { { "signextender9.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839615 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender9 " "Found entity 1: signextender9" {  } { { "signextender9.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender6-struct " "Found design unit 1: signextender6-struct" {  } { { "signextender6.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839616 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender6 " "Found entity 1: signextender6" {  } { { "signextender6.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter7-struct " "Found design unit 1: shifter7-struct" {  } { { "shifter7.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/shifter7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839616 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter7 " "Found entity 1: shifter7" {  } { { "shifter7.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/shifter7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-behave " "Found design unit 1: RISC-behave" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839617 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-struct " "Found design unit 1: registerfile-struct" {  } { { "registerfile.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/registerfile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839618 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/registerfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityencoder-struct " "Found design unit 1: priorityencoder-struct" {  } { { "priorityencoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/priorityencoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839618 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder " "Found entity 1: priorityencoder" {  } { { "priorityencoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/priorityencoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-struct " "Found design unit 1: pc-struct" {  } { { "pc.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839619 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next-state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file next-state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statetable1-statetable " "Found design unit 1: statetable1-statetable" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839620 ""} { "Info" "ISGN_ENTITY_NAME" "1 statetable1 " "Found entity 1: statetable1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-struct " "Found design unit 1: mux8-struct" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839620 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-struct " "Found design unit 1: mux4-struct" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839621 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-struct " "Found design unit 1: mux2-struct" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839621 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839622 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-struct " "Found design unit 1: ir-struct" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839622 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2-struct " "Found design unit 1: demux2-struct" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839623 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839623 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839625 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhd 11 5 " "Found 11 design units, including 5 entities, in source file alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab " "Found design unit 1: lab" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add-Behave " "Found design unit 2: add-Behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux0-Behave " "Found design unit 3: mux0-Behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder8-behave " "Found design unit 4: adder8-behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 subtracter8-behave " "Found design unit 5: subtracter8-behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alu1-struct " "Found design unit 6: alu1-struct" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux0 " "Found entity 2: mux0" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder8 " "Found entity 3: adder8" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_ENTITY_NAME" "4 subtracter8 " "Found entity 4: subtracter8" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu1 " "Found entity 5: alu1" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 13 6 " "Found 13 design units, including 6 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1 " "Found design unit 1: lab1" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add1-Behave " "Found design unit 2: add1-Behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux1-Behave " "Found design unit 3: mux1-Behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder16-behave " "Found design unit 4: adder16-behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 subtracter16-behave " "Found design unit 5: subtracter16-behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nand16-behave " "Found design unit 6: nand16-behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu-struct " "Found design unit 7: alu-struct" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux1 " "Found entity 2: mux1" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder16 " "Found entity 3: adder16" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_ENTITY_NAME" "4 subtracter16 " "Found entity 4: subtracter16" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_ENTITY_NAME" "5 nand16 " "Found entity 5: nand16" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542928839629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC " "Elaborating entity \"RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542928839722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statetable1 statetable1:fsm " "Elaborating entity \"statetable1\" for hierarchy \"statetable1:fsm\"" {  } { { "RISC.vhd" "fsm" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839724 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_store next-state.vhd(38) " "VHDL Process Statement warning at next-state.vhd(38): inferring latch(es) for signal or variable \"control_store\", which holds its previous value in one or more paths through the process" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839733 "|RISC|statetable1:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state next-state.vhd(153) " "VHDL Process Statement warning at next-state.vhd(153): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839737 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s00 next-state.vhd(153) " "Inferred latch for \"next_state.s00\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839749 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 next-state.vhd(153) " "Inferred latch for \"next_state.s0\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839749 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s26 next-state.vhd(153) " "Inferred latch for \"next_state.s26\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839749 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s25 next-state.vhd(153) " "Inferred latch for \"next_state.s25\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839750 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s24 next-state.vhd(153) " "Inferred latch for \"next_state.s24\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839750 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s23 next-state.vhd(153) " "Inferred latch for \"next_state.s23\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839751 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s22 next-state.vhd(153) " "Inferred latch for \"next_state.s22\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839751 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s21 next-state.vhd(153) " "Inferred latch for \"next_state.s21\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839751 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 next-state.vhd(153) " "Inferred latch for \"next_state.s20\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839751 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 next-state.vhd(153) " "Inferred latch for \"next_state.s19\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839752 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 next-state.vhd(153) " "Inferred latch for \"next_state.s18\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839752 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 next-state.vhd(153) " "Inferred latch for \"next_state.s17\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839752 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 next-state.vhd(153) " "Inferred latch for \"next_state.s16\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839752 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 next-state.vhd(153) " "Inferred latch for \"next_state.s15\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839752 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 next-state.vhd(153) " "Inferred latch for \"next_state.s14\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839753 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 next-state.vhd(153) " "Inferred latch for \"next_state.s13\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839753 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s44 next-state.vhd(153) " "Inferred latch for \"next_state.s44\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839753 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 next-state.vhd(153) " "Inferred latch for \"next_state.s12\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839754 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 next-state.vhd(153) " "Inferred latch for \"next_state.s11\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839754 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 next-state.vhd(153) " "Inferred latch for \"next_state.s10\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839754 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 next-state.vhd(153) " "Inferred latch for \"next_state.s9\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839754 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 next-state.vhd(153) " "Inferred latch for \"next_state.s8\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839755 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 next-state.vhd(153) " "Inferred latch for \"next_state.s7\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839755 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 next-state.vhd(153) " "Inferred latch for \"next_state.s6\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839755 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 next-state.vhd(153) " "Inferred latch for \"next_state.s5\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839756 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 next-state.vhd(153) " "Inferred latch for \"next_state.s4\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839756 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 next-state.vhd(153) " "Inferred latch for \"next_state.s3\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839757 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 next-state.vhd(153) " "Inferred latch for \"next_state.s2\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839757 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 next-state.vhd(153) " "Inferred latch for \"next_state.s1\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839757 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[0\] next-state.vhd(38) " "Inferred latch for \"control_store\[0\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839758 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[1\] next-state.vhd(38) " "Inferred latch for \"control_store\[1\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839758 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[2\] next-state.vhd(38) " "Inferred latch for \"control_store\[2\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839759 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[3\] next-state.vhd(38) " "Inferred latch for \"control_store\[3\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839759 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[4\] next-state.vhd(38) " "Inferred latch for \"control_store\[4\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839759 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[5\] next-state.vhd(38) " "Inferred latch for \"control_store\[5\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839759 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[6\] next-state.vhd(38) " "Inferred latch for \"control_store\[6\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839760 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[7\] next-state.vhd(38) " "Inferred latch for \"control_store\[7\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839760 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[8\] next-state.vhd(38) " "Inferred latch for \"control_store\[8\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839760 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[9\] next-state.vhd(38) " "Inferred latch for \"control_store\[9\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839760 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[10\] next-state.vhd(38) " "Inferred latch for \"control_store\[10\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839761 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[11\] next-state.vhd(38) " "Inferred latch for \"control_store\[11\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839761 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[12\] next-state.vhd(38) " "Inferred latch for \"control_store\[12\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839761 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[13\] next-state.vhd(38) " "Inferred latch for \"control_store\[13\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839761 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[14\] next-state.vhd(38) " "Inferred latch for \"control_store\[14\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839762 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[15\] next-state.vhd(38) " "Inferred latch for \"control_store\[15\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839762 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[16\] next-state.vhd(38) " "Inferred latch for \"control_store\[16\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839762 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[17\] next-state.vhd(38) " "Inferred latch for \"control_store\[17\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839762 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[18\] next-state.vhd(38) " "Inferred latch for \"control_store\[18\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839763 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[19\] next-state.vhd(38) " "Inferred latch for \"control_store\[19\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839763 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[20\] next-state.vhd(38) " "Inferred latch for \"control_store\[20\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839763 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[21\] next-state.vhd(38) " "Inferred latch for \"control_store\[21\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839764 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[22\] next-state.vhd(38) " "Inferred latch for \"control_store\[22\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839764 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[23\] next-state.vhd(38) " "Inferred latch for \"control_store\[23\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839764 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[24\] next-state.vhd(38) " "Inferred latch for \"control_store\[24\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839764 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[25\] next-state.vhd(38) " "Inferred latch for \"control_store\[25\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839764 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[26\] next-state.vhd(38) " "Inferred latch for \"control_store\[26\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839765 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[27\] next-state.vhd(38) " "Inferred latch for \"control_store\[27\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839765 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[28\] next-state.vhd(38) " "Inferred latch for \"control_store\[28\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839765 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[29\] next-state.vhd(38) " "Inferred latch for \"control_store\[29\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839765 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[30\] next-state.vhd(38) " "Inferred latch for \"control_store\[30\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839766 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[31\] next-state.vhd(38) " "Inferred latch for \"control_store\[31\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839766 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[32\] next-state.vhd(38) " "Inferred latch for \"control_store\[32\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839766 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[33\] next-state.vhd(38) " "Inferred latch for \"control_store\[33\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839766 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[34\] next-state.vhd(38) " "Inferred latch for \"control_store\[34\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839766 "|RISC|statetable1:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:total_flow " "Elaborating entity \"datapath\" for hierarchy \"datapath:total_flow\"" {  } { { "RISC.vhd" "total_flow" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839822 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy datapath.vhd(19) " "VHDL Signal Declaration warning at datapath.vhd(19): used implicit default value for signal \"dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542928839825 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_check datapath.vhd(20) " "Verilog HDL or VHDL warning at datapath.vhd(20): object \"mem_check\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r0\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r4\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r5\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r6\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r7\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_c datapath.vhd(25) " "Verilog HDL or VHDL warning at datapath.vhd(25): object \"dummy_c\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839826 "|RISC|datapath:total_flow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:total_flow\|mux2:pc_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:total_flow\|mux2:pc_mux\"" {  } { { "datapath.vhd" "pc_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux2.vhd(20) " "Inferred latch for \"dout\[3\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux2.vhd(20) " "Inferred latch for \"dout\[4\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux2.vhd(20) " "Inferred latch for \"dout\[5\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux2.vhd(20) " "Inferred latch for \"dout\[6\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux2.vhd(20) " "Inferred latch for \"dout\[7\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux2.vhd(20) " "Inferred latch for \"dout\[8\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux2.vhd(20) " "Inferred latch for \"dout\[9\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux2.vhd(20) " "Inferred latch for \"dout\[10\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux2.vhd(20) " "Inferred latch for \"dout\[11\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839828 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux2.vhd(20) " "Inferred latch for \"dout\[12\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839829 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux2.vhd(20) " "Inferred latch for \"dout\[13\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839829 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux2.vhd(20) " "Inferred latch for \"dout\[14\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839829 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux2.vhd(20) " "Inferred latch for \"dout\[15\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839829 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:total_flow\|mux4:memA_mux " "Elaborating entity \"mux4\" for hierarchy \"datapath:total_flow\|mux4:memA_mux\"" {  } { { "datapath.vhd" "memA_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839830 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux4.vhd(22) " "VHDL Process Statement warning at mux4.vhd(22): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4.vhd(22) " "Inferred latch for \"dout\[0\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4.vhd(22) " "Inferred latch for \"dout\[1\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4.vhd(22) " "Inferred latch for \"dout\[2\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux4.vhd(22) " "Inferred latch for \"dout\[3\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux4.vhd(22) " "Inferred latch for \"dout\[4\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux4.vhd(22) " "Inferred latch for \"dout\[5\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux4.vhd(22) " "Inferred latch for \"dout\[6\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux4.vhd(22) " "Inferred latch for \"dout\[7\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux4.vhd(22) " "Inferred latch for \"dout\[8\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux4.vhd(22) " "Inferred latch for \"dout\[9\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux4.vhd(22) " "Inferred latch for \"dout\[10\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux4.vhd(22) " "Inferred latch for \"dout\[11\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux4.vhd(22) " "Inferred latch for \"dout\[12\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux4.vhd(22) " "Inferred latch for \"dout\[13\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux4.vhd(22) " "Inferred latch for \"dout\[14\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839831 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux4.vhd(22) " "Inferred latch for \"dout\[15\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839832 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:total_flow\|mux2:a1_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:total_flow\|mux2:a1_mux\"" {  } { { "datapath.vhd" "a1_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839833 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839834 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839834 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839834 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839834 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:total_flow\|mux4:a3_mux " "Elaborating entity \"mux4\" for hierarchy \"datapath:total_flow\|mux4:a3_mux\"" {  } { { "datapath.vhd" "a3_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839835 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux4.vhd(22) " "VHDL Process Statement warning at mux4.vhd(22): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839836 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4.vhd(22) " "Inferred latch for \"dout\[0\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839836 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4.vhd(22) " "Inferred latch for \"dout\[1\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839836 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4.vhd(22) " "Inferred latch for \"dout\[2\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839836 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 datapath:total_flow\|mux8:t1_mux " "Elaborating entity \"mux8\" for hierarchy \"datapath:total_flow\|mux8:t1_mux\"" {  } { { "datapath.vhd" "t1_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux8.vhd(27) " "VHDL Process Statement warning at mux8.vhd(27): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux8.vhd(27) " "Inferred latch for \"dout\[0\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux8.vhd(27) " "Inferred latch for \"dout\[1\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux8.vhd(27) " "Inferred latch for \"dout\[2\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux8.vhd(27) " "Inferred latch for \"dout\[3\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux8.vhd(27) " "Inferred latch for \"dout\[4\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux8.vhd(27) " "Inferred latch for \"dout\[5\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839839 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux8.vhd(27) " "Inferred latch for \"dout\[6\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux8.vhd(27) " "Inferred latch for \"dout\[7\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux8.vhd(27) " "Inferred latch for \"dout\[8\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux8.vhd(27) " "Inferred latch for \"dout\[9\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux8.vhd(27) " "Inferred latch for \"dout\[10\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux8.vhd(27) " "Inferred latch for \"dout\[11\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux8.vhd(27) " "Inferred latch for \"dout\[12\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux8.vhd(27) " "Inferred latch for \"dout\[13\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux8.vhd(27) " "Inferred latch for \"dout\[14\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux8.vhd(27) " "Inferred latch for \"dout\[15\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839840 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:total_flow\|mux2:t4_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:total_flow\|mux2:t4_mux\"" {  } { { "datapath.vhd" "t4_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839842 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux2.vhd(20) " "Inferred latch for \"dout\[3\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux2.vhd(20) " "Inferred latch for \"dout\[4\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux2.vhd(20) " "Inferred latch for \"dout\[5\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux2.vhd(20) " "Inferred latch for \"dout\[6\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux2.vhd(20) " "Inferred latch for \"dout\[7\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839843 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 datapath:total_flow\|demux2:ir_demux " "Elaborating entity \"demux2\" for hierarchy \"datapath:total_flow\|demux2:ir_demux\"" {  } { { "datapath.vhd" "ir_demux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839845 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout1 demux2.vhd(19) " "VHDL Process Statement warning at demux2.vhd(19): inferring latch(es) for signal or variable \"dout1\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839846 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout2 demux2.vhd(19) " "VHDL Process Statement warning at demux2.vhd(19): inferring latch(es) for signal or variable \"dout2\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839846 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[0\] demux2.vhd(19) " "Inferred latch for \"dout2\[0\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839846 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[1\] demux2.vhd(19) " "Inferred latch for \"dout2\[1\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839846 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[2\] demux2.vhd(19) " "Inferred latch for \"dout2\[2\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[3\] demux2.vhd(19) " "Inferred latch for \"dout2\[3\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[4\] demux2.vhd(19) " "Inferred latch for \"dout2\[4\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[5\] demux2.vhd(19) " "Inferred latch for \"dout2\[5\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[6\] demux2.vhd(19) " "Inferred latch for \"dout2\[6\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[7\] demux2.vhd(19) " "Inferred latch for \"dout2\[7\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[8\] demux2.vhd(19) " "Inferred latch for \"dout2\[8\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[0\] demux2.vhd(19) " "Inferred latch for \"dout1\[0\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[1\] demux2.vhd(19) " "Inferred latch for \"dout1\[1\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[2\] demux2.vhd(19) " "Inferred latch for \"dout1\[2\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[3\] demux2.vhd(19) " "Inferred latch for \"dout1\[3\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[4\] demux2.vhd(19) " "Inferred latch for \"dout1\[4\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[5\] demux2.vhd(19) " "Inferred latch for \"dout1\[5\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[6\] demux2.vhd(19) " "Inferred latch for \"dout1\[6\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[7\] demux2.vhd(19) " "Inferred latch for \"dout1\[7\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[8\] demux2.vhd(19) " "Inferred latch for \"dout1\[8\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839847 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg16 datapath:total_flow\|tempreg16:t1 " "Elaborating entity \"tempreg16\" for hierarchy \"datapath:total_flow\|tempreg16:t1\"" {  } { { "datapath.vhd" "t1" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839848 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg16.vhd(18) " "VHDL Process Statement warning at tempreg16.vhd(18): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] tempreg16.vhd(18) " "Inferred latch for \"dout\[0\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] tempreg16.vhd(18) " "Inferred latch for \"dout\[1\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] tempreg16.vhd(18) " "Inferred latch for \"dout\[2\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] tempreg16.vhd(18) " "Inferred latch for \"dout\[3\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] tempreg16.vhd(18) " "Inferred latch for \"dout\[4\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] tempreg16.vhd(18) " "Inferred latch for \"dout\[5\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] tempreg16.vhd(18) " "Inferred latch for \"dout\[6\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] tempreg16.vhd(18) " "Inferred latch for \"dout\[7\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] tempreg16.vhd(18) " "Inferred latch for \"dout\[8\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] tempreg16.vhd(18) " "Inferred latch for \"dout\[9\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] tempreg16.vhd(18) " "Inferred latch for \"dout\[10\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839849 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] tempreg16.vhd(18) " "Inferred latch for \"dout\[11\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839850 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] tempreg16.vhd(18) " "Inferred latch for \"dout\[12\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839850 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] tempreg16.vhd(18) " "Inferred latch for \"dout\[13\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839850 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] tempreg16.vhd(18) " "Inferred latch for \"dout\[14\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839850 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] tempreg16.vhd(18) " "Inferred latch for \"dout\[15\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839850 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg8 datapath:total_flow\|tempreg8:t4 " "Elaborating entity \"tempreg8\" for hierarchy \"datapath:total_flow\|tempreg8:t4\"" {  } { { "datapath.vhd" "t4" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839851 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg8.vhd(17) " "VHDL Process Statement warning at tempreg8.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] tempreg8.vhd(17) " "Inferred latch for \"dout\[0\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] tempreg8.vhd(17) " "Inferred latch for \"dout\[1\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] tempreg8.vhd(17) " "Inferred latch for \"dout\[2\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] tempreg8.vhd(17) " "Inferred latch for \"dout\[3\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] tempreg8.vhd(17) " "Inferred latch for \"dout\[4\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] tempreg8.vhd(17) " "Inferred latch for \"dout\[5\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839852 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] tempreg8.vhd(17) " "Inferred latch for \"dout\[6\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839853 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] tempreg8.vhd(17) " "Inferred latch for \"dout\[7\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839853 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg3 datapath:total_flow\|tempreg3:t5 " "Elaborating entity \"tempreg3\" for hierarchy \"datapath:total_flow\|tempreg3:t5\"" {  } { { "datapath.vhd" "t5" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839853 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg3.vhd(17) " "VHDL Process Statement warning at tempreg3.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839854 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] tempreg3.vhd(17) " "Inferred latch for \"dout\[0\]\" at tempreg3.vhd(17)" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839854 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] tempreg3.vhd(17) " "Inferred latch for \"dout\[1\]\" at tempreg3.vhd(17)" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839854 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] tempreg3.vhd(17) " "Inferred latch for \"dout\[2\]\" at tempreg3.vhd(17)" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839854 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:total_flow\|decoder:D " "Elaborating entity \"decoder\" for hierarchy \"datapath:total_flow\|decoder:D\"" {  } { { "datapath.vhd" "D" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityencoder datapath:total_flow\|priorityencoder:PE " "Elaborating entity \"priorityencoder\" for hierarchy \"datapath:total_flow\|priorityencoder:PE\"" {  } { { "datapath.vhd" "PE" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender9 datapath:total_flow\|signextender9:SE9 " "Elaborating entity \"signextender9\" for hierarchy \"datapath:total_flow\|signextender9:SE9\"" {  } { { "datapath.vhd" "SE9" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender6 datapath:total_flow\|signextender6:SE6 " "Elaborating entity \"signextender6\" for hierarchy \"datapath:total_flow\|signextender6:SE6\"" {  } { { "datapath.vhd" "SE6" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter7 datapath:total_flow\|shifter7:s7 " "Elaborating entity \"shifter7\" for hierarchy \"datapath:total_flow\|shifter7:s7\"" {  } { { "datapath.vhd" "s7" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:total_flow\|ir:instr_reg " "Elaborating entity \"ir\" for hierarchy \"datapath:total_flow\|ir:instr_reg\"" {  } { { "datapath.vhd" "instr_reg" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din ir.vhd(22) " "VHDL Process Statement warning at ir.vhd(22): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542928839863 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout ir.vhd(17) " "VHDL Process Statement warning at ir.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] ir.vhd(17) " "Inferred latch for \"dout\[0\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] ir.vhd(17) " "Inferred latch for \"dout\[1\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] ir.vhd(17) " "Inferred latch for \"dout\[2\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] ir.vhd(17) " "Inferred latch for \"dout\[3\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] ir.vhd(17) " "Inferred latch for \"dout\[4\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] ir.vhd(17) " "Inferred latch for \"dout\[5\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] ir.vhd(17) " "Inferred latch for \"dout\[6\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] ir.vhd(17) " "Inferred latch for \"dout\[7\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] ir.vhd(17) " "Inferred latch for \"dout\[8\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] ir.vhd(17) " "Inferred latch for \"dout\[9\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] ir.vhd(17) " "Inferred latch for \"dout\[10\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] ir.vhd(17) " "Inferred latch for \"dout\[11\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] ir.vhd(17) " "Inferred latch for \"dout\[12\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] ir.vhd(17) " "Inferred latch for \"dout\[13\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] ir.vhd(17) " "Inferred latch for \"dout\[14\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] ir.vhd(17) " "Inferred latch for \"dout\[15\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839864 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile datapath:total_flow\|registerfile:reg_file " "Elaborating entity \"registerfile\" for hierarchy \"datapath:total_flow\|registerfile:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg1 datapath:total_flow\|tempreg1:carry_reg " "Elaborating entity \"tempreg1\" for hierarchy \"datapath:total_flow\|tempreg1:carry_reg\"" {  } { { "datapath.vhd" "carry_reg" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg1+flag_en.vhd(17) " "VHDL Process Statement warning at tempreg1+flag_en.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839869 "|RISC|datapath:total_flow|tempreg1:carry_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout tempreg1+flag_en.vhd(17) " "Inferred latch for \"dout\" at tempreg1+flag_en.vhd(17)" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839869 "|RISC|datapath:total_flow|tempreg1:carry_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg_alu1 datapath:total_flow\|tempreg_alu1:zero1_reg " "Elaborating entity \"tempreg_alu1\" for hierarchy \"datapath:total_flow\|tempreg_alu1:zero1_reg\"" {  } { { "datapath.vhd" "zero1_reg" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:total_flow\|alu:alu_16 " "Elaborating entity \"alu\" for hierarchy \"datapath:total_flow\|alu:alu_16\"" {  } { { "datapath.vhd" "alu_16" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839872 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluz alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"aluz\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839873 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluc alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"aluc\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.vhd(233) " "Inferred latch for \"z\[0\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.vhd(233) " "Inferred latch for \"z\[1\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.vhd(233) " "Inferred latch for \"z\[2\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.vhd(233) " "Inferred latch for \"z\[3\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.vhd(233) " "Inferred latch for \"z\[4\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.vhd(233) " "Inferred latch for \"z\[5\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.vhd(233) " "Inferred latch for \"z\[6\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.vhd(233) " "Inferred latch for \"z\[7\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.vhd(233) " "Inferred latch for \"z\[8\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.vhd(233) " "Inferred latch for \"z\[9\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.vhd(233) " "Inferred latch for \"z\[10\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.vhd(233) " "Inferred latch for \"z\[11\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.vhd(233) " "Inferred latch for \"z\[12\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.vhd(233) " "Inferred latch for \"z\[13\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839874 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.vhd(233) " "Inferred latch for \"z\[14\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839875 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.vhd(233) " "Inferred latch for \"z\[15\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839875 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluc alu.vhd(233) " "Inferred latch for \"aluc\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839875 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluz alu.vhd(233) " "Inferred latch for \"aluz\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928839875 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 datapath:total_flow\|alu:alu_16\|adder16:addersixteen " "Elaborating entity \"adder16\" for hierarchy \"datapath:total_flow\|alu:alu_16\|adder16:addersixteen\"" {  } { { "alu.vhd" "addersixteen" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 datapath:total_flow\|alu:alu_16\|adder16:addersixteen\|add1:a0 " "Elaborating entity \"add1\" for hierarchy \"datapath:total_flow\|alu:alu_16\|adder16:addersixteen\|add1:a0\"" {  } { { "alu.vhd" "a0" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 datapath:total_flow\|alu:alu_16\|nand16:nandsixteen " "Elaborating entity \"nand16\" for hierarchy \"datapath:total_flow\|alu:alu_16\|nand16:nandsixteen\"" {  } { { "alu.vhd" "nandsixteen" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter16 datapath:total_flow\|alu:alu_16\|subtracter16:subtractersixteen " "Elaborating entity \"subtracter16\" for hierarchy \"datapath:total_flow\|alu:alu_16\|subtracter16:subtractersixteen\"" {  } { { "alu.vhd" "subtractersixteen" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 alu.vhd(130) " "Verilog HDL or VHDL warning at alu.vhd(130): object \"c1\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839889 "|RISC|datapath:total_flow|alu:alu_16|subtracter16:subtractersixteen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 alu.vhd(130) " "Verilog HDL or VHDL warning at alu.vhd(130): object \"t1\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839889 "|RISC|datapath:total_flow|alu:alu_16|subtracter16:subtractersixteen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 datapath:total_flow\|alu1:alu_8 " "Elaborating entity \"alu1\" for hierarchy \"datapath:total_flow\|alu1:alu_8\"" {  } { { "datapath.vhd" "alu_8" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter8 datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight " "Elaborating entity \"subtracter8\" for hierarchy \"datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\"" {  } { { "alu1.vhd" "subtractereight" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 alu1.vhd(112) " "Verilog HDL or VHDL warning at alu1.vhd(112): object \"c1\" assigned a value but never read" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839910 "|RISC|datapath:total_flow|alu1:alu_8|subtracter8:subtractereight"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 alu1.vhd(112) " "Verilog HDL or VHDL warning at alu1.vhd(112): object \"t1\" assigned a value but never read" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542928839910 "|RISC|datapath:total_flow|alu1:alu_8|subtracter8:subtractereight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1 " "Elaborating entity \"adder8\" for hierarchy \"datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1\"" {  } { { "alu1.vhd" "a1" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1\|add:a0 " "Elaborating entity \"add\" for hierarchy \"datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1\|add:a0\"" {  } { { "alu1.vhd" "a0" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:total_flow\|pc:Prog_counter " "Elaborating entity \"pc\" for hierarchy \"datapath:total_flow\|pc:Prog_counter\"" {  } { { "datapath.vhd" "Prog_counter" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:total_flow\|memory:MEM " "Elaborating entity \"memory\" for hierarchy \"datapath:total_flow\|memory:MEM\"" {  } { { "datapath.vhd" "MEM" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928839922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:a3_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:a3_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:a3_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:a3_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:a3_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:a3_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542928840635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|control_store\[0\] " "Latch statetable1:fsm\|control_store\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR statetable1:fsm\|state.s1 " "Ports ENA and CLR on the latch are fed by the same signal statetable1:fsm\|state.s1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842672 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|control_store\[1\] " "Latch statetable1:fsm\|control_store\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR statetable1:fsm\|state.s1 " "Ports ENA and CLR on the latch are fed by the same signal statetable1:fsm\|state.s1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842672 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|control_store\[32\] " "Latch statetable1:fsm\|control_store\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s6 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s6" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842673 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR statetable1:fsm\|state.s1 " "Ports ENA and CLR on the latch are fed by the same signal statetable1:fsm\|state.s1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842673 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[1\] " "Latch datapath:total_flow\|alu:alu_16\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842673 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[0\] " "Latch datapath:total_flow\|alu:alu_16\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842673 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[3\] " "Latch datapath:total_flow\|alu:alu_16\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842673 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[2\] " "Latch datapath:total_flow\|alu:alu_16\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842673 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[4\] " "Latch datapath:total_flow\|alu:alu_16\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s4_4247 " "Latch statetable1:fsm\|next_state.s4_4247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s8 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s8" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s6_4123 " "Latch statetable1:fsm\|next_state.s6_4123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s7_4061 " "Latch statetable1:fsm\|next_state.s7_4061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s24_2945 " "Latch statetable1:fsm\|next_state.s24_2945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s23 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s23" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s25_2883 " "Latch statetable1:fsm\|next_state.s25_2883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s1_4433 " "Latch statetable1:fsm\|next_state.s1_4433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s0 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s0" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s3_4309 " "Latch statetable1:fsm\|next_state.s3_4309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s0 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s0" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s17_3379 " "Latch statetable1:fsm\|next_state.s17_3379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s21 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s21" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s21_3131 " "Latch statetable1:fsm\|next_state.s21_3131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842674 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s8_3999 " "Latch statetable1:fsm\|next_state.s8_3999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s3 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s3" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s9_3937 " "Latch statetable1:fsm\|next_state.s9_3937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s10_3875 " "Latch statetable1:fsm\|next_state.s10_3875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s0 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s0" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s12_3751 " "Latch statetable1:fsm\|next_state.s12_3751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:total_flow\|ir:instr_reg\|dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s5_4185 " "Latch statetable1:fsm\|next_state.s5_4185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s13_3627 " "Latch statetable1:fsm\|next_state.s13_3627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s14_3565 " "Latch statetable1:fsm\|next_state.s14_3565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s13 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s13" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s15_3503 " "Latch statetable1:fsm\|next_state.s15_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s16_3441 " "Latch statetable1:fsm\|next_state.s16_3441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s15 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s15" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s18_3317 " "Latch statetable1:fsm\|next_state.s18_3317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:total_flow\|ir:instr_reg\|dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s19_3255 " "Latch statetable1:fsm\|next_state.s19_3255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s18 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s18" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s20_3193 " "Latch statetable1:fsm\|next_state.s20_3193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s3 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s3" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s22_3069 " "Latch statetable1:fsm\|next_state.s22_3069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:total_flow\|ir:instr_reg\|dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s26_2821 " "Latch statetable1:fsm\|next_state.s26_2821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s23 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s23" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842675 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s23_3007 " "Latch statetable1:fsm\|next_state.s23_3007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s22 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s22" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|aluc " "Latch datapath:total_flow\|alu:alu_16\|aluc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 213 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|aluz " "Latch datapath:total_flow\|alu:alu_16\|aluz has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[5\] " "Latch datapath:total_flow\|alu:alu_16\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[6\] " "Latch datapath:total_flow\|alu:alu_16\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[7\] " "Latch datapath:total_flow\|alu:alu_16\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[8\] " "Latch datapath:total_flow\|alu:alu_16\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[9\] " "Latch datapath:total_flow\|alu:alu_16\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842676 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[10\] " "Latch datapath:total_flow\|alu:alu_16\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842677 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[11\] " "Latch datapath:total_flow\|alu:alu_16\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842677 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[12\] " "Latch datapath:total_flow\|alu:alu_16\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842677 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[13\] " "Latch datapath:total_flow\|alu:alu_16\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842677 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[14\] " "Latch datapath:total_flow\|alu:alu_16\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842677 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[15\] " "Latch datapath:total_flow\|alu:alu_16\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542928842677 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542928842677 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } } { "registerfile.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/registerfile.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542928842682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542928842682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542928844242 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[8\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[8\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[2\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[2\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[2\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[2\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[8\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[8\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[8\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[8\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[11\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[11\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[11\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[11\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[12\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[12\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[12\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[12\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[12\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[12\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[14\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[14\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[14\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[14\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[14\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[14\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542928844429 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1542928844429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542928847383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542928847664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542928847664 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50s " "No output dependent on input pin \"clk_50s\"" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542928847872 "|RISC|clk_50s"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542928847872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2800 " "Implemented 2800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542928847872 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542928847872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2746 " "Implemented 2746 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542928847872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542928847872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1253 " "Peak virtual memory: 1253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542928847895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 04:50:47 2018 " "Processing ended: Fri Nov 23 04:50:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542928847895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542928847895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542928847895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928847895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542928848833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542928848833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 04:50:48 2018 " "Processing started: Fri Nov 23 04:50:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542928848833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542928848833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542928848834 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542928848872 ""}
{ "Info" "0" "" "Project  = RISC" {  } {  } 0 0 "Project  = RISC" 0 0 "Fitter" 0 0 1542928848873 ""}
{ "Info" "0" "" "Revision = RISC" {  } {  } 0 0 "Revision = RISC" 0 0 "Fitter" 0 0 1542928848873 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542928848961 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542928848978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542928849051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542928849051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542928849260 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542928849265 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542928849358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542928849358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542928849358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542928849358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3519 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542928849368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3521 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542928849368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3523 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542928849368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3525 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542928849368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3527 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542928849368 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542928849368 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542928849372 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "173 " "TimeQuest Timing Analyzer is analyzing 173 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542928850439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542928850443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542928850443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]\|combout " "Node \"fsm\|control_store\[32\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542928850459 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]~129\|datac " "Node \"fsm\|control_store\[32\]~129\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542928850459 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]~129\|combout " "Node \"fsm\|control_store\[32\]~129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542928850459 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]\|datab " "Node \"fsm\|control_store\[32\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542928850459 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542928850459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fsm\|control_store\[32\]~129\|datad  to: fsm\|control_store\[32\]\|combout " "From: fsm\|control_store\[32\]~129\|datad  to: fsm\|control_store\[32\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542928850465 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542928850465 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542928850475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542928850476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542928850477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[32\]  " "Automatically promoted node statetable1:fsm\|control_store\[32\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[32\]~129 " "Destination node statetable1:fsm\|control_store\[32\]~129" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3459 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[32\]~output " "Destination node control\[32\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3510 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850767 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1042 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[33\]~110  " "Automatically promoted node statetable1:fsm\|control_store\[33\]~110 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[7\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[7\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 965 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[1\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[1\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 959 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850767 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1887 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:total_flow\|alu:alu_16\|z\[15\]~2  " "Automatically promoted node datapath:total_flow\|alu:alu_16\|z\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850767 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2375 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[29\]~98  " "Automatically promoted node statetable1:fsm\|control_store\[29\]~98 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[5\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[5\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1254 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[4\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[4\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1253 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[3\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[3\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1252 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[2\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[2\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1251 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[0\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[0\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1249 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[1\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[1\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1250 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[6\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[6\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1255 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[7\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[7\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1256 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[29\]~output " "Destination node control\[29\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3507 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850767 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1538 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[34\]~124  " "Automatically promoted node statetable1:fsm\|control_store\[34\]~124 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850768 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2225 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~22  " "Automatically promoted node statetable1:fsm\|next_state.s1~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|next_state.s1~23 " "Destination node statetable1:fsm\|next_state.s1~23" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2088 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|next_state.s1~25 " "Destination node statetable1:fsm\|next_state.s1~25" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2095 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850768 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2087 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|comb~4  " "Automatically promoted node statetable1:fsm\|comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[5\]~23 " "Destination node statetable1:fsm\|control_store\[5\]~23" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1438 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[6\]~35 " "Destination node statetable1:fsm\|control_store\[6\]~35" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1473 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[18\]~48 " "Destination node statetable1:fsm\|control_store\[18\]~48" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1486 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[12\]~58 " "Destination node statetable1:fsm\|control_store\[12\]~58" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1497 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|comb~7 " "Destination node statetable1:fsm\|comb~7" {  } { { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2100 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[12\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[12\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 941 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[14\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[14\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 943 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[15\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[15\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 944 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[27\]~output " "Destination node control\[27\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3505 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850768 ""}  } { { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1436 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~24  " "Automatically promoted node statetable1:fsm\|next_state.s1~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850768 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2089 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~25  " "Automatically promoted node statetable1:fsm\|next_state.s1~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850768 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2095 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~23  " "Automatically promoted node statetable1:fsm\|next_state.s1~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|next_state.s1~24 " "Destination node statetable1:fsm\|next_state.s1~24" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2089 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850768 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2088 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[2\]~21  " "Automatically promoted node statetable1:fsm\|control_store\[2\]~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[2\]~output " "Destination node control\[2\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3480 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850769 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1435 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[5\]~24  " "Automatically promoted node statetable1:fsm\|control_store\[5\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[1\]~3 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[1\]~3" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2349 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[0\]~5 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[0\]~5" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2351 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[6\]~17 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[6\]~17" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2837 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[7\]~19 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[7\]~19" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2841 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[8\]~21 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[8\]~21" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2848 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[15\]~22 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[15\]~22" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2850 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[13\]~23 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[13\]~23" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2869 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[12\]~24 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[12\]~24" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2870 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[11\]~25 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[11\]~25" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2871 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[10\]~26 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[10\]~26" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2872 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542928850769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850769 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1439 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg_alu1:zero1_reg\|dout~6 " "Destination node datapath:total_flow\|tempreg_alu1:zero1_reg\|dout~6" {  } { { "tempreg1_no_flag.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1_no_flag.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1467 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[22\]~76 " "Destination node statetable1:fsm\|control_store\[22\]~76" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1516 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[0\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[0\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 929 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[1\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[1\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 930 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[2\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[2\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[3\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[3\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 932 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[4\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[4\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 933 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[5\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[5\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 934 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[6\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[6\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 935 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[7\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[7\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 936 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542928850769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542928850769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542928850769 ""}  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 3513 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542928850769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542928851229 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542928851233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542928851233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542928851239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542928851245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542928851252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542928851252 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542928851255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542928851258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542928851262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542928851262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542928851446 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542928851453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542928852575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542928853942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542928853975 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542928864172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542928864172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542928864900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 3.7% " "2e+03 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542928870567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542928872524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542928872524 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542928911705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542929389701 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542929389701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:08:44 " "Fitter routing operations ending: elapsed time is 00:08:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542929389703 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.17 " "Total time spent on timing analysis during the Fitter is 7.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542929389910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542929389937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542929390774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542929390776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542929391758 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542929392690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1413 " "Peak virtual memory: 1413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542929393963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 04:59:53 2018 " "Processing ended: Fri Nov 23 04:59:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542929393963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:05 " "Elapsed time: 00:09:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542929393963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:05 " "Total CPU time (on all processors): 00:09:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542929393963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542929393963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542929394953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542929394954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 04:59:54 2018 " "Processing started: Fri Nov 23 04:59:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542929394954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542929394954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542929394954 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542929396015 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542929396062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542929396213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 04:59:56 2018 " "Processing ended: Fri Nov 23 04:59:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542929396213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542929396213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542929396213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542929396213 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542929396361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542929397103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542929397104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 04:59:56 2018 " "Processing started: Fri Nov 23 04:59:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542929397104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC -c RISC " "Command: quartus_sta RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1542929397173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397376 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "173 " "TimeQuest Timing Analyzer is analyzing 173 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397715 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397778 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542929397792 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:total_flow\|ir:instr_reg\|dout\[13\] datapath:total_flow\|ir:instr_reg\|dout\[13\] " "create_clock -period 1.000 -name datapath:total_flow\|ir:instr_reg\|dout\[13\] datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542929397792 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statetable1:fsm\|state.s0 statetable1:fsm\|state.s0 " "create_clock -period 1.000 -name statetable1:fsm\|state.s0 statetable1:fsm\|state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542929397792 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397792 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]\|combout " "Node \"fsm\|control_store\[32\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542929397796 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]~129\|datab " "Node \"fsm\|control_store\[32\]~129\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542929397796 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]~129\|combout " "Node \"fsm\|control_store\[32\]~129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542929397796 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]\|dataa " "Node \"fsm\|control_store\[32\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542929397796 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397796 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fsm\|control_store\[32\]~129\|datac  to: fsm\|control_store\[32\]\|combout " "From: fsm\|control_store\[32\]~129\|datac  to: fsm\|control_store\[32\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542929397803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397803 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929397809 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1542929397811 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542929397817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542929398578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929398578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.487 " "Worst-case setup slack is -14.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.487            -446.411 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "  -14.487            -446.411 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.985           -7829.104 CLK  " "  -13.985           -7829.104 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.866            -941.646 statetable1:fsm\|state.s0  " "  -13.866            -941.646 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929398579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.721 " "Worst-case hold slack is -5.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.721             -76.610 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -5.721             -76.610 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.528            -113.898 statetable1:fsm\|state.s0  " "   -3.528            -113.898 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.117 CLK  " "   -0.117              -0.117 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929398671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.393 " "Worst-case recovery slack is -4.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.393             -18.868 statetable1:fsm\|state.s0  " "   -4.393             -18.868 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886             -33.554 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -3.886             -33.554 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929398676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.685 " "Worst-case removal slack is -4.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.685             -95.222 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -4.685             -95.222 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 statetable1:fsm\|state.s0  " "    0.411               0.000 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929398680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -687.000 CLK  " "   -3.000            -687.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962            -318.697 statetable1:fsm\|state.s0  " "   -2.962            -318.697 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227             -14.635 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -0.227             -14.635 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929398681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929398681 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542929399188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929399219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fsm\|control_store\[32\]~129\|datac  to: fsm\|control_store\[32\]\|combout " "From: fsm\|control_store\[32\]~129\|datac  to: fsm\|control_store\[32\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542929400435 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542929400647 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.978 " "Worst-case setup slack is -12.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.978            -401.330 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "  -12.978            -401.330 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.387            -839.277 statetable1:fsm\|state.s0  " "  -12.387            -839.277 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.348           -6927.858 CLK  " "  -12.348           -6927.858 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.076 " "Worst-case hold slack is -5.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.076             -62.890 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -5.076             -62.890 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154             -98.602 statetable1:fsm\|state.s0  " "   -3.154             -98.602 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.172 CLK  " "   -0.144              -0.172 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.080 " "Worst-case recovery slack is -4.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.080             -17.533 statetable1:fsm\|state.s0  " "   -4.080             -17.533 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.572             -30.943 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -3.572             -30.943 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.149 " "Worst-case removal slack is -4.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.149             -82.977 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -4.149             -82.977 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 statetable1:fsm\|state.s0  " "    0.558               0.000 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -687.000 CLK  " "   -3.000            -687.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557            -274.694 statetable1:fsm\|state.s0  " "   -2.557            -274.694 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -7.797 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -0.142              -7.797 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929400759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929400759 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542929401294 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fsm\|control_store\[32\]~129\|datac  to: fsm\|control_store\[32\]\|combout " "From: fsm\|control_store\[32\]~129\|datac  to: fsm\|control_store\[32\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542929401437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542929401525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.319 " "Worst-case setup slack is -8.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.319            -243.805 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -8.319            -243.805 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.868           -4416.987 CLK  " "   -7.868           -4416.987 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.849            -506.797 statetable1:fsm\|state.s0  " "   -7.849            -506.797 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.455 " "Worst-case hold slack is -3.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.455             -49.462 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -3.455             -49.462 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083             -73.369 statetable1:fsm\|state.s0  " "   -2.083             -73.369 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.066 CLK  " "   -0.059              -0.066 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.228 " "Worst-case recovery slack is -2.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.228              -9.243 statetable1:fsm\|state.s0  " "   -2.228              -9.243 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.833              -9.021 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -1.833              -9.021 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.867 " "Worst-case removal slack is -2.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867             -60.578 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -2.867             -60.578 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 statetable1:fsm\|state.s0  " "    0.186               0.000 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -788.308 CLK  " "   -3.000            -788.308 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549            -120.669 statetable1:fsm\|state.s0  " "   -1.549            -120.669 statetable1:fsm\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -2.692 datapath:total_flow\|ir:instr_reg\|dout\[13\]  " "   -0.067              -2.692 datapath:total_flow\|ir:instr_reg\|dout\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542929401656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929401656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929402669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929402675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1112 " "Peak virtual memory: 1112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542929402777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 05:00:02 2018 " "Processing ended: Fri Nov 23 05:00:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542929402777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542929402777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542929402777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929402777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542929403806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542929403807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 05:00:03 2018 " "Processing started: Fri Nov 23 05:00:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542929403807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542929403807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542929403807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_6_1200mv_85c_slow.vho /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_6_1200mv_85c_slow.vho in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929404741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_6_1200mv_0c_slow.vho /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_6_1200mv_0c_slow.vho in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929405132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_min_1200mv_0c_fast.vho /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_min_1200mv_0c_fast.vho in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929405513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC.vho /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC.vho in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929405931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_6_1200mv_85c_vhd_slow.sdo /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_6_1200mv_85c_vhd_slow.sdo in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929406194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_6_1200mv_0c_vhd_slow.sdo /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_6_1200mv_0c_vhd_slow.sdo in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929406444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_min_1200mv_0c_vhd_fast.sdo /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_min_1200mv_0c_vhd_fast.sdo in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929406684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_vhd.sdo /home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/ simulation " "Generated file RISC_vhd.sdo in folder \"/home/dimple/Downloads/Micro-21 Nov/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542929406927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1334 " "Peak virtual memory: 1334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542929406977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 05:00:06 2018 " "Processing ended: Fri Nov 23 05:00:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542929406977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542929406977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542929406977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542929406977 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 305 s " "Quartus Prime Full Compilation was successful. 0 errors, 305 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542929407128 ""}
