* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Sep 15 2018 01:59:59

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       BG121

Design statistics:
------------------
    FFs:                  231
    LUTs:                 389
    RAMs:                 32
    IOBs:                 49
    GBs:                  1
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 389/7680
        Combinational Logic Cells: 158      out of   7680      2.05729%
        Sequential Logic Cells:    231      out of   7680      3.00781%
        Logic Tiles:               107      out of   960       11.1458%
    Registers: 
        Logic Registers:           231      out of   7680      3.00781%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    32       out of   32        100%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                11       out of   93        11.828%
        Output Pins:               38       out of   93        40.8602%
        InOut Pins:                0        out of   93        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          1        out of   2         50%

IO Bank Utilization:
--------------------
    Bank 3: 18       out of   26        69.2308%
    Bank 1: 0        out of   21        0%
    Bank 0: 19       out of   23        82.6087%
    Bank 2: 12       out of   23        52.1739%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    J5          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VSYNC     
    J7          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_HSYNC     
    K3          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[3]  
    K4          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[5]  
    K5          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[7]  
    K6          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_CLK       
    L2          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[2]  
    L3          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[4]  
    L4          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[6]  
    L5          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[8]  
    L7          Input      SB_LVCMOS    Yes      2        Simple Input   TVP_VIDEO[9]  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    A1          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[0]      
    A2          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[1]      
    A3          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[3]      
    A4          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[5]      
    A5          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[7]      
    A6          Output     SB_LVCMOS    No       0        Simple Output  ADV_B[0]      
    A7          Output     SB_LVCMOS    No       0        Simple Output  ADV_B[1]      
    A8          Output     SB_LVCMOS    No       0        Simple Output  ADV_B[2]      
    A9          Output     SB_LVCMOS    No       0        Simple Output  ADV_B[4]      
    A10         Output     SB_LVCMOS    No       0        Simple Output  ADV_B[6]      
    A11         Output     SB_LVCMOS    No       0        Simple Output  ADV_B[7]      
    B1          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[6]      
    B2          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[7]      
    B3          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[2]      
    B4          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[4]      
    B5          Output     SB_LVCMOS    No       0        Simple Output  ADV_G[6]      
    B8          Output     SB_LVCMOS    No       0        Simple Output  ADV_B[3]      
    B9          Output     SB_LVCMOS    No       0        Simple Output  ADV_B[5]      
    C1          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[4]      
    C2          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[5]      
    C3          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[1]      
    C4          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[0]      
    C7          Output     SB_LVCMOS    Yes      0        Simple Output  ADV_BLANK_N   
    C8          Output     SB_LVCMOS    Yes      0        Simple Output  ADV_SYNC_N    
    C9          Output     SB_LVCMOS    No       0        Simple Output  ADV_CLK       
    D1          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[2]      
    D2          Output     SB_LVCMOS    No       3        Simple Output  ADV_R[3]      
    D3          Output     SB_LVCMOS    No       3        Simple Output  ADV_HSYNC     
    E1          Output     SB_LVCMOS    No       3        Simple Output  ADV_VSYNC     
    E2          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[7]      
    F1          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[5]      
    F2          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[6]      
    G2          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[4]      
    H1          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[3]      
    H2          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[2]      
    J1          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[1]      
    J8          Output     SB_LVCMOS    No       2        Simple Output  LED           
    K1          Output     SB_LVCMOS    Yes      3        Simple Output  DEBUG[0]      

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              2        IO         76      TVP_CLK_c  


Router Summary:
---------------
    Status:  Successful
    Runtime: 29 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     4364 out of 146184      2.98528%
                          Span 4      999 out of  29696      3.36409%
                         Span 12      311 out of   5632      5.52202%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect       39 out of   6720      0.580357%

