{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559193184831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559193184847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:43:04 2019 " "Processing started: Thu May 30 09:43:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559193184847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193184847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193184847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559193185441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Found entity 1: register_32_bit" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder32 " "Found entity 1: decoder32" {  } { { "decoder32.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/decoder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../q1/ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_32_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "../q1/adder_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/adder_32_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../q1/half_adder.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../q1/full_adder.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bit " "Found entity 1: adder_8_bit" {  } { { "../q1/adder_8_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/adder_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../q1/lpm_mux0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_inv0.v 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_inv0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Found entity 1: lpm_inv0" {  } { { "../q1/lpm_inv0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_and0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Found entity 1: lpm_and0" {  } { { "lpm_and0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_and0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199784 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.v Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v " "File \"Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.v\" is a duplicate of already analyzed file \"Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559193199800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_inv0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_xor0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Found entity 1: lpm_xor0" {  } { { "lpm_xor0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_xor0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/one_bit_left_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/one_bit_left_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_left_shifter " "Found entity 1: one_bit_left_shifter" {  } { { "../q1/one_bit_left_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/one_bit_left_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "../q1/lpm_mux1.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/left_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/left_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "../q1/left_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/left_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/l_8_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/l_8_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 l_8_shifter " "Found entity 1: l_8_shifter" {  } { { "../q1/l_8_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/l_8_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193199878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193199878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_32_bit " "Elaborating entity \"register_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559193199910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[31\] GND " "Pin \"Out\[31\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[30\] GND " "Pin \"Out\[30\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[29\] GND " "Pin \"Out\[29\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[28\] GND " "Pin \"Out\[28\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[27\] GND " "Pin \"Out\[27\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[26\] GND " "Pin \"Out\[26\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[25\] GND " "Pin \"Out\[25\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[24\] GND " "Pin \"Out\[24\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[23\] GND " "Pin \"Out\[23\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[22\] GND " "Pin \"Out\[22\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[21\] GND " "Pin \"Out\[21\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[20\] GND " "Pin \"Out\[20\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[19\] GND " "Pin \"Out\[19\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[18\] GND " "Pin \"Out\[18\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[17\] GND " "Pin \"Out\[17\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[16\] GND " "Pin \"Out\[16\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[15\] GND " "Pin \"Out\[15\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[14\] GND " "Pin \"Out\[14\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[13\] GND " "Pin \"Out\[13\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[12\] GND " "Pin \"Out\[12\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[11\] GND " "Pin \"Out\[11\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[10\] GND " "Pin \"Out\[10\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[9\] GND " "Pin \"Out\[9\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[8\] GND " "Pin \"Out\[8\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[7\] GND " "Pin \"Out\[7\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[6\] GND " "Pin \"Out\[6\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[5\] GND " "Pin \"Out\[5\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[4\] GND " "Pin \"Out\[4\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[3\] GND " "Pin \"Out\[3\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[2\] GND " "Pin \"Out\[2\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[1\] GND " "Pin \"Out\[1\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[0\] GND " "Pin \"Out\[0\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193200425 "|register_32_bit|Out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559193200425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559193200675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559193200675 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 160 -40 128 176 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 -48 120 240 "write_enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[31\] " "No output dependent on input pin \"input\[31\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[30\] " "No output dependent on input pin \"input\[30\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[29\] " "No output dependent on input pin \"input\[29\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[28\] " "No output dependent on input pin \"input\[28\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[27\] " "No output dependent on input pin \"input\[27\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[26\] " "No output dependent on input pin \"input\[26\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[25\] " "No output dependent on input pin \"input\[25\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[24\] " "No output dependent on input pin \"input\[24\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[23\] " "No output dependent on input pin \"input\[23\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[22\] " "No output dependent on input pin \"input\[22\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[21\] " "No output dependent on input pin \"input\[21\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[20\] " "No output dependent on input pin \"input\[20\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[19\] " "No output dependent on input pin \"input\[19\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[18\] " "No output dependent on input pin \"input\[18\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[17\] " "No output dependent on input pin \"input\[17\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[16\] " "No output dependent on input pin \"input\[16\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "No output dependent on input pin \"input\[15\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 0 168 88 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 112 -40 128 128 "clear" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193200753 "|register_32_bit|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559193200753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559193200769 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559193200769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559193200769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559193200847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:43:20 2019 " "Processing ended: Thu May 30 09:43:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559193200847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559193200847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559193200847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193200847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559193205972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559193205972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:43:25 2019 " "Processing started: Thu May 30 09:43:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559193205972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559193205972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Register_File -c Register_File " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559193205972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559193206128 ""}
{ "Info" "0" "" "Project  = Register_File" {  } {  } 0 0 "Project  = Register_File" 0 0 "Fitter" 0 0 1559193206128 ""}
{ "Info" "0" "" "Revision = Register_File" {  } {  } 0 0 "Revision = Register_File" 0 0 "Fitter" 0 0 1559193206128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559193206253 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Register_File EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design Register_File" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1559193206722 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1559193206769 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1559193206909 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1559193206909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559193207097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559193207097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559193207191 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559193207191 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559193207206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559193207206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559193207206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559193207206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559193207206 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559193207206 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559193207206 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559193207503 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_File.sdc " "Synopsys Design Constraints File file not found: 'Register_File.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559193207738 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559193207738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1559193207738 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1559193207738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559193207738 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1559193207738 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559193207753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559193207753 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559193207769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559193207769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559193207769 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559193207769 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 2.5V 35 32 0 " "Number of I/O pins in group: 67 (unused VREF, 2.5V VCCIO, 35 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559193207784 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559193207784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559193207784 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559193207784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559193207784 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559193207784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559193207831 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559193207847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559193208941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559193208972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559193208988 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559193209159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559193209175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559193209628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X12_Y30 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30" {  } { { "loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} { { 12 { 0 ""} 0 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559193210472 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559193210472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559193210535 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1559193210535 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559193210535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559193210550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559193210566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559193210675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559193210925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559193211019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559193211300 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559193211832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/Register_File.fit.smsg " "Generated suppressed messages file Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/Register_File.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559193212378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5563 " "Peak virtual memory: 5563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559193212831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:43:32 2019 " "Processing ended: Thu May 30 09:43:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559193212831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559193212831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559193212831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559193212831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559193217191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559193217206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:43:37 2019 " "Processing started: Thu May 30 09:43:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559193217206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559193217206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Register_File -c Register_File " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559193217206 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559193218550 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559193218581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559193218972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:43:38 2019 " "Processing ended: Thu May 30 09:43:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559193218972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559193218972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559193218972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559193218972 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559193219659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559193223628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559193223628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:43:43 2019 " "Processing started: Thu May 30 09:43:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559193223628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193223628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Register_File -c Register_File " "Command: quartus_sta Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193223628 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1559193223769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193223956 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224003 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_File.sdc " "Synopsys Design Constraints File file not found: 'Register_File.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224144 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224144 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224144 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1559193224159 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559193224191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559193224253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224691 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224691 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224691 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224722 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559193224722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224831 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224831 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224831 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193224863 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193225472 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193225472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559193225613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:43:45 2019 " "Processing ended: Thu May 30 09:43:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559193225613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559193225613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559193225613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193225613 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559193226462 ""}
