ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "./Core/Src/stm32f1xx_it.c"
   1:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/stm32f1xx_it.c **** /**
   3:./Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:./Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:./Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:./Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:./Core/Src/stm32f1xx_it.c ****   * @attention
   8:./Core/Src/stm32f1xx_it.c ****   *
   9:./Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:./Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:./Core/Src/stm32f1xx_it.c ****   *
  12:./Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:./Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:./Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:./Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:./Core/Src/stm32f1xx_it.c ****   *
  17:./Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:./Core/Src/stm32f1xx_it.c ****   */
  19:./Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:./Core/Src/stm32f1xx_it.c **** 
  21:./Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:./Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:./Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:./Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:./Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:./Core/Src/stm32f1xx_it.c **** 
  28:./Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:./Core/Src/stm32f1xx_it.c **** 
  31:./Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:./Core/Src/stm32f1xx_it.c **** 
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 2


  33:./Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:./Core/Src/stm32f1xx_it.c **** 
  36:./Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:./Core/Src/stm32f1xx_it.c **** 
  38:./Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:./Core/Src/stm32f1xx_it.c **** 
  41:./Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:./Core/Src/stm32f1xx_it.c **** 
  43:./Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:./Core/Src/stm32f1xx_it.c **** 
  46:./Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:./Core/Src/stm32f1xx_it.c **** 
  48:./Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:./Core/Src/stm32f1xx_it.c **** 
  51:./Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:./Core/Src/stm32f1xx_it.c **** 
  53:./Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:./Core/Src/stm32f1xx_it.c **** 
  56:./Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:./Core/Src/stm32f1xx_it.c **** 
  58:./Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:./Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  60:./Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  61:./Core/Src/stm32f1xx_it.c **** 
  62:./Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  63:./Core/Src/stm32f1xx_it.c **** 
  64:./Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  65:./Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  66:./Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:./Core/Src/stm32f1xx_it.c **** /**
  68:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:./Core/Src/stm32f1xx_it.c ****   */
  70:./Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  71:./Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 71 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  37              	.L2:
  72:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:./Core/Src/stm32f1xx_it.c **** 
  74:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:./Core/Src/stm32f1xx_it.c ****   while (1)
  38              		.loc 1 76 9 discriminator 1
  39 0004 FEE7     		b	.L2
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 3


  40              		.cfi_endproc
  41              	.LFE65:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu softvfp
  51              	HardFault_Handler:
  52              	.LFB66:
  77:./Core/Src/stm32f1xx_it.c ****   {
  78:./Core/Src/stm32f1xx_it.c ****   }
  79:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:./Core/Src/stm32f1xx_it.c **** }
  81:./Core/Src/stm32f1xx_it.c **** 
  82:./Core/Src/stm32f1xx_it.c **** /**
  83:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:./Core/Src/stm32f1xx_it.c ****   */
  85:./Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  86:./Core/Src/stm32f1xx_it.c **** {
  53              		.loc 1 86 1
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 1, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58 0000 80B4     		push	{r7}
  59              		.cfi_def_cfa_offset 4
  60              		.cfi_offset 7, -4
  61 0002 00AF     		add	r7, sp, #0
  62              		.cfi_def_cfa_register 7
  63              	.L4:
  87:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:./Core/Src/stm32f1xx_it.c **** 
  89:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:./Core/Src/stm32f1xx_it.c ****   while (1)
  64              		.loc 1 90 9 discriminator 1
  65 0004 FEE7     		b	.L4
  66              		.cfi_endproc
  67              	.LFE66:
  69              		.section	.text.MemManage_Handler,"ax",%progbits
  70              		.align	1
  71              		.global	MemManage_Handler
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu softvfp
  77              	MemManage_Handler:
  78              	.LFB67:
  91:./Core/Src/stm32f1xx_it.c ****   {
  92:./Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:./Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:./Core/Src/stm32f1xx_it.c ****   }
  95:./Core/Src/stm32f1xx_it.c **** }
  96:./Core/Src/stm32f1xx_it.c **** 
  97:./Core/Src/stm32f1xx_it.c **** /**
  98:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 4


  99:./Core/Src/stm32f1xx_it.c ****   */
 100:./Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 101:./Core/Src/stm32f1xx_it.c **** {
  79              		.loc 1 101 1
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84 0000 80B4     		push	{r7}
  85              		.cfi_def_cfa_offset 4
  86              		.cfi_offset 7, -4
  87 0002 00AF     		add	r7, sp, #0
  88              		.cfi_def_cfa_register 7
  89              	.L6:
 102:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 103:./Core/Src/stm32f1xx_it.c **** 
 104:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 105:./Core/Src/stm32f1xx_it.c ****   while (1)
  90              		.loc 1 105 9 discriminator 1
  91 0004 FEE7     		b	.L6
  92              		.cfi_endproc
  93              	.LFE67:
  95              		.section	.text.BusFault_Handler,"ax",%progbits
  96              		.align	1
  97              		.global	BusFault_Handler
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu softvfp
 103              	BusFault_Handler:
 104              	.LFB68:
 106:./Core/Src/stm32f1xx_it.c ****   {
 107:./Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 108:./Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 109:./Core/Src/stm32f1xx_it.c ****   }
 110:./Core/Src/stm32f1xx_it.c **** }
 111:./Core/Src/stm32f1xx_it.c **** 
 112:./Core/Src/stm32f1xx_it.c **** /**
 113:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 114:./Core/Src/stm32f1xx_it.c ****   */
 115:./Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 116:./Core/Src/stm32f1xx_it.c **** {
 105              		.loc 1 116 1
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 7, -4
 113 0002 00AF     		add	r7, sp, #0
 114              		.cfi_def_cfa_register 7
 115              	.L8:
 117:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 118:./Core/Src/stm32f1xx_it.c **** 
 119:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 120:./Core/Src/stm32f1xx_it.c ****   while (1)
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 5


 116              		.loc 1 120 9 discriminator 1
 117 0004 FEE7     		b	.L8
 118              		.cfi_endproc
 119              	.LFE68:
 121              		.section	.text.UsageFault_Handler,"ax",%progbits
 122              		.align	1
 123              		.global	UsageFault_Handler
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu softvfp
 129              	UsageFault_Handler:
 130              	.LFB69:
 121:./Core/Src/stm32f1xx_it.c ****   {
 122:./Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 123:./Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 124:./Core/Src/stm32f1xx_it.c ****   }
 125:./Core/Src/stm32f1xx_it.c **** }
 126:./Core/Src/stm32f1xx_it.c **** 
 127:./Core/Src/stm32f1xx_it.c **** /**
 128:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 129:./Core/Src/stm32f1xx_it.c ****   */
 130:./Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 131:./Core/Src/stm32f1xx_it.c **** {
 131              		.loc 1 131 1
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 136 0000 80B4     		push	{r7}
 137              		.cfi_def_cfa_offset 4
 138              		.cfi_offset 7, -4
 139 0002 00AF     		add	r7, sp, #0
 140              		.cfi_def_cfa_register 7
 141              	.L10:
 132:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 133:./Core/Src/stm32f1xx_it.c **** 
 134:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 135:./Core/Src/stm32f1xx_it.c ****   while (1)
 142              		.loc 1 135 9 discriminator 1
 143 0004 FEE7     		b	.L10
 144              		.cfi_endproc
 145              	.LFE69:
 147              		.section	.text.SVC_Handler,"ax",%progbits
 148              		.align	1
 149              		.global	SVC_Handler
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu softvfp
 155              	SVC_Handler:
 156              	.LFB70:
 136:./Core/Src/stm32f1xx_it.c ****   {
 137:./Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 138:./Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 139:./Core/Src/stm32f1xx_it.c ****   }
 140:./Core/Src/stm32f1xx_it.c **** }
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 6


 141:./Core/Src/stm32f1xx_it.c **** 
 142:./Core/Src/stm32f1xx_it.c **** /**
 143:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 144:./Core/Src/stm32f1xx_it.c ****   */
 145:./Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 146:./Core/Src/stm32f1xx_it.c **** {
 157              		.loc 1 146 1
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0000 80B4     		push	{r7}
 163              		.cfi_def_cfa_offset 4
 164              		.cfi_offset 7, -4
 165 0002 00AF     		add	r7, sp, #0
 166              		.cfi_def_cfa_register 7
 147:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 148:./Core/Src/stm32f1xx_it.c **** 
 149:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 150:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 151:./Core/Src/stm32f1xx_it.c **** 
 152:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 153:./Core/Src/stm32f1xx_it.c **** }
 167              		.loc 1 153 1
 168 0004 00BF     		nop
 169 0006 BD46     		mov	sp, r7
 170              		.cfi_def_cfa_register 13
 171              		@ sp needed
 172 0008 80BC     		pop	{r7}
 173              		.cfi_restore 7
 174              		.cfi_def_cfa_offset 0
 175 000a 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE70:
 179              		.section	.text.DebugMon_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	DebugMon_Handler
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	DebugMon_Handler:
 188              	.LFB71:
 154:./Core/Src/stm32f1xx_it.c **** 
 155:./Core/Src/stm32f1xx_it.c **** /**
 156:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 157:./Core/Src/stm32f1xx_it.c ****   */
 158:./Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 159:./Core/Src/stm32f1xx_it.c **** {
 189              		.loc 1 159 1
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 1, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 194 0000 80B4     		push	{r7}
 195              		.cfi_def_cfa_offset 4
 196              		.cfi_offset 7, -4
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 7


 197 0002 00AF     		add	r7, sp, #0
 198              		.cfi_def_cfa_register 7
 160:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 161:./Core/Src/stm32f1xx_it.c **** 
 162:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 163:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 164:./Core/Src/stm32f1xx_it.c **** 
 165:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 166:./Core/Src/stm32f1xx_it.c **** }
 199              		.loc 1 166 1
 200 0004 00BF     		nop
 201 0006 BD46     		mov	sp, r7
 202              		.cfi_def_cfa_register 13
 203              		@ sp needed
 204 0008 80BC     		pop	{r7}
 205              		.cfi_restore 7
 206              		.cfi_def_cfa_offset 0
 207 000a 7047     		bx	lr
 208              		.cfi_endproc
 209              	.LFE71:
 211              		.section	.text.PendSV_Handler,"ax",%progbits
 212              		.align	1
 213              		.global	PendSV_Handler
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu softvfp
 219              	PendSV_Handler:
 220              	.LFB72:
 167:./Core/Src/stm32f1xx_it.c **** 
 168:./Core/Src/stm32f1xx_it.c **** /**
 169:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 170:./Core/Src/stm32f1xx_it.c ****   */
 171:./Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 172:./Core/Src/stm32f1xx_it.c **** {
 221              		.loc 1 172 1
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 1, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 226 0000 80B4     		push	{r7}
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 7, -4
 229 0002 00AF     		add	r7, sp, #0
 230              		.cfi_def_cfa_register 7
 173:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 174:./Core/Src/stm32f1xx_it.c **** 
 175:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 176:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 177:./Core/Src/stm32f1xx_it.c **** 
 178:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 179:./Core/Src/stm32f1xx_it.c **** }
 231              		.loc 1 179 1
 232 0004 00BF     		nop
 233 0006 BD46     		mov	sp, r7
 234              		.cfi_def_cfa_register 13
 235              		@ sp needed
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 8


 236 0008 80BC     		pop	{r7}
 237              		.cfi_restore 7
 238              		.cfi_def_cfa_offset 0
 239 000a 7047     		bx	lr
 240              		.cfi_endproc
 241              	.LFE72:
 243              		.section	.text.SysTick_Handler,"ax",%progbits
 244              		.align	1
 245              		.global	SysTick_Handler
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu softvfp
 251              	SysTick_Handler:
 252              	.LFB73:
 180:./Core/Src/stm32f1xx_it.c **** 
 181:./Core/Src/stm32f1xx_it.c **** /**
 182:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 183:./Core/Src/stm32f1xx_it.c ****   */
 184:./Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 185:./Core/Src/stm32f1xx_it.c **** {
 253              		.loc 1 185 1
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 1, uses_anonymous_args = 0
 257 0000 80B5     		push	{r7, lr}
 258              		.cfi_def_cfa_offset 8
 259              		.cfi_offset 7, -8
 260              		.cfi_offset 14, -4
 261 0002 00AF     		add	r7, sp, #0
 262              		.cfi_def_cfa_register 7
 186:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 187:./Core/Src/stm32f1xx_it.c **** 
 188:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 189:./Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 263              		.loc 1 189 3
 264 0004 FFF7FEFF 		bl	HAL_IncTick
 190:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 191:./Core/Src/stm32f1xx_it.c **** 
 192:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 193:./Core/Src/stm32f1xx_it.c **** }
 265              		.loc 1 193 1
 266 0008 00BF     		nop
 267 000a 80BD     		pop	{r7, pc}
 268              		.cfi_endproc
 269              	.LFE73:
 271              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 272              		.align	1
 273              		.global	TIM2_IRQHandler
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu softvfp
 279              	TIM2_IRQHandler:
 280              	.LFB74:
 194:./Core/Src/stm32f1xx_it.c **** 
 195:./Core/Src/stm32f1xx_it.c **** /******************************************************************************/
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 9


 196:./Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 197:./Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 198:./Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 199:./Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 200:./Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 201:./Core/Src/stm32f1xx_it.c **** 
 202:./Core/Src/stm32f1xx_it.c **** /**
 203:./Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 204:./Core/Src/stm32f1xx_it.c ****   */
 205:./Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 206:./Core/Src/stm32f1xx_it.c **** {
 281              		.loc 1 206 1
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 1, uses_anonymous_args = 0
 285 0000 80B5     		push	{r7, lr}
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 7, -8
 288              		.cfi_offset 14, -4
 289 0002 00AF     		add	r7, sp, #0
 290              		.cfi_def_cfa_register 7
 207:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 208:./Core/Src/stm32f1xx_it.c **** 
 209:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 210:./Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 291              		.loc 1 210 3
 292 0004 0248     		ldr	r0, .L16
 293 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 211:./Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 212:./Core/Src/stm32f1xx_it.c **** 
 213:./Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 214:./Core/Src/stm32f1xx_it.c **** }
 294              		.loc 1 214 1
 295 000a 00BF     		nop
 296 000c 80BD     		pop	{r7, pc}
 297              	.L17:
 298 000e 00BF     		.align	2
 299              	.L16:
 300 0010 00000000 		.word	htim2
 301              		.cfi_endproc
 302              	.LFE74:
 304              		.text
 305              	.Letext0:
 306              		.file 2 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 307              		.file 3 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 308              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 309              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 310              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 311              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 312              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 313              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 314              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:16     .text.NMI_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:44     .text.HardFault_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:70     .text.MemManage_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:77     .text.MemManage_Handler:0000000000000000 MemManage_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:96     .text.BusFault_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:103    .text.BusFault_Handler:0000000000000000 BusFault_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:122    .text.UsageFault_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:129    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:148    .text.SVC_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:155    .text.SVC_Handler:0000000000000000 SVC_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:180    .text.DebugMon_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:187    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:212    .text.PendSV_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:219    .text.PendSV_Handler:0000000000000000 PendSV_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:244    .text.SysTick_Handler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:251    .text.SysTick_Handler:0000000000000000 SysTick_Handler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:272    .text.TIM2_IRQHandler:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:279    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s:300    .text.TIM2_IRQHandler:0000000000000010 $d
                           .group:0000000000000000 wm4.0.e890922d021f7fff2fbf219cb2b38f03
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.21.43378aa0698cb088dbf078b8e78794f7
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.225e4f5469716fdeef823d1102f5b23e
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
ARM GAS  C:\Users\phucd\AppData\Local\Temp\ccp1ROUd.s 			page 11


                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd
                           .group:0000000000000000 wm4.main.h.63.0e95fc39368aa628425fec8196391e14

UNDEFINED SYMBOLS
HAL_IncTick
HAL_TIM_IRQHandler
htim2
