// Seed: 1940128229
module module_0 #(
    parameter id_2 = 32'd97
) ();
  wire id_1, _id_2;
  wire [1 'b0 : id_2] id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_7 = 32'd18
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire _id_1;
  logic id_16 = 1;
  generate
    assign id_11[id_1!=id_7] = id_14;
  endgenerate
  logic [(  -1  ) : ""] id_17;
endmodule
