INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.sim/sim_1/synth/timing/main_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockingModule
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD21
INFO: [VRFC 10-311] analyzing module RAM32M_HD22
INFO: [VRFC 10-311] analyzing module RAM32M_HD23
INFO: [VRFC 10-311] analyzing module RAM32M_HD24
INFO: [VRFC 10-311] analyzing module RAM32M_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD40
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module ram16
INFO: [VRFC 10-311] analyzing module reg16_8
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/constantes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/imports/new/reg16_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ram16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram16
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/controlunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlunit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_tb
WARNING: [VRFC 10-280] actual for formal port i_en is neither a static name nor a globally static expression [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sim_1/new/main_tb.vhd:185]
WARNING: [VRFC 10-280] actual for formal port i_we is neither a static name nor a globally static expression [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sim_1/new/main_tb.vhd:192]
