Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/main is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/main.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/main.vhd".
WARNING:HDLParsers:3607 - Unit work/main/a_main is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/main.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/main.vhd".
WARNING:HDLParsers:3607 - Unit work/GEN_SENAL is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/GEN_SENAL.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/GEN_SENAL.vhd".
WARNING:HDLParsers:3607 - Unit work/GEN_SENAL/Behavioral is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/GEN_SENAL.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/GEN_SENAL.vhd".
WARNING:HDLParsers:3607 - Unit work/receptor is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/receptor.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/receptor.vhd".
WARNING:HDLParsers:3607 - Unit work/receptor/a_receptor is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/receptor.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/receptor.vhd".
WARNING:HDLParsers:3607 - Unit work/aut_control is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/aut_control.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_control.vhd".
WARNING:HDLParsers:3607 - Unit work/aut_control/a_aut_control is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/aut_control.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_control.vhd".
WARNING:HDLParsers:3607 - Unit work/aut_duracion is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/aut_duracion.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_duracion.vhd".
WARNING:HDLParsers:3607 - Unit work/aut_duracion/a_aut_duracion is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/aut_duracion.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_duracion.vhd".
WARNING:HDLParsers:3607 - Unit work/comp_16 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/comp_16.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16.vhd".
WARNING:HDLParsers:3607 - Unit work/comp_16/Behavioral is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/comp_16.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16.vhd".
WARNING:HDLParsers:3607 - Unit work/comp_16_1 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/comp_16_1.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16_1.vhd".
WARNING:HDLParsers:3607 - Unit work/comp_16_1/Behavioral is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/comp_16_1.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16_1.vhd".
WARNING:HDLParsers:3607 - Unit work/detector_flanco is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/detector_flanco.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/detector_flanco.vhd".
WARNING:HDLParsers:3607 - Unit work/detector_flanco/a_detector_flanco is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/detector_flanco.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/detector_flanco.vhd".
WARNING:HDLParsers:3607 - Unit work/div_reloj is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/div_reloj.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/div_reloj.vhd".
WARNING:HDLParsers:3607 - Unit work/div_reloj/a_div_reloj is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/div_reloj.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/div_reloj.vhd".
WARNING:HDLParsers:3607 - Unit work/visualizacion is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/visualizacion.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/visualizacion.vhd".
WARNING:HDLParsers:3607 - Unit work/visualizacion/a_visualizacion is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/visualizacion.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/visualizacion.vhd".
WARNING:HDLParsers:3607 - Unit work/decodmorsea7s is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/decodmorsea7s.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/decodmorsea7s.vhd".
WARNING:HDLParsers:3607 - Unit work/decodmorsea7s/a_decodmorsea7s is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/decodmorsea7s.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/decodmorsea7s.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX4x8 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/MUX4x8.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/MUX4x8.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX4x8/a_MUX4x8 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/MUX4x8.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/MUX4x8.vhd".
WARNING:HDLParsers:3607 - Unit work/rdesp_disp is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/rdesp_disp.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/rdesp_disp.vhd".
WARNING:HDLParsers:3607 - Unit work/rdesp_disp/a_rdesp_disp is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/rdesp_disp.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/rdesp_disp.vhd".
WARNING:HDLParsers:3607 - Unit work/refresco is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/refresco.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/refresco.vhd".
WARNING:HDLParsers:3607 - Unit work/refresco/a_refresco is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/ultimate(visu works)/Celt2018/refresco.vhd", and is now defined in "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/refresco.vhd".
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/decodmorsea7s.vhd" in Library work.
Architecture a_decodmorsea7s of Entity decodmorsea7s is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/MUX4x8.vhd" in Library work.
Architecture a_mux4x8 of Entity mux4x8 is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/refresco.vhd" in Library work.
Architecture a_refresco of Entity refresco is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/rdesp_disp.vhd" in Library work.
Architecture a_rdesp_disp of Entity rdesp_disp is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/div_reloj.vhd" in Library work.
Architecture a_div_reloj of Entity div_reloj is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/detector_flanco.vhd" in Library work.
Architecture a_detector_flanco of Entity detector_flanco is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_duracion.vhd" in Library work.
Architecture a_aut_duracion of Entity aut_duracion is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16.vhd" in Library work.
Architecture behavioral of Entity comp_16 is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16_1.vhd" in Library work.
Architecture behavioral of Entity comp_16_1 is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_control.vhd" in Library work.
Architecture a_aut_control of Entity aut_control is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/visualizacion.vhd" in Library work.
Architecture a_visualizacion of Entity visualizacion is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/GEN_SENAL.vhd" in Library work.
Architecture behavioral of Entity gen_senal is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/receptor.vhd" in Library work.
Architecture a_receptor of Entity receptor is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/main.vhd" in Library work.
Architecture a_main of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <a_main>).

Analyzing hierarchy for entity <gen_senal> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <receptor> in library <work> (architecture <a_receptor>).

Analyzing hierarchy for entity <div_reloj> in library <work> (architecture <a_div_reloj>).

Analyzing hierarchy for entity <detector_flanco> in library <work> (architecture <a_detector_flanco>).

Analyzing hierarchy for entity <aut_duracion> in library <work> (architecture <a_aut_duracion>).

Analyzing hierarchy for entity <comp_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comp_16_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <aut_control> in library <work> (architecture <a_aut_control>).

Analyzing hierarchy for entity <visualizacion> in library <work> (architecture <a_visualizacion>).

Analyzing hierarchy for entity <decodmorsea7s> in library <work> (architecture <a_decodmorsea7s>).

Analyzing hierarchy for entity <MUX4x8> in library <work> (architecture <a_mux4x8>).

Analyzing hierarchy for entity <refresco> in library <work> (architecture <a_refresco>).

Analyzing hierarchy for entity <rdesp_disp> in library <work> (architecture <a_rdesp_disp>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <a_main>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <gen_senal> in library <work> (Architecture <behavioral>).
Entity <gen_senal> analyzed. Unit <gen_senal> generated.

Analyzing Entity <receptor> in library <work> (Architecture <a_receptor>).
Entity <receptor> analyzed. Unit <receptor> generated.

Analyzing Entity <div_reloj> in library <work> (Architecture <a_div_reloj>).
Entity <div_reloj> analyzed. Unit <div_reloj> generated.

Analyzing Entity <detector_flanco> in library <work> (Architecture <a_detector_flanco>).
Entity <detector_flanco> analyzed. Unit <detector_flanco> generated.

Analyzing Entity <aut_duracion> in library <work> (Architecture <a_aut_duracion>).
Entity <aut_duracion> analyzed. Unit <aut_duracion> generated.

Analyzing Entity <comp_16> in library <work> (Architecture <behavioral>).
Entity <comp_16> analyzed. Unit <comp_16> generated.

Analyzing Entity <comp_16_1> in library <work> (Architecture <behavioral>).
Entity <comp_16_1> analyzed. Unit <comp_16_1> generated.

Analyzing Entity <aut_control> in library <work> (Architecture <a_aut_control>).
Entity <aut_control> analyzed. Unit <aut_control> generated.

Analyzing Entity <visualizacion> in library <work> (Architecture <a_visualizacion>).
Entity <visualizacion> analyzed. Unit <visualizacion> generated.

Analyzing Entity <decodmorsea7s> in library <work> (Architecture <a_decodmorsea7s>).
Entity <decodmorsea7s> analyzed. Unit <decodmorsea7s> generated.

Analyzing Entity <MUX4x8> in library <work> (Architecture <a_mux4x8>).
Entity <MUX4x8> analyzed. Unit <MUX4x8> generated.

Analyzing Entity <refresco> in library <work> (Architecture <a_refresco>).
Entity <refresco> analyzed. Unit <refresco> generated.

Analyzing Entity <rdesp_disp> in library <work> (Architecture <a_rdesp_disp>).
Entity <rdesp_disp> analyzed. Unit <rdesp_disp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <gen_senal>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/GEN_SENAL.vhd".
    Found 32x12-bit ROM for signal <UNO_MORSE>.
    Found 1-bit 16-to-1 multiplexer for signal <SPI_DIN>.
    Found 268-bit register for signal <CADENA1>.
    Found 6-bit modulo-48 up counter for signal <COUNTER1>.
    Found 22-bit up counter for signal <COUNTER2>.
    Found 10-bit up counter for signal <COUNTER_MOD_1024>.
    Found 1-bit register for signal <MORSE_CLK>.
    Found 1-bit register for signal <SAL_SERIE>.
INFO:Xst:738 - HDL ADVISOR - 268 flip-flops were inferred for signal <CADENA1>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred 270 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gen_senal> synthesized.


Synthesizing Unit <div_reloj>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/div_reloj.vhd".
    Found 16-bit up counter for signal <contador>.
    Found 1-bit register for signal <flag>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <div_reloj> synthesized.


Synthesizing Unit <detector_flanco>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/detector_flanco.vhd".
    Found 20-bit register for signal <reg_desp>.
    Found 1-bit register for signal <s_valor>.
    Found 8-bit comparator greater for signal <s_valor$cmp_gt0000> created at line 58.
    Found 8-bit comparator less for signal <s_valor$cmp_lt0000> created at line 57.
    Found 8-bit up accumulator for signal <suma>.
    Found 8-bit subtractor for signal <suma$sub0000>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <detector_flanco> synthesized.


Synthesizing Unit <aut_duracion>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_duracion.vhd".
    Found finite state machine <FSM_0> for signal <ST>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK_1ms                   (rising_edge)        |
    | Power Up State     | cero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <cont>.
    Found 16-bit adder for signal <cont$addsub0000>.
    Found 16-bit register for signal <reg>.
    Found 17-bit comparator greater for signal <ST$cmp_gt0000> created at line 50.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <aut_duracion> synthesized.


Synthesizing Unit <comp_16>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16.vhd".
    Found 16-bit comparator greater for signal <P_GT_Q$cmp_gt0000> created at line 44.
    Summary:
	inferred   1 Comparator(s).
Unit <comp_16> synthesized.


Synthesizing Unit <comp_16_1>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/comp_16_1.vhd".
    Found 16-bit comparator greater for signal <P_GT_Q$cmp_gt0000> created at line 44.
    Summary:
	inferred   1 Comparator(s).
Unit <comp_16_1> synthesized.


Synthesizing Unit <aut_control>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/aut_control.vhd".
    Found finite state machine <FSM_1> for signal <ST>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_1ms                   (rising_edge)        |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <n>.
    Found 3-bit subtractor for signal <n$addsub0000> created at line 56.
    Found 5-bit register for signal <s_cod>.
    Found 3-bit register for signal <s_ncod>.
    Found 3-bit adder for signal <s_ncod$addsub0000> created at line 54.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <aut_control> synthesized.


Synthesizing Unit <decodmorsea7s>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/decodmorsea7s.vhd".
Unit <decodmorsea7s> synthesized.


Synthesizing Unit <MUX4x8>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/MUX4x8.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <Y>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <MUX4x8> synthesized.


Synthesizing Unit <refresco>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/refresco.vhd".
    Found 4x4-bit ROM for signal <AN>.
    Found 2-bit up counter for signal <SS>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <refresco> synthesized.


Synthesizing Unit <rdesp_disp>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/rdesp_disp.vhd".
    Found 8-bit register for signal <QS0>.
    Found 8-bit register for signal <QS1>.
    Found 8-bit register for signal <QS2>.
    Found 8-bit register for signal <QS3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rdesp_disp> synthesized.


Synthesizing Unit <visualizacion>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/visualizacion.vhd".
Unit <visualizacion> synthesized.


Synthesizing Unit <receptor>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/receptor.vhd".
Unit <receptor> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/main.vhd".
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x12-bit ROM                                         : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 6-bit modulo-%d                                       : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 38
 1-bit register                                        : 29
 16-bit register                                       : 2
 268-bit register                                      : 1
 3-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 5
 16-bit comparator greater                             : 2
 17-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U2/U5/ST/FSM> on signal <ST[1:2]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 espacio | 11
 reset   | 00
 simbolo | 10
 espera  | 01
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/U2/ST/FSM> on signal <ST[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 cero       | 0000001
 alm_cero   | 0000100
 valid_cero | 0010000
 uno        | 0001000
 alm_uno    | 1000000
 valid_uno  | 0100000
 valid_fin  | 0000010
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 32x12-bit ROM                                         : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 6-bit modulo-%d                                       : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 367
 Flip-Flops                                            : 367
# Comparators                                          : 5
 16-bit comparator greater                             : 2
 17-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <detector_flanco> ...

Optimizing unit <aut_duracion> ...

Optimizing unit <aut_control> ...

Optimizing unit <rdesp_disp> ...

Optimizing unit <gen_senal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 35.

Final Macro Processing ...

Processing Unit <main> :
	Found 20-bit shift register for signal <U2/U1/reg_desp_19>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 420
 Flip-Flops                                            : 420
# Shift Registers                                      : 1
 20-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 784
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 64
#      LUT2                        : 299
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 58
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 141
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 93
#      MUXF5                       : 26
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 421
#      FD                          : 57
#      FDE                         : 44
#      FDR                         : 47
#      FDRE                        : 270
#      FDRS                        : 1
#      FDS                         : 2
# Shift Registers                  : 2
#      SRL16                       : 1
#      SRLC16                      : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 3
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      328  out of    960    34%  
 Number of Slice Flip Flops:            421  out of   1920    21%  
 Number of 4 input LUTs:                592  out of   1920    30%  
    Number used as logic:               590
    Number used as Shift registers:       2
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 56    |
U2/U0/flag1                        | BUFG                   | 98    |
U1/MORSE_CLK1                      | BUFG                   | 269   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.105ns (Maximum Frequency: 195.894MHz)
   Minimum input arrival time before clock: 4.626ns
   Maximum output required time after clock: 11.576ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.384ns (frequency: 228.087MHz)
  Total number of paths / destination ports: 1341 / 112
-------------------------------------------------------------------------
Delay:               4.384ns (Levels of Logic = 2)
  Source:            U2/U0/contador_3 (FF)
  Destination:       U2/U0/contador_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U2/U0/contador_3 to U2/U0/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  U2/U0/contador_3 (U2/U0/contador_3)
     LUT4:I0->O            1   0.612   0.426  U2/U0/flag_cmp_eq000022 (U2/U0/flag_cmp_eq000022)
     LUT4:I1->O           17   0.612   0.893  U2/U0/flag_cmp_eq000070 (U2/U0/flag_cmp_eq0000)
     FDR:R                     0.795          U2/U0/contador_0
    ----------------------------------------
    Total                      4.384ns (2.533ns logic, 1.851ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/U0/flag1'
  Clock period: 5.105ns (frequency: 195.894MHz)
  Total number of paths / destination ports: 838 / 136
-------------------------------------------------------------------------
Delay:               5.105ns (Levels of Logic = 10)
  Source:            U2/U2/cont_0 (FF)
  Destination:       U2/U2/ST_FSM_FFd5 (FF)
  Source Clock:      U2/U0/flag1 rising
  Destination Clock: U2/U0/flag1 rising

  Data Path: U2/U2/cont_0 to U2/U2/ST_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.514   0.651  U2/U2/cont_0 (U2/U2/cont_0)
     LUT3:I0->O            1   0.612   0.000  U2/U2/Mcompar_ST_cmp_gt0000_lut<0> (U2/U2/Mcompar_ST_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<0> (U2/U2/Mcompar_ST_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<1> (U2/U2/Mcompar_ST_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<2> (U2/U2/Mcompar_ST_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<3> (U2/U2/Mcompar_ST_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<4> (U2/U2/Mcompar_ST_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<5> (U2/U2/Mcompar_ST_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  U2/U2/Mcompar_ST_cmp_gt0000_cy<6> (U2/U2/Mcompar_ST_cmp_gt0000_cy<6>)
     MUXCY:CI->O           3   0.399   0.451  U2/U2/Mcompar_ST_cmp_gt0000_cy<7> (U2/U2/Mcompar_ST_cmp_gt0000_cy<7>)
     INV:I->O              1   0.612   0.357  U2/U2/Mcompar_ST_cmp_gt0000_cy<7>_inv_INV_0 (U2/U2/ST_cmp_gt0000)
     FDR:R                     0.795          U2/U2/ST_FSM_FFd5
    ----------------------------------------
    Total                      5.105ns (3.646ns logic, 1.459ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/MORSE_CLK1'
  Clock period: 1.926ns (frequency: 519.224MHz)
  Total number of paths / destination ports: 269 / 269
-------------------------------------------------------------------------
Delay:               1.926ns (Levels of Logic = 1)
  Source:            U1/CADENA1_267 (FF)
  Destination:       U1/CADENA1_0 (FF)
  Source Clock:      U1/MORSE_CLK1 rising
  Destination Clock: U1/MORSE_CLK1 rising

  Data Path: U1/CADENA1_267 to U1/CADENA1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  U1/CADENA1_267 (U1/CADENA1_267)
     LUT2:I0->O            1   0.612   0.000  U1/CADENA1_mux0000<267>1 (U1/CADENA1_mux0000<267>)
     FDRE:D                    0.268          U1/CADENA1_0
    ----------------------------------------
    Total                      1.926ns (1.394ns logic, 0.532ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2/U0/flag1'
  Total number of paths / destination ports: 37 / 9
-------------------------------------------------------------------------
Offset:              4.164ns (Levels of Logic = 10)
  Source:            LIN (PAD)
  Destination:       U2/U1/suma_7 (FF)
  Destination Clock: U2/U0/flag1 rising

  Data Path: LIN to U2/U1/suma_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.766  LIN_IBUF (LIN_IBUF)
     LUT3:I1->O            1   0.612   0.000  U2/U1/Maccum_suma_lut<0> (U2/U1/Maccum_suma_lut<0>)
     MUXCY:S->O            1   0.404   0.000  U2/U1/Maccum_suma_cy<0> (U2/U1/Maccum_suma_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  U2/U1/Maccum_suma_cy<1> (U2/U1/Maccum_suma_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U2/U1/Maccum_suma_cy<2> (U2/U1/Maccum_suma_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U2/U1/Maccum_suma_cy<3> (U2/U1/Maccum_suma_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U2/U1/Maccum_suma_cy<4> (U2/U1/Maccum_suma_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U2/U1/Maccum_suma_cy<5> (U2/U1/Maccum_suma_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  U2/U1/Maccum_suma_cy<6> (U2/U1/Maccum_suma_cy<6>)
     XORCY:CI->O           1   0.699   0.000  U2/U1/Maccum_suma_xor<7> (U2/U1/Result<7>)
     FD:D                      0.268          U2/U1/suma_7
    ----------------------------------------
    Total                      4.164ns (3.398ns logic, 0.766ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/MORSE_CLK1'
  Total number of paths / destination ports: 806 / 806
-------------------------------------------------------------------------
Offset:              4.626ns (Levels of Logic = 2)
  Source:            BTN_START (PAD)
  Destination:       U1/CADENA1_267 (FF)
  Destination Clock: U1/MORSE_CLK1 rising

  Data Path: BTN_START to U1/CADENA1_267
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           270   1.106   1.289  BTN_START_IBUF (BTN_START_IBUF)
     LUT2:I0->O          268   0.612   1.136  U1/CADENA1_not00012 (U1/CADENA1_not0001)
     FDRE:CE                   0.483          U1/CADENA1_0
    ----------------------------------------
    Total                      4.626ns (2.201ns logic, 2.425ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 117 / 3
-------------------------------------------------------------------------
Offset:              9.857ns (Levels of Logic = 8)
  Source:            U1/COUNTER_MOD_1024_6 (FF)
  Destination:       SPI_DIN (PAD)
  Source Clock:      CLK rising

  Data Path: U1/COUNTER_MOD_1024_6 to SPI_DIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.514   0.991  U1/COUNTER_MOD_1024_6 (U1/COUNTER_MOD_1024_6)
     LUT4:I1->O            3   0.612   0.603  U1/CONF_DAC_11_mux000011 (U1/N9)
     LUT4:I0->O            2   0.612   0.410  U1/CONF_DAC_2_mux0000 (U1/CONF_DAC<2>)
     LUT3:I2->O            1   0.612   0.000  U1/Mmux_SPI_DIN_9 (U1/Mmux_SPI_DIN_9)
     MUXF5:I0->O           1   0.278   0.000  U1/Mmux_SPI_DIN_7_f5 (U1/Mmux_SPI_DIN_7_f5)
     MUXF6:I1->O           1   0.451   0.357  U1/Mmux_SPI_DIN_6_f6 (U1/Mmux_SPI_DIN_6_f6)
     INV:I->O              1   0.612   0.000  U1/COUNTER_MOD_1024<4>1001_INV_0 (U1/COUNTER_MOD_1024<4>100)
     MUXF5:I1->O           1   0.278   0.357  U1/COUNTER_MOD_1024<4>100_f5 (SPI_DIN_OBUF)
     OBUF:I->O                 3.169          SPI_DIN_OBUF (SPI_DIN)
    ----------------------------------------
    Total                      9.857ns (7.138ns logic, 2.719ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/MORSE_CLK1'
  Total number of paths / destination ports: 12 / 1
-------------------------------------------------------------------------
Offset:              9.714ns (Levels of Logic = 8)
  Source:            U1/SAL_SERIE (FF)
  Destination:       SPI_DIN (PAD)
  Source Clock:      U1/MORSE_CLK1 rising

  Data Path: U1/SAL_SERIE to SPI_DIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.514   0.849  U1/SAL_SERIE (U1/SAL_SERIE)
     LUT4:I0->O            3   0.612   0.603  U1/CONF_DAC_11_mux000011 (U1/N9)
     LUT4:I0->O            2   0.612   0.410  U1/CONF_DAC_2_mux0000 (U1/CONF_DAC<2>)
     LUT3:I2->O            1   0.612   0.000  U1/Mmux_SPI_DIN_9 (U1/Mmux_SPI_DIN_9)
     MUXF5:I0->O           1   0.278   0.000  U1/Mmux_SPI_DIN_7_f5 (U1/Mmux_SPI_DIN_7_f5)
     MUXF6:I1->O           1   0.451   0.357  U1/Mmux_SPI_DIN_6_f6 (U1/Mmux_SPI_DIN_6_f6)
     INV:I->O              1   0.612   0.000  U1/COUNTER_MOD_1024<4>1001_INV_0 (U1/COUNTER_MOD_1024<4>100)
     MUXF5:I1->O           1   0.278   0.357  U1/COUNTER_MOD_1024<4>100_f5 (SPI_DIN_OBUF)
     OBUF:I->O                 3.169          SPI_DIN_OBUF (SPI_DIN)
    ----------------------------------------
    Total                      9.714ns (7.138ns logic, 2.576ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/U0/flag1'
  Total number of paths / destination ports: 2164 / 11
-------------------------------------------------------------------------
Offset:              11.576ns (Levels of Logic = 8)
  Source:            U2/U6/U3/SS_0 (FF)
  Destination:       SEG7<2> (PAD)
  Source Clock:      U2/U0/flag1 rising

  Data Path: U2/U6/U3/SS_0 to SEG7<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.514   1.141  U2/U6/U3/SS_0 (U2/U6/U3/SS_0)
     LUT3:I0->O            1   0.612   0.000  U2/U6/U2/Mmux_Y_34 (U2/U6/U2/Mmux_Y_34)
     MUXF5:I1->O          29   0.278   1.224  U2/U6/U2/Mmux_Y_2_f5_3 (U2/U6/s_mux<4>)
     LUT2:I0->O            4   0.612   0.502  U2/U6/U1/SEGMENTOS<5>31 (N39)
     LUT4:I3->O            2   0.612   0.449  U2/U6/U1/SEGMENTOS<5>1_SW0 (N2)
     LUT4:I1->O            3   0.612   0.603  U2/U6/U1/SEGMENTOS<2>280 (N3)
     LUT4:I0->O            1   0.612   0.000  U2/U6/U1/SEGMENTOS<2>912 (U2/U6/U1/SEGMENTOS<2>911)
     MUXF5:I0->O           1   0.278   0.357  U2/U6/U1/SEGMENTOS<2>91_f5 (SEG7_2_OBUF)
     OBUF:I->O                 3.169          SEG7_2_OBUF (SEG7<2>)
    ----------------------------------------
    Total                     11.576ns (7.299ns logic, 4.277ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 276944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    2 (   0 filtered)

