SOURCE=/home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/rca.test_netlist.v
TECHLIB=../LIB_VERILOG/slow_vdd1v0_basicCells.v
RUNDIR=/home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/
