[{"DBLP title": "Resource-efficient regular expression matching architecture for text analytics.", "DBLP authors": ["Kubilay Atasu"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868623", "OA papers": [{"PaperId": "https://openalex.org/W2053347882", "PaperTitle": "Resource-efficient regular expression matching architecture for text analytics", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM Research - Zurich": 1.0}, "Authors": ["Kubilay Atasu"]}]}, {"DBLP title": "Map-reduce processing of k-means algorithm with FPGA-accelerated computer cluster.", "DBLP authors": ["Yuk-Ming Choi", "Hayden Kwok-Hay So"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868624", "OA papers": [{"PaperId": "https://openalex.org/W2008241424", "PaperTitle": "Map-reduce processing of k-means algorithm with FPGA-accelerated computer cluster", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Yuk-Ming Choi", "Hayden K.-H. So"]}]}, {"DBLP title": "Adaptive scalable SVD unit for fast processing of large LSE problems.", "DBLP authors": ["I\u00f1aki Bildosola", "Unai Martinez-Corral", "Koldo Basterretxea"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868625", "OA papers": [{"PaperId": "https://openalex.org/W2036848367", "PaperTitle": "Adaptive scalable SVD unit for fast processing of large LSE problems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of the Basque Country": 3.0}, "Authors": ["I\u00f1aki Bildosola", "Unai Martinez-Corral", "Koldo Basterretxea"]}]}, {"DBLP title": "SIR10US: A tightly coupled elliptic-curve cryptography co-processor for the OpenRISC.", "DBLP authors": ["Michael Gautschi", "Michael Muehlberghuber", "Andreas Traber", "Sven Stucki", "Matthias Baer", "Renzo Andri", "Luca Benini", "Beat Muheim", "Hubert Kaeslin"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868626", "OA papers": [{"PaperId": "https://openalex.org/W2005886998", "PaperTitle": "SIR10US: A tightly coupled elliptic-curve cryptography co-processor for the OpenRISC", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Zurich": 9.0}, "Authors": ["Michael Gautschi", "Michael Muehlberghuber", "Andreas Traber", "Sven Stucki", "Matthias Baer", "Renzo Andri", "Luca Benini", "Beat Muheim", "Hubert Kaeslin"]}]}, {"DBLP title": "Customizable coarse-grained energy-efficient reconfigurable packet processing architecture.", "DBLP authors": ["Mohammad Badawi", "Ahmed Hemani", "Zhonghai Lu"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868627", "OA papers": [{"PaperId": "https://openalex.org/W1995669079", "PaperTitle": "Customizable coarse-grained energy-efficient reconfigurable packet processing architecture", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Mohammad Badawi", "Ahmed Hemani", "Zhonghai Lu"]}]}, {"DBLP title": "Low latency FPGA acceleration of market data feed arbitration.", "DBLP authors": ["Stewart Denholm", "Hiroaki Inoue", "Takashi Takenaka", "Tobias Becker", "Wayne Luk"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868628", "OA papers": [{"PaperId": "https://openalex.org/W2046076654", "PaperTitle": "Low latency FPGA acceleration of market data feed arbitration", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Imperial College London": 3.0, "NEC (Japan)": 2.0}, "Authors": ["Stewart Denholm", "Hiroaki Inoue", "Takashi Takenaka", "Tobias Becker", "Wayne Luk"]}]}, {"DBLP title": "Sum-of-product architectures computing just right.", "DBLP authors": ["Florent de Dinechin", "Matei Istoan", "Abdelbassat Massouri"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868629", "OA papers": [{"PaperId": "https://openalex.org/W2147841263", "PaperTitle": "Sum-of-product architectures computing just right", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Lyon System": 3.0}, "Authors": ["Florent de Dinechin", "Matei Istoan", "Albdelbassat Massouri"]}]}, {"DBLP title": "Pipelined modular multiplier supporting multiple standard prime fields.", "DBLP authors": ["Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868630", "OA papers": [{"PaperId": "https://openalex.org/W2164774316", "PaperTitle": "Pipelined modular multiplier supporting multiple standard prime fields", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"King Abdulaziz City for Science and Technology": 1.0, "University of Victoria": 1.0}, "Authors": ["Hamad Alrimeih", "Daler Rakhmatov"]}]}, {"DBLP title": "RNS modular multiplication through reduced base extensions.", "DBLP authors": ["Karim Bigou", "Arnaud Tisserand"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868631", "OA papers": [{"PaperId": "https://openalex.org/W2076515953", "PaperTitle": "RNS modular multiplication through reduced base extensions", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"French Institute for Research in Computer Science and Automation": 0.5, "Inria Rennes - Bretagne Atlantique Research Centre": 0.5, "University of Rennes": 1.0}, "Authors": ["Karim Bigou", "Arnaud Tisserand"]}]}, {"DBLP title": "On the computation of the reciprocal of floating point expansions using an adapted Newton-Raphson iteration.", "DBLP authors": ["Mioara Joldes", "Jean-Michel Muller", "Valentina Popescu"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868632", "OA papers": [{"PaperId": "https://openalex.org/W1975810379", "PaperTitle": "On the computation of the reciprocal of floating point expansions using an adapted Newton-Raphson iteration", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universit\u00e9 de Toulouse": 1.0, "Arithmetic and Computing": 1.0, "Laboratory for Analysis and Architecture of Systems": 1.0}, "Authors": ["Mioara Joldes", "Jean-Michel Muller", "Valentina Popescu"]}]}, {"DBLP title": "Performance modeling for highly-threaded many-core GPUs.", "DBLP authors": ["Lin Ma", "Roger D. Chamberlain", "Kunal Agrawal"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868641", "OA papers": [{"PaperId": "https://openalex.org/W2028145761", "PaperTitle": "Performance modeling for highly-threaded many-core GPUs", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Washington University in St. Louis": 3.0}, "Authors": ["Lin Ma", "Roger D. Chamberlain", "Kunal Agrawal"]}]}, {"DBLP title": "Analyzing the energy-efficiency of dense linear algebra kernels by power-profiling a hybrid CPU/FPGA system.", "DBLP authors": ["Heiner Giefers", "Raphael Polig", "Christoph Hagleitner"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868642", "OA papers": [{"PaperId": "https://openalex.org/W2059117794", "PaperTitle": "Analyzing the energy-efficiency of dense linear algebra kernels by power-profiling a hybrid CPU/FPGA system", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM Research - Zurich": 3.0}, "Authors": ["Heiner Giefers", "Raphael Polig", "Christoph Hagleitner"]}]}, {"DBLP title": "Coordinated and adaptive power gating and dynamic voltage scaling for energy minimization.", "DBLP authors": ["Nathaniel A. Conos", "Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868643", "OA papers": [{"PaperId": "https://openalex.org/W1985866799", "PaperTitle": "Coordinated and adaptive power gating and dynamic voltage scaling for energy minimization", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Computer Science Department, University of California Los Angeles, Los Angeles, CA, USA": 3.0}, "Authors": ["Nathaniel A. Conos", "Saro Meguerdichian", "Miodrag Potkonjak"]}]}, {"DBLP title": "A case against small data types in GPGPUs.", "DBLP authors": ["Ahmad Lashgar", "Amirali Baniasadi"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868644", "OA papers": [{"PaperId": "https://openalex.org/W2052113320", "PaperTitle": "A case against small data types in GPGPUs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Victoria": 2.0}, "Authors": ["Ahmad Lashgar", "Amirali Baniasadi"]}]}, {"DBLP title": "He-P2012: Architectural heterogeneity exploration on a scalable many-core platform.", "DBLP authors": ["Francesco Conti", "Chuck Pilkington", "Andrea Marongiu", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868645", "OA papers": [{"PaperId": "https://openalex.org/W2020404950", "PaperTitle": "He-P2012: Architectural heterogeneity exploration on a scalable many-core platform", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bologna": 1.0, "STMicroelectronics (Canada)": 1.0, "ETH Zurich": 2.0}, "Authors": ["Francesco Conti", "Chuck Pilkington", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "Function-Level Processor (FLP): Raising efficiency by operating at function granularity for market-oriented MPSoC.", "DBLP authors": ["Hamed Tabkhi", "Robert Bushey", "Gunar Schirner"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868646", "OA papers": [{"PaperId": "https://openalex.org/W2064820206", "PaperTitle": "Function-Level Processor (FLP): Raising efficiency by operating at function granularity for market-oriented MPSoC", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northeastern University": 2.0, "Analog Devices (United States)": 0.5, "Embedded Systems (United States)": 0.5}, "Authors": ["Hamed Tabkhi", "Robert D Bushey", "Gunar Schirner"]}]}, {"DBLP title": "Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip.", "DBLP authors": ["Waqar Hussain", "Roberto Airoldi", "Henry Hoffmann", "Tapani Ahonen", "Jari Nurmi"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868647", "OA papers": [{"PaperId": "https://openalex.org/W2082365376", "PaperTitle": "Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Tampere University of Applied Sciences": 4.0, "University of Chicago": 1.0}, "Authors": ["Waqar Hussain", "Roberto Airoldi", "Henry Hoffmann", "Tapani Ahonen", "Jari Nurmi"]}]}, {"DBLP title": "Secure interrupts on low-end microcontrollers.", "DBLP authors": ["Ruan de Clercq", "Frank Piessens", "Dries Schellekens", "Ingrid Verbauwhede"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868649", "OA papers": [{"PaperId": "https://openalex.org/W1993602585", "PaperTitle": "Secure interrupts on low-end microcontrollers", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Ruan de Clercq", "Frank Piessens", "Dries Schellekens", "Ingrid Verbauwhede"]}]}, {"DBLP title": "On the characterization of OpenCL dwarfs on fixed and reconfigurable platforms.", "DBLP authors": ["Konstantinos Krommydas", "Wu-chun Feng", "Muhsen Owaida", "Christos D. Antonopoulos", "Nikolaos Bellas"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868650", "OA papers": [{"PaperId": "https://openalex.org/W2022977427", "PaperTitle": "On the characterization of OpenCL dwarfs on fixed and reconfigurable platforms", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Virginia Tech": 2.0, "University of Thessaly": 3.0}, "Authors": ["Konstantinos F. Krommydas", "Wu-chun Feng", "Muhsen Owaida", "Christos S. Antonopoulos", "Nikolaos Bellas"]}]}, {"DBLP title": "Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications.", "DBLP authors": ["Edoardo Paone", "Davide Gadioli", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868651", "OA papers": [{"PaperId": "https://openalex.org/W2043846191", "PaperTitle": "Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Edoardo Paone", "Davide Gadioli", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"]}]}, {"DBLP title": "Efficient application mapping on CGRAs based on backward simultaneous scheduling/binding and dynamic graph transformations.", "DBLP authors": ["Thomas Peyret", "Gwenol\u00e9 Corre", "Mathieu Thevenin", "Kevin J. M. Martin", "Philippe Coussy"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868652", "OA papers": [{"PaperId": "https://openalex.org/W1976666356", "PaperTitle": "Efficient application mapping on CGRAs based on backward simultaneous scheduling/binding and dynamic graph transformations", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"CEA, LIST, Laboratoire Capteurs et Architectures \u00c9lectronique, F-91191 Gif-sur-Yvette, France": 3.0, "University of Southern Brittany": 2.0}, "Authors": ["Thomas Peyret", "Gwenol\u00e9 Corre", "Mathieu Thevenin", "Kevin J. Martin", "Philippe Coussy"]}]}, {"DBLP title": "Domain-specific augmentations for High-Level Synthesis.", "DBLP authors": ["Moritz Schmid", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich", "Vivek Singh Bhadouria", "Dibyendu Ghoshal"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868653", "OA papers": [{"PaperId": "https://openalex.org/W2054214690", "PaperTitle": "Domain-specific augmentations for High-Level Synthesis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Erlangen-Nuremberg": 4.0, "National Institute of Technology Agartala": 2.0}, "Authors": ["Moritz S. Schmid", "Alexandru-Petru Tanase", "Frank Hannig", "J\u00fcrgen Teich", "Vivek Singh Bhadouria", "Dibyendu Ghoshal"]}]}, {"DBLP title": "Pipelined reconfigurable accelerator for ordinal pattern encoding.", "DBLP authors": ["Ce Guo", "Wayne Luk", "Stephen Weston"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868662", "OA papers": [{"PaperId": "https://openalex.org/W2080403127", "PaperTitle": "Pipelined reconfigurable accelerator for ordinal pattern encoding", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 2.0, "Maxeler Technologies (United Kingdom)": 1.0}, "Authors": ["Ce Guo", "Wayne Luk", "Stephen Weston"]}]}, {"DBLP title": "Energy efficient canonical huffman encoding.", "DBLP authors": ["Janarbek Matai", "Joo-Young Kim", "Ryan Kastner"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868663", "OA papers": [{"PaperId": "https://openalex.org/W2093838386", "PaperTitle": "Energy efficient canonical huffman encoding", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Janarbek Matai", "Joo-Young Kim", "Ryan Kastner"]}]}, {"DBLP title": "Flexible multistandard FEC processor design with ASIP methodology.", "DBLP authors": ["Zhenzhi Wu", "Dake Liu"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868664", "OA papers": [{"PaperId": "https://openalex.org/W2059056739", "PaperTitle": "Flexible multistandard FEC processor design with ASIP methodology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Link\u00f6ping University": 2.0}, "Authors": ["Zhenzhi Wu", "Dake Liu"]}]}, {"DBLP title": "Energy-efficient gear-shift LDPC decoders.", "DBLP authors": ["Kevin Cushon", "Saied Hemati", "Shie Mannor", "Warren J. Gross"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868665", "OA papers": [{"PaperId": "https://openalex.org/W2068047969", "PaperTitle": "Energy-efficient gear-shift LDPC decoders", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Link\u00f6ping University": 1.0, "University of Idaho": 1.0, "Technion \u2013 Israel Institute of Technology": 1.0, "McGill University": 1.0}, "Authors": ["Kevin Cushon", "Saied Hemati", "Shie Mannor", "Warren J. Gross"]}]}, {"DBLP title": "Exploring DMA-assisted prefetching strategies for software caches on multicore clusters.", "DBLP authors": ["Christian Pinto", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868666", "OA papers": [{"PaperId": "https://openalex.org/W1975905836", "PaperTitle": "Exploring DMA-assisted prefetching strategies for software caches on multicore clusters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bologna": 1.0, "INFN Sezione di Trieste": 1.0}, "Authors": ["Christian Pinto", "Luca Benini"]}]}, {"DBLP title": "A compression-based morphable PCM architecture for improving resistance drift tolerance.", "DBLP authors": ["Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868667", "OA papers": [{"PaperId": "https://openalex.org/W2053851532", "PaperTitle": "A compression-based morphable PCM architecture for improving resistance drift tolerance", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Majid Jalili", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "PVMC: Programmable Vector Memory Controller.", "DBLP authors": ["Tassadaq Hussain", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Eduard Ayguad\u00e9", "Mateo Valero"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868668", "OA papers": [{"PaperId": "https://openalex.org/W2012839453", "PaperTitle": "PVMC: Programmable Vector Memory Controller", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Barcelona Supercomputing Center": 6.0}, "Authors": ["Tassadaq Hussain", "Oscar Palomar", "Osman Unsal", "Adrian Cristal", "Eduard Ayguad\u00e9", "Mateo Valero"]}]}, {"DBLP title": "Understanding the design space of DRAM-optimized hardware FFT accelerators.", "DBLP authors": ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868669", "OA papers": [{"PaperId": "https://openalex.org/W2002831810", "PaperTitle": "Understanding the design space of DRAM-optimized hardware FFT accelerators", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Berkin Akin", "Franz Franchetti", "James C. Hoe"]}]}, {"DBLP title": "Quality-aware video decoding on thermally-constrained MPSoC platforms.", "DBLP authors": ["Deepak Gangadharan", "J\u00fcrgen Teich", "Samarjit Chakraborty"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868670", "OA papers": [{"PaperId": "https://openalex.org/W1992268772", "PaperTitle": "Quality-aware video decoding on thermally-constrained MPSoC platforms", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander University, Germany": 2.0, ", Institute for Real-Time Computer Systems, TU Munich, Germany": 1.0}, "Authors": ["Deepak Gangadharan", "J\u00fcrgen Teich", "Samarjit Chakraborty"]}]}, {"DBLP title": "Combining flexibility with low power: Dataflow and wide-pipeline LDPC decoding engines in the Gbit/s era.", "DBLP authors": ["Jo\u00e3o Andrade", "Frederico Pratas", "Gabriel Falc\u00e3o", "V\u00edtor Manuel Mendes da Silva", "Leonel Sousa"], "year": 2014, "doi": "https://doi.org/10.1109/ASAP.2014.6868671", "OA papers": [{"PaperId": "https://openalex.org/W2019359309", "PaperTitle": "Combining flexibility with low power: Dataflow and wide-pipeline LDPC decoding engines in the Gbit/s era", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Coimbra": 3.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0}, "Authors": ["Jo\u00e3o Sousa Andrade", "Frederico Pratas", "Gabriel Falcao", "Vitor Silva", "Leonel Sousa"]}]}]