# 0 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts"

/dts-v1/;

# 1 "arch/arm64/boot/dts/nvidia/tegra194-p3668-0001.dtsi" 1

# 1 "arch/arm64/boot/dts/nvidia/tegra194-p3668.dtsi" 1

# 1 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/tegra194-clock.h" 1
# 3 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra194-gpio.h" 1
# 16 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra194-gpio.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 17 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra194-gpio.h" 2
# 4 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 5 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/tegra186-hsp.h" 1
# 6 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h" 1
# 7 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pinctrl-tegra.h" 1
# 8 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/tegra194-powergate.h" 1
# 9 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/tegra194-reset.h" 1
# 10 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/tegra194-bpmp-thermal.h" 1
# 11 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/tegra194-mc.h" 1
# 12 "arch/arm64/boot/dts/nvidia/tegra194.dtsi" 2

/ {
 compatible = "nvidia,tegra194";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;


 bus@0 {
  compatible = "simple-bus";

  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;

  apbmisc: misc@100000 {
   compatible = "nvidia,tegra194-misc";
   reg = <0x0 0x00100000 0x0 0xf000>,
         <0x0 0x0010f000 0x0 0x1000>;
  };

  gpio: gpio@2200000 {
   compatible = "nvidia,tegra194-gpio";
   reg-names = "security", "gpio";
   reg = <0x0 0x2200000 0x0 0x10000>,
         <0x0 0x2210000 0x0 0x10000>;
   interrupts = <0 288 4>,
         <0 289 4>,
         <0 290 4>,
         <0 291 4>,
         <0 292 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>,
         <0 299 4>,
         <0 300 4>,
         <0 301 4>,
         <0 302 4>,
         <0 303 4>,
         <0 304 4>,
         <0 305 4>,
         <0 306 4>,
         <0 307 4>,
         <0 308 4>,
         <0 309 4>,
         <0 310 4>,
         <0 311 4>,
         <0 312 4>,
         <0 313 4>,
         <0 314 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>;
   #interrupt-cells = <2>;
   interrupt-controller;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pinmux 0 0 169>;
  };

  cbb-noc@2300000 {
   compatible = "nvidia,tegra194-cbb-noc";
   reg = <0x0 0x02300000 0x0 0x1000>;
   interrupts = <0 230 4>,
         <0 231 4>;
   nvidia,axi2apb = <&axi2apb>;
   nvidia,apbmisc = <&apbmisc>;
   status = "okay";
  };

  axi2apb: axi2apb@2390000 {
   compatible = "nvidia,tegra194-axi2apb";
   reg = <0x0 0x2390000 0x0 0x1000>,
         <0x0 0x23a0000 0x0 0x1000>,
         <0x0 0x23b0000 0x0 0x1000>,
         <0x0 0x23c0000 0x0 0x1000>,
         <0x0 0x23d0000 0x0 0x1000>,
         <0x0 0x23e0000 0x0 0x1000>;
   status = "okay";
  };

  pinmux: pinmux@2430000 {
   compatible = "nvidia,tegra194-pinmux";
   reg = <0x0 0x2430000 0x0 0x17000>;
   status = "okay";

   pex_clkreq_c5_bi_dir_state: pinmux-pex-clkreq-c5-bi-dir {
    clkreq {
     nvidia,pins = "pex_l5_clkreq_n_pgg0";
     nvidia,schmitt = <0>;
     nvidia,enable-input = <1>;
     nvidia,io-hv = <1>;
     nvidia,tristate = <0>;
     nvidia,pull = <0>;
    };
   };

   pex_rst_c5_out_state: pinmux-pex-rst-c5-out {
    pex_rst {
     nvidia,pins = "pex_l5_rst_n_pgg1";
     nvidia,schmitt = <0>;
     nvidia,enable-input = <0>;
     nvidia,io-hv = <1>;
     nvidia,tristate = <0>;
     nvidia,pull = <0>;
    };
   };
  };

  ethernet@2490000 {
   compatible = "nvidia,tegra194-eqos",
         "nvidia,tegra186-eqos",
         "snps,dwc-qos-ethernet-4.10";
   reg = <0x0 0x02490000 0x0 0x10000>;
   interrupts = <0 194 4>;
   clocks = <&bpmp 8>,
     <&bpmp 32>,
     <&bpmp 34>,
     <&bpmp 35>,
     <&bpmp 33>;
   clock-names = "master_bus", "slave_bus", "rx", "tx", "ptp_ref";
   resets = <&bpmp 17>;
   reset-names = "eqos";
   interconnects = <&mc 0x8e &emc>,
     <&mc 0x8f &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x14>;
   status = "disabled";

   snps,write-requests = <1>;
   snps,read-requests = <3>;
   snps,burst-map = <0x7>;
   snps,txpbl = <16>;
   snps,rxpbl = <8>;
  };

  gpcdma: dma-controller@2600000 {
   compatible = "nvidia,tegra194-gpcdma",
         "nvidia,tegra186-gpcdma";
   reg = <0x0 0x2600000 0x0 0x210000>;
   resets = <&bpmp 18>;
   reset-names = "gpcdma";
   interrupts = <0 75 4>,
         <0 76 4>,
         <0 77 4>,
         <0 78 4>,
         <0 79 4>,
         <0 80 4>,
         <0 81 4>,
         <0 82 4>,
         <0 83 4>,
         <0 84 4>,
         <0 85 4>,
         <0 86 4>,
         <0 87 4>,
         <0 88 4>,
         <0 89 4>,
         <0 90 4>,
         <0 91 4>,
         <0 92 4>,
         <0 93 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>;
   #dma-cells = <1>;
   iommus = <&smmu 0x20>;
   dma-coherent;
   dma-channel-mask = <0xfffffffe>;
   status = "okay";
  };

  aconnect@2900000 {
   compatible = "nvidia,tegra194-aconnect",
         "nvidia,tegra210-aconnect";
   clocks = <&bpmp 6>,
     <&bpmp 5>;
   clock-names = "ape", "apb2ape";
   power-domains = <&bpmp 1>;
   status = "disabled";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x02900000 0x0 0x02900000 0x0 0x200000>;

   tegra_ahub: ahub@2900800 {
    compatible = "nvidia,tegra194-ahub",
          "nvidia,tegra186-ahub";
    reg = <0x0 0x02900800 0x0 0x800>;
    clocks = <&bpmp 4>;
    clock-names = "ahub";
    assigned-clocks = <&bpmp 4>;
    assigned-clock-parents = <&bpmp 104>;
    status = "disabled";

    #address-cells = <2>;
    #size-cells = <2>;
    ranges = <0x0 0x02900800 0x0 0x02900800 0x0 0x11800>;

    tegra_i2s1: i2s@2901000 {
     compatible = "nvidia,tegra194-i2s",
           "nvidia,tegra210-i2s";
     reg = <0x0 0x2901000 0x0 0x100>;
     clocks = <&bpmp 56>,
       <&bpmp 57>;
     clock-names = "i2s", "sync_input";
     assigned-clocks = <&bpmp 56>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <1536000>;
     sound-name-prefix = "I2S1";
     status = "disabled";
    };

    tegra_i2s2: i2s@2901100 {
     compatible = "nvidia,tegra194-i2s",
           "nvidia,tegra210-i2s";
     reg = <0x0 0x2901100 0x0 0x100>;
     clocks = <&bpmp 58>,
       <&bpmp 59>;
     clock-names = "i2s", "sync_input";
     assigned-clocks = <&bpmp 58>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <1536000>;
     sound-name-prefix = "I2S2";
     status = "disabled";
    };

    tegra_i2s3: i2s@2901200 {
     compatible = "nvidia,tegra194-i2s",
           "nvidia,tegra210-i2s";
     reg = <0x0 0x2901200 0x0 0x100>;
     clocks = <&bpmp 60>,
       <&bpmp 61>;
     clock-names = "i2s", "sync_input";
     assigned-clocks = <&bpmp 60>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <1536000>;
     sound-name-prefix = "I2S3";
     status = "disabled";
    };

    tegra_i2s4: i2s@2901300 {
     compatible = "nvidia,tegra194-i2s",
           "nvidia,tegra210-i2s";
     reg = <0x0 0x2901300 0x0 0x100>;
     clocks = <&bpmp 62>,
       <&bpmp 63>;
     clock-names = "i2s", "sync_input";
     assigned-clocks = <&bpmp 62>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <1536000>;
     sound-name-prefix = "I2S4";
     status = "disabled";
    };

    tegra_i2s5: i2s@2901400 {
     compatible = "nvidia,tegra194-i2s",
           "nvidia,tegra210-i2s";
     reg = <0x0 0x2901400 0x0 0x100>;
     clocks = <&bpmp 64>,
       <&bpmp 65>;
     clock-names = "i2s", "sync_input";
     assigned-clocks = <&bpmp 64>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <1536000>;
     sound-name-prefix = "I2S5";
     status = "disabled";
    };

    tegra_i2s6: i2s@2901500 {
     compatible = "nvidia,tegra194-i2s",
           "nvidia,tegra210-i2s";
     reg = <0x0 0x2901500 0x0 0x100>;
     clocks = <&bpmp 66>,
       <&bpmp 67>;
     clock-names = "i2s", "sync_input";
     assigned-clocks = <&bpmp 66>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <1536000>;
     sound-name-prefix = "I2S6";
     status = "disabled";
    };

    tegra_sfc1: sfc@2902000 {
     compatible = "nvidia,tegra194-sfc",
           "nvidia,tegra210-sfc";
     reg = <0x0 0x2902000 0x0 0x200>;
     sound-name-prefix = "SFC1";
     status = "disabled";
    };

    tegra_sfc2: sfc@2902200 {
     compatible = "nvidia,tegra194-sfc",
           "nvidia,tegra210-sfc";
     reg = <0x0 0x2902200 0x0 0x200>;
     sound-name-prefix = "SFC2";
     status = "disabled";
    };

    tegra_sfc3: sfc@2902400 {
     compatible = "nvidia,tegra194-sfc",
           "nvidia,tegra210-sfc";
     reg = <0x0 0x2902400 0x0 0x200>;
     sound-name-prefix = "SFC3";
     status = "disabled";
    };

    tegra_sfc4: sfc@2902600 {
     compatible = "nvidia,tegra194-sfc",
           "nvidia,tegra210-sfc";
     reg = <0x0 0x2902600 0x0 0x200>;
     sound-name-prefix = "SFC4";
     status = "disabled";
    };

    tegra_amx1: amx@2903000 {
     compatible = "nvidia,tegra194-amx";
     reg = <0x0 0x2903000 0x0 0x100>;
     sound-name-prefix = "AMX1";
     status = "disabled";
    };

    tegra_amx2: amx@2903100 {
     compatible = "nvidia,tegra194-amx";
     reg = <0x0 0x2903100 0x0 0x100>;
     sound-name-prefix = "AMX2";
     status = "disabled";
    };

    tegra_amx3: amx@2903200 {
     compatible = "nvidia,tegra194-amx";
     reg = <0x0 0x2903200 0x0 0x100>;
     sound-name-prefix = "AMX3";
     status = "disabled";
    };

    tegra_amx4: amx@2903300 {
     compatible = "nvidia,tegra194-amx";
     reg = <0x0 0x2903300 0x0 0x100>;
     sound-name-prefix = "AMX4";
     status = "disabled";
    };

    tegra_adx1: adx@2903800 {
     compatible = "nvidia,tegra194-adx",
           "nvidia,tegra210-adx";
     reg = <0x0 0x2903800 0x0 0x100>;
     sound-name-prefix = "ADX1";
     status = "disabled";
    };

    tegra_adx2: adx@2903900 {
     compatible = "nvidia,tegra194-adx",
           "nvidia,tegra210-adx";
     reg = <0x0 0x2903900 0x0 0x100>;
     sound-name-prefix = "ADX2";
     status = "disabled";
    };

    tegra_adx3: adx@2903a00 {
     compatible = "nvidia,tegra194-adx",
           "nvidia,tegra210-adx";
     reg = <0x0 0x2903a00 0x0 0x100>;
     sound-name-prefix = "ADX3";
     status = "disabled";
    };

    tegra_adx4: adx@2903b00 {
     compatible = "nvidia,tegra194-adx",
           "nvidia,tegra210-adx";
     reg = <0x0 0x2903b00 0x0 0x100>;
     sound-name-prefix = "ADX4";
     status = "disabled";
    };

    tegra_dmic1: dmic@2904000 {
     compatible = "nvidia,tegra194-dmic",
           "nvidia,tegra210-dmic";
     reg = <0x0 0x2904000 0x0 0x100>;
     clocks = <&bpmp 15>;
     clock-names = "dmic";
     assigned-clocks = <&bpmp 15>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <3072000>;
     sound-name-prefix = "DMIC1";
     status = "disabled";
    };

    tegra_dmic2: dmic@2904100 {
     compatible = "nvidia,tegra194-dmic",
           "nvidia,tegra210-dmic";
     reg = <0x0 0x2904100 0x0 0x100>;
     clocks = <&bpmp 16>;
     clock-names = "dmic";
     assigned-clocks = <&bpmp 16>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <3072000>;
     sound-name-prefix = "DMIC2";
     status = "disabled";
    };

    tegra_dmic3: dmic@2904200 {
     compatible = "nvidia,tegra194-dmic",
           "nvidia,tegra210-dmic";
     reg = <0x0 0x2904200 0x0 0x100>;
     clocks = <&bpmp 17>;
     clock-names = "dmic";
     assigned-clocks = <&bpmp 17>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <3072000>;
     sound-name-prefix = "DMIC3";
     status = "disabled";
    };

    tegra_dmic4: dmic@2904300 {
     compatible = "nvidia,tegra194-dmic",
           "nvidia,tegra210-dmic";
     reg = <0x0 0x2904300 0x0 0x100>;
     clocks = <&bpmp 18>;
     clock-names = "dmic";
     assigned-clocks = <&bpmp 18>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <3072000>;
     sound-name-prefix = "DMIC4";
     status = "disabled";
    };

    tegra_dspk1: dspk@2905000 {
     compatible = "nvidia,tegra194-dspk",
           "nvidia,tegra186-dspk";
     reg = <0x0 0x2905000 0x0 0x100>;
     clocks = <&bpmp 29>;
     clock-names = "dspk";
     assigned-clocks = <&bpmp 29>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <12288000>;
     sound-name-prefix = "DSPK1";
     status = "disabled";
    };

    tegra_dspk2: dspk@2905100 {
     compatible = "nvidia,tegra194-dspk",
           "nvidia,tegra186-dspk";
     reg = <0x0 0x2905100 0x0 0x100>;
     clocks = <&bpmp 30>;
     clock-names = "dspk";
     assigned-clocks = <&bpmp 30>;
     assigned-clock-parents = <&bpmp 104>;
     assigned-clock-rates = <12288000>;
     sound-name-prefix = "DSPK2";
     status = "disabled";
    };

    tegra_ope1: processing-engine@2908000 {
     compatible = "nvidia,tegra194-ope",
           "nvidia,tegra210-ope";
     reg = <0x0 0x2908000 0x0 0x100>;
     sound-name-prefix = "OPE1";
     status = "disabled";

     #address-cells = <2>;
     #size-cells = <2>;
     ranges;

     equalizer@2908100 {
      compatible = "nvidia,tegra194-peq",
            "nvidia,tegra210-peq";
      reg = <0x0 0x2908100 0x0 0x100>;
     };

     dynamic-range-compressor@2908200 {
      compatible = "nvidia,tegra194-mbdrc",
            "nvidia,tegra210-mbdrc";
      reg = <0x0 0x2908200 0x0 0x200>;
     };
    };

    tegra_mvc1: mvc@290a000 {
     compatible = "nvidia,tegra194-mvc",
           "nvidia,tegra210-mvc";
     reg = <0x0 0x290a000 0x0 0x200>;
     sound-name-prefix = "MVC1";
     status = "disabled";
    };

    tegra_mvc2: mvc@290a200 {
     compatible = "nvidia,tegra194-mvc",
           "nvidia,tegra210-mvc";
     reg = <0x0 0x290a200 0x0 0x200>;
     sound-name-prefix = "MVC2";
     status = "disabled";
    };

    tegra_amixer: amixer@290bb00 {
     compatible = "nvidia,tegra194-amixer",
           "nvidia,tegra210-amixer";
     reg = <0x0 0x290bb00 0x0 0x800>;
     sound-name-prefix = "MIXER1";
     status = "disabled";
    };

    tegra_admaif: admaif@290f000 {
     compatible = "nvidia,tegra194-admaif",
           "nvidia,tegra186-admaif";
     reg = <0x0 0x0290f000 0x0 0x1000>;
     dmas = <&adma 1>, <&adma 1>,
            <&adma 2>, <&adma 2>,
            <&adma 3>, <&adma 3>,
            <&adma 4>, <&adma 4>,
            <&adma 5>, <&adma 5>,
            <&adma 6>, <&adma 6>,
            <&adma 7>, <&adma 7>,
            <&adma 8>, <&adma 8>,
            <&adma 9>, <&adma 9>,
            <&adma 10>, <&adma 10>,
            <&adma 11>, <&adma 11>,
            <&adma 12>, <&adma 12>,
            <&adma 13>, <&adma 13>,
            <&adma 14>, <&adma 14>,
            <&adma 15>, <&adma 15>,
            <&adma 16>, <&adma 16>,
            <&adma 17>, <&adma 17>,
            <&adma 18>, <&adma 18>,
            <&adma 19>, <&adma 19>,
            <&adma 20>, <&adma 20>;
     dma-names = "rx1", "tx1",
          "rx2", "tx2",
          "rx3", "tx3",
          "rx4", "tx4",
          "rx5", "tx5",
          "rx6", "tx6",
          "rx7", "tx7",
          "rx8", "tx8",
          "rx9", "tx9",
          "rx10", "tx10",
          "rx11", "tx11",
          "rx12", "tx12",
          "rx13", "tx13",
          "rx14", "tx14",
          "rx15", "tx15",
          "rx16", "tx16",
          "rx17", "tx17",
          "rx18", "tx18",
          "rx19", "tx19",
          "rx20", "tx20";
     status = "disabled";
     interconnects = <&mc 0x9f &emc>,
       <&mc 0xa0 &emc>;
     interconnect-names = "dma-mem", "write";
     iommus = <&smmu 0x1e>;
    };

    tegra_asrc: asrc@2910000 {
     compatible = "nvidia,tegra194-asrc",
           "nvidia,tegra186-asrc";
     reg = <0x0 0x2910000 0x0 0x2000>;
     sound-name-prefix = "ASRC1";
     status = "disabled";
    };
   };

   adma: dma-controller@2930000 {
    compatible = "nvidia,tegra194-adma",
          "nvidia,tegra186-adma";
    reg = <0x0 0x02930000 0x0 0x20000>;
    interrupt-parent = <&agic>;
    interrupts = <0 0 4>,
           <0 1 4>,
           <0 2 4>,
           <0 3 4>,
           <0 4 4>,
           <0 5 4>,
           <0 6 4>,
           <0 7 4>,
           <0 8 4>,
           <0 9 4>,
           <0 10 4>,
           <0 11 4>,
           <0 12 4>,
           <0 13 4>,
           <0 14 4>,
           <0 15 4>,
           <0 16 4>,
           <0 17 4>,
           <0 18 4>,
           <0 19 4>,
           <0 20 4>,
           <0 21 4>,
           <0 22 4>,
           <0 23 4>,
           <0 24 4>,
           <0 25 4>,
           <0 26 4>,
           <0 27 4>,
           <0 28 4>,
           <0 29 4>,
           <0 30 4>,
           <0 31 4>;
    #dma-cells = <1>;
    clocks = <&bpmp 4>;
    clock-names = "d_audio";
    status = "disabled";
   };

   agic: interrupt-controller@2a40000 {
    compatible = "nvidia,tegra194-agic",
          "nvidia,tegra210-agic";
    #interrupt-cells = <3>;
    interrupt-controller;
    reg = <0x0 0x02a41000 0x0 0x1000>,
          <0x0 0x02a42000 0x0 0x2000>;
    interrupts = <0 145
           ((((1 << (4)) - 1) << 8) |
            4)>;
    clocks = <&bpmp 6>;
    clock-names = "clk";
    status = "disabled";
   };
  };

  mc: memory-controller@2c00000 {
   compatible = "nvidia,tegra194-mc";
   reg = <0x0 0x02c00000 0x0 0x10000>,
         <0x0 0x02c10000 0x0 0x10000>,
         <0x0 0x02c20000 0x0 0x10000>,
         <0x0 0x02c30000 0x0 0x10000>,
         <0x0 0x02c40000 0x0 0x10000>,
         <0x0 0x02c50000 0x0 0x10000>,
         <0x0 0x02b80000 0x0 0x10000>,
         <0x0 0x02b90000 0x0 0x10000>,
         <0x0 0x02ba0000 0x0 0x10000>,
         <0x0 0x02bb0000 0x0 0x10000>,
         <0x0 0x01700000 0x0 0x10000>,
         <0x0 0x01710000 0x0 0x10000>,
         <0x0 0x01720000 0x0 0x10000>,
         <0x0 0x01730000 0x0 0x10000>,
         <0x0 0x01740000 0x0 0x10000>,
         <0x0 0x01750000 0x0 0x10000>,
         <0x0 0x01760000 0x0 0x10000>,
         <0x0 0x01770000 0x0 0x10000>;
   reg-names = "sid", "broadcast", "ch0", "ch1", "ch2", "ch3",
        "ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10",
        "ch11", "ch12", "ch13", "ch14", "ch15";
   interrupts = <0 223 4>;
   #interconnect-cells = <1>;
   status = "disabled";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x01700000 0x0 0x01700000 0x0 0x100000>,
     <0x0 0x02b80000 0x0 0x02b80000 0x0 0x040000>,
     <0x0 0x02c00000 0x0 0x02c00000 0x0 0x100000>;
# 710 "arch/arm64/boot/dts/nvidia/tegra194.dtsi"
   dma-ranges = <0x0 0x0 0x0 0x0 0x80 0x0>;

   emc: external-memory-controller@2c60000 {
    compatible = "nvidia,tegra194-emc";
    reg = <0x0 0x02c60000 0x0 0x90000>,
          <0x0 0x01780000 0x0 0x80000>;
    interrupts = <0 224 4>;
    clocks = <&bpmp 31>;
    clock-names = "emc";

    #interconnect-cells = <0>;

    nvidia,bpmp = <&bpmp>;
   };
  };

  timer@3010000 {
   compatible = "nvidia,tegra186-timer";
   reg = <0x0 0x03010000 0x0 0x000e0000>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>,
         <0 4 4>,
         <0 5 4>,
         <0 6 4>,
         <0 7 4>,
         <0 8 4>,
         <0 9 4>;
   status = "okay";
  };

  uarta: serial@3100000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x03100000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 112 4>;
   clocks = <&bpmp 155>;
   resets = <&bpmp 100>;
   status = "disabled";
  };

  uartb: serial@3110000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x03110000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 113 4>;
   clocks = <&bpmp 156>;
   resets = <&bpmp 101>;
   status = "disabled";
  };

  uartd: serial@3130000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x03130000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 115 4>;
   clocks = <&bpmp 158>;
   clock-names = "serial";
   resets = <&bpmp 103>;
   reset-names = "serial";
   status = "disabled";
  };

  uarte: serial@3140000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x03140000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 116 4>;
   clocks = <&bpmp 159>;
   clock-names = "serial";
   resets = <&bpmp 104>;
   reset-names = "serial";
   status = "disabled";
  };

  uartf: serial@3150000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x03150000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 117 4>;
   clocks = <&bpmp 160>;
   clock-names = "serial";
   resets = <&bpmp 105>;
   reset-names = "serial";
   status = "disabled";
  };

  gen1_i2c: i2c@3160000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x03160000 0x0 0x10000>;
   interrupts = <0 25 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 48>;
   clock-names = "div-clk";
   resets = <&bpmp 24>;
   reset-names = "i2c";
   dmas = <&gpcdma 21>, <&gpcdma 21>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uarth: serial@3170000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x03170000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 207 4>;
   clocks = <&bpmp 190>;
   clock-names = "serial";
   resets = <&bpmp 107>;
   reset-names = "serial";
   status = "disabled";
  };

  cam_i2c: i2c@3180000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x03180000 0x0 0x10000>;
   interrupts = <0 27 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 50>;
   clock-names = "div-clk";
   resets = <&bpmp 30>;
   reset-names = "i2c";
   dmas = <&gpcdma 23>, <&gpcdma 23>;
   dma-names = "rx", "tx";
   status = "disabled";
  };


  dp_aux_ch1_i2c: i2c@3190000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x03190000 0x0 0x10000>;
   interrupts = <0 28 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 51>;
   clock-names = "div-clk";
   resets = <&bpmp 31>;
   reset-names = "i2c";
   pinctrl-0 = <&state_dpaux1_i2c>;
   pinctrl-1 = <&state_dpaux1_off>;
   pinctrl-names = "default", "idle";
   dmas = <&gpcdma 26>, <&gpcdma 26>;
   dma-names = "rx", "tx";
   status = "disabled";
  };


  dp_aux_ch0_i2c: i2c@31b0000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x031b0000 0x0 0x10000>;
   interrupts = <0 30 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 52>;
   clock-names = "div-clk";
   resets = <&bpmp 32>;
   reset-names = "i2c";
   pinctrl-0 = <&state_dpaux0_i2c>;
   pinctrl-1 = <&state_dpaux0_off>;
   pinctrl-names = "default", "idle";
   dmas = <&gpcdma 30>, <&gpcdma 30>;
   dma-names = "rx", "tx";
   status = "disabled";
  };


  dp_aux_ch2_i2c: i2c@31c0000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x031c0000 0x0 0x10000>;
   interrupts = <0 31 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 53>;
   clock-names = "div-clk";
   resets = <&bpmp 33>;
   reset-names = "i2c";
   pinctrl-0 = <&state_dpaux2_i2c>;
   pinctrl-1 = <&state_dpaux2_off>;
   pinctrl-names = "default", "idle";
   dmas = <&gpcdma 27>, <&gpcdma 27>;
   dma-names = "rx", "tx";
   status = "disabled";
  };


  dp_aux_ch3_i2c: i2c@31e0000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x031e0000 0x0 0x10000>;
   interrupts = <0 33 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 55>;
   clock-names = "div-clk";
   resets = <&bpmp 35>;
   reset-names = "i2c";
   pinctrl-0 = <&state_dpaux3_i2c>;
   pinctrl-1 = <&state_dpaux3_off>;
   pinctrl-names = "default", "idle";
   dmas = <&gpcdma 31>, <&gpcdma 31>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  spi@3270000 {
   compatible = "nvidia,tegra194-qspi";
   reg = <0x0 0x3270000 0x0 0x1000>;
   interrupts = <0 35 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 192>,
     <&bpmp 194>;
   clock-names = "qspi", "qspi_out";
   resets = <&bpmp 76>;
   status = "disabled";
  };

  pwm1: pwm@3280000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x3280000 0x0 0x10000>;
   clocks = <&bpmp 105>;
   resets = <&bpmp 68>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pwm2: pwm@3290000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x3290000 0x0 0x10000>;
   clocks = <&bpmp 106>;
   resets = <&bpmp 69>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pwm3: pwm@32a0000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x32a0000 0x0 0x10000>;
   clocks = <&bpmp 107>;
   resets = <&bpmp 70>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pwm5: pwm@32c0000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x32c0000 0x0 0x10000>;
   clocks = <&bpmp 109>;
   resets = <&bpmp 72>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pwm6: pwm@32d0000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x32d0000 0x0 0x10000>;
   clocks = <&bpmp 110>;
   resets = <&bpmp 73>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pwm7: pwm@32e0000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x32e0000 0x0 0x10000>;
   clocks = <&bpmp 111>;
   resets = <&bpmp 74>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pwm8: pwm@32f0000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0x32f0000 0x0 0x10000>;
   clocks = <&bpmp 112>;
   resets = <&bpmp 75>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  spi@3300000 {
   compatible = "nvidia,tegra194-qspi";
   reg = <0x0 0x3300000 0x0 0x1000>;
   interrupts = <0 39 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 193>,
     <&bpmp 195>;
   clock-names = "qspi", "qspi_out";
   resets = <&bpmp 77>;
   status = "disabled";
  };

  sdmmc1: mmc@3400000 {
   compatible = "nvidia,tegra194-sdhci";
   reg = <0x0 0x03400000 0x0 0x10000>;
   interrupts = <0 62 4>;
   clocks = <&bpmp 120>,
     <&bpmp 219>;
   clock-names = "sdhci", "tmclk";
   assigned-clocks = <&bpmp 120>,
       <&bpmp 241>;
   assigned-clock-parents =
       <&bpmp 241>,
       <&bpmp 242>;
   resets = <&bpmp 82>;
   reset-names = "sdhci";
   interconnects = <&mc 0x60 &emc>,
     <&mc 0x64 &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x1a>;
   pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
   pinctrl-0 = <&sdmmc1_3v3>;
   pinctrl-1 = <&sdmmc1_1v8>;
   nvidia,pad-autocal-pull-up-offset-3v3-timeout =
         <0x07>;
   nvidia,pad-autocal-pull-down-offset-3v3-timeout =
         <0x07>;
   nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>;
   nvidia,pad-autocal-pull-down-offset-1v8-timeout =
         <0x07>;
   nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>;
   nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>;
   nvidia,default-tap = <0x9>;
   nvidia,default-trim = <0x5>;
   sd-uhs-sdr25;
   sd-uhs-sdr50;
   sd-uhs-ddr50;
   sd-uhs-sdr104;
   status = "disabled";
  };

  sdmmc3: mmc@3440000 {
   compatible = "nvidia,tegra194-sdhci";
   reg = <0x0 0x03440000 0x0 0x10000>;
   interrupts = <0 64 4>;
   clocks = <&bpmp 122>,
     <&bpmp 219>;
   clock-names = "sdhci", "tmclk";
   assigned-clocks = <&bpmp 122>,
       <&bpmp 241>;
   assigned-clock-parents =
       <&bpmp 241>,
       <&bpmp 242>;
   resets = <&bpmp 84>;
   reset-names = "sdhci";
   interconnects = <&mc 0x62 &emc>,
     <&mc 0x66 &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x18>;
   pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
   pinctrl-0 = <&sdmmc3_3v3>;
   pinctrl-1 = <&sdmmc3_1v8>;
   nvidia,pad-autocal-pull-up-offset-1v8 = <0x00>;
   nvidia,pad-autocal-pull-down-offset-1v8 = <0x7a>;
   nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
   nvidia,pad-autocal-pull-down-offset-3v3-timeout =
         <0x07>;
   nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>;
   nvidia,pad-autocal-pull-down-offset-1v8-timeout =
         <0x07>;
   nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>;
   nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>;
   nvidia,default-tap = <0x9>;
   nvidia,default-trim = <0x5>;
   sd-uhs-sdr25;
   sd-uhs-sdr50;
   sd-uhs-ddr50;
   sd-uhs-sdr104;
   status = "disabled";
  };

  sdmmc4: mmc@3460000 {
   compatible = "nvidia,tegra194-sdhci";
   reg = <0x0 0x03460000 0x0 0x10000>;
   interrupts = <0 65 4>;
   clocks = <&bpmp 123>,
     <&bpmp 219>;
   clock-names = "sdhci", "tmclk";
   assigned-clocks = <&bpmp 123>,
       <&bpmp 237>;
   assigned-clock-parents =
       <&bpmp 237>;
   resets = <&bpmp 85>;
   reset-names = "sdhci";
   interconnects = <&mc 0x63 &emc>,
     <&mc 0x67 &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x17>;
   nvidia,pad-autocal-pull-up-offset-hs400 = <0x00>;
   nvidia,pad-autocal-pull-down-offset-hs400 = <0x00>;
   nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x0a>;
   nvidia,pad-autocal-pull-down-offset-1v8-timeout =
         <0x0a>;
   nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x0a>;
   nvidia,pad-autocal-pull-down-offset-3v3-timeout =
         <0x0a>;
   nvidia,default-tap = <0x8>;
   nvidia,default-trim = <0x14>;
   nvidia,dqs-trim = <40>;
   cap-mmc-highspeed;
   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   mmc-hs400-enhanced-strobe;
   supports-cqe;
   status = "disabled";
  };

  hda@3510000 {
   compatible = "nvidia,tegra194-hda";
   reg = <0x0 0x3510000 0x0 0x10000>;
   interrupts = <0 161 4>;
   clocks = <&bpmp 43>,
     <&bpmp 45>,
     <&bpmp 44>;
   clock-names = "hda", "hda2hdmi", "hda2codec_2x";
   resets = <&bpmp 20>,
     <&bpmp 22>;
   reset-names = "hda", "hda2hdmi";
   power-domains = <&bpmp 2>;
   interconnects = <&mc 0x15 &emc>,
     <&mc 0x35 &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x12>;
   status = "disabled";
  };

  xusb_padctl: padctl@3520000 {
   compatible = "nvidia,tegra194-xusb-padctl";
   reg = <0x0 0x03520000 0x0 0x1000>,
         <0x0 0x03540000 0x0 0x1000>;
   reg-names = "padctl", "ao";
   interrupts = <0 167 4>;

   resets = <&bpmp 114>;
   reset-names = "padctl";

   status = "disabled";

   pads {
    usb2 {
     clocks = <&bpmp 165>;
     clock-names = "trk";

     lanes {
      usb2-0 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };

      usb2-1 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };

      usb2-2 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };

      usb2-3 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };
     };
    };

    usb3 {
     lanes {
      usb3-0 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };

      usb3-1 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };

      usb3-2 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };

      usb3-3 {
       nvidia,function = "xusb";
       status = "disabled";
       #phy-cells = <0>;
      };
     };
    };
   };

   ports {
    usb2-0 {
     status = "disabled";
    };

    usb2-1 {
     status = "disabled";
    };

    usb2-2 {
     status = "disabled";
    };

    usb2-3 {
     status = "disabled";
    };

    usb3-0 {
     status = "disabled";
    };

    usb3-1 {
     status = "disabled";
    };

    usb3-2 {
     status = "disabled";
    };

    usb3-3 {
     status = "disabled";
    };
   };
  };

  usb@3550000 {
   compatible = "nvidia,tegra194-xudc";
   reg = <0x0 0x03550000 0x0 0x8000>,
         <0x0 0x03558000 0x0 0x1000>;
   reg-names = "base", "fpci";
   interrupts = <0 166 4>;
   clocks = <&bpmp 265>,
     <&bpmp 268>,
     <&bpmp 275>,
     <&bpmp 272>;
   clock-names = "dev", "ss", "ss_src", "fs_src";
   interconnects = <&mc 0x4c &emc>,
     <&mc 0x4d &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x1c>;
   power-domains = <&bpmp 15>,
     <&bpmp 14>;
   power-domain-names = "dev", "ss";
   nvidia,xusb-padctl = <&xusb_padctl>;
   dma-coherent;
   status = "disabled";
  };

  usb@3610000 {
   compatible = "nvidia,tegra194-xusb";
   reg = <0x0 0x03610000 0x0 0x40000>,
         <0x0 0x03600000 0x0 0x10000>;
   reg-names = "hcd", "fpci";

   interrupts = <0 163 4>,
         <0 164 4>;

   clocks = <&bpmp 267>,
     <&bpmp 269>,
     <&bpmp 268>,
     <&bpmp 275>,
     <&bpmp 14>,
     <&bpmp 272>,
     <&bpmp 103>,
     <&bpmp 14>,
     <&bpmp 100>;
   clock-names = "xusb_host", "xusb_falcon_src",
          "xusb_ss", "xusb_ss_src", "xusb_hs_src",
          "xusb_fs_src", "pll_u_480m", "clk_m",
          "pll_e";
   interconnects = <&mc 0x4a &emc>,
     <&mc 0x4b &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x1b>;

   power-domains = <&bpmp 16>,
     <&bpmp 14>;
   power-domain-names = "xusb_host", "xusb_ss";

   nvidia,xusb-padctl = <&xusb_padctl>;
   status = "disabled";
  };

  fuse@3820000 {
   compatible = "nvidia,tegra194-efuse";
   reg = <0x0 0x03820000 0x0 0x10000>;
   clocks = <&bpmp 40>;
   clock-names = "fuse";
  };

  gic: interrupt-controller@3881000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x03881000 0x0 0x1000>,
         <0x0 0x03882000 0x0 0x2000>,
         <0x0 0x03884000 0x0 0x2000>,
         <0x0 0x03886000 0x0 0x2000>;
   interrupts = <1 9
    ((((1 << (4)) - 1) << 8) | 4)>;
   interrupt-parent = <&gic>;
  };

  cec@3960000 {
   compatible = "nvidia,tegra194-cec";
   reg = <0x0 0x03960000 0x0 0x10000>;
   interrupts = <0 162 4>;
   clocks = <&bpmp 13>;
   clock-names = "cec";
   status = "disabled";
  };

  hte_lic: hardware-timestamp@3aa0000 {
   compatible = "nvidia,tegra194-gte-lic";
   reg = <0x0 0x3aa0000 0x0 0x10000>;
   interrupts = <0 11 4>;
   nvidia,int-threshold = <1>;
   nvidia,slices = <11>;
   #timestamp-cells = <1>;
   status = "okay";
  };

  hsp_top0: hsp@3c00000 {
   compatible = "nvidia,tegra194-hsp";
   reg = <0x0 0x03c00000 0x0 0xa0000>;
   interrupts = <0 176 4>,
                <0 120 4>,
                <0 121 4>,
                <0 122 4>,
                <0 123 4>,
                <0 124 4>,
                <0 125 4>,
                <0 126 4>,
                <0 127 4>;
   interrupt-names = "doorbell", "shared0", "shared1", "shared2",
                     "shared3", "shared4", "shared5", "shared6",
                     "shared7";
   #mbox-cells = <2>;
  };

  p2u_hsio_0: phy@3e10000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e10000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_1: phy@3e20000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e20000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_2: phy@3e30000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e30000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_3: phy@3e40000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e40000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_4: phy@3e50000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e50000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_5: phy@3e60000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e60000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_6: phy@3e70000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e70000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_7: phy@3e80000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e80000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_8: phy@3e90000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03e90000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_9: phy@3ea0000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03ea0000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_0: phy@3eb0000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03eb0000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_1: phy@3ec0000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03ec0000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_2: phy@3ed0000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03ed0000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_3: phy@3ee0000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03ee0000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_4: phy@3ef0000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03ef0000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_5: phy@3f00000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03f00000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_6: phy@3f10000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03f10000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_nvhs_7: phy@3f20000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03f20000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_10: phy@3f30000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03f30000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  p2u_hsio_11: phy@3f40000 {
   compatible = "nvidia,tegra194-p2u";
   reg = <0x0 0x03f40000 0x0 0x10000>;
   reg-names = "ctl";

   #phy-cells = <0>;
  };

  sce-noc@b600000 {
   compatible = "nvidia,tegra194-sce-noc";
   reg = <0x0 0xb600000 0x0 0x1000>;
   interrupts = <0 261 4>,
         <0 173 4>;
   nvidia,axi2apb = <&axi2apb>;
   nvidia,apbmisc = <&apbmisc>;
   status = "okay";
  };

  rce-noc@be00000 {
   compatible = "nvidia,tegra194-rce-noc";
   reg = <0x0 0xbe00000 0x0 0x1000>;
   interrupts = <0 259 4>,
         <0 175 4>;
   nvidia,axi2apb = <&axi2apb>;
   nvidia,apbmisc = <&apbmisc>;
   status = "okay";
  };

  hsp_aon: hsp@c150000 {
   compatible = "nvidia,tegra194-hsp";
   reg = <0x0 0x0c150000 0x0 0x90000>;
   interrupts = <0 133 4>,
                <0 134 4>,
                <0 135 4>,
                <0 136 4>;




   interrupt-names = "shared1", "shared2", "shared3", "shared4";
   #mbox-cells = <2>;
  };

  hte_aon: hardware-timestamp@c1e0000 {
   compatible = "nvidia,tegra194-gte-aon";
   reg = <0x0 0xc1e0000 0x0 0x10000>;
   interrupts = <0 13 4>;
   nvidia,int-threshold = <1>;
   nvidia,slices = <3>;
   #timestamp-cells = <1>;
   status = "okay";
  };

  gen2_i2c: i2c@c240000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x0c240000 0x0 0x10000>;
   interrupts = <0 26 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 49>;
   clock-names = "div-clk";
   resets = <&bpmp 29>;
   reset-names = "i2c";
   dmas = <&gpcdma 22>, <&gpcdma 22>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  gen8_i2c: i2c@c250000 {
   compatible = "nvidia,tegra194-i2c";
   reg = <0x0 0x0c250000 0x0 0x10000>;
   interrupts = <0 32 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&bpmp 54>;
   clock-names = "div-clk";
   resets = <&bpmp 34>;
   reset-names = "i2c";
   dmas = <&gpcdma 0>, <&gpcdma 0>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uartc: serial@c280000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x0c280000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 114 4>;
   clocks = <&bpmp 157>;
   clock-names = "serial";
   resets = <&bpmp 102>;
   reset-names = "serial";
   status = "disabled";
  };

  uartg: serial@c290000 {
   compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
   reg = <0x0 0x0c290000 0x0 0x40>;
   reg-shift = <2>;
   interrupts = <0 118 4>;
   clocks = <&bpmp 161>;
   clock-names = "serial";
   resets = <&bpmp 106>;
   reset-names = "serial";
   status = "disabled";
  };

  rtc: rtc@c2a0000 {
   compatible = "nvidia,tegra194-rtc", "nvidia,tegra20-rtc";
   reg = <0x0 0x0c2a0000 0x0 0x10000>;
   interrupt-parent = <&pmc>;
   interrupts = <73 4>;
   clocks = <&bpmp 289>;
   clock-names = "rtc";
   status = "disabled";
  };

  gpio_aon: gpio@c2f0000 {
   compatible = "nvidia,tegra194-gpio-aon";
   reg-names = "security", "gpio";
   reg = <0x0 0xc2f0000 0x0 0x1000>,
         <0x0 0xc2f1000 0x0 0x1000>;
   interrupts = <0 56 4>,
         <0 57 4>,
         <0 58 4>,
         <0 59 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pinmux_aon 0 0 30>;
  };

  pinmux_aon: pinmux@c300000 {
   compatible = "nvidia,tegra194-pinmux-aon";
   reg = <0x0 0xc300000 0x0 0x4000>;

   status = "okay";
  };

  pwm4: pwm@c340000 {
   compatible = "nvidia,tegra194-pwm",
         "nvidia,tegra186-pwm";
   reg = <0x0 0xc340000 0x0 0x10000>;
   clocks = <&bpmp 108>;
   resets = <&bpmp 71>;
   reset-names = "pwm";
   status = "disabled";
   #pwm-cells = <2>;
  };

  pmc: pmc@c360000 {
   compatible = "nvidia,tegra194-pmc";
   reg = <0x0 0x0c360000 0x0 0x10000>,
         <0x0 0x0c370000 0x0 0x10000>,
         <0x0 0x0c380000 0x0 0x10000>,
         <0x0 0x0c390000 0x0 0x10000>,
         <0x0 0x0c3a0000 0x0 0x10000>;
   reg-names = "pmc", "wake", "aotag", "scratch", "misc";

   #interrupt-cells = <2>;
   interrupt-controller;

   sdmmc1_1v8: sdmmc1-1v8 {
    pins = "sdmmc1-hv";
    power-source = <0>;
   };

   sdmmc1_3v3: sdmmc1-3v3 {
    pins = "sdmmc1-hv";
    power-source = <1>;
   };

   sdmmc3_1v8: sdmmc3-1v8 {
    pins = "sdmmc3-hv";
    power-source = <0>;
   };

   sdmmc3_3v3: sdmmc3-3v3 {
    pins = "sdmmc3-hv";
    power-source = <1>;
   };
  };

  aon-noc@c600000 {
   compatible = "nvidia,tegra194-aon-noc";
   reg = <0x0 0xc600000 0x0 0x1000>;
   interrupts = <0 260 4>,
         <0 172 4>;
   nvidia,apbmisc = <&apbmisc>;
   status = "okay";
  };

  bpmp-noc@d600000 {
   compatible = "nvidia,tegra194-bpmp-noc";
   reg = <0x0 0xd600000 0x0 0x1000>;
   interrupts = <0 262 4>,
         <0 174 4>;
   nvidia,axi2apb = <&axi2apb>;
   nvidia,apbmisc = <&apbmisc>;
   status = "okay";
  };

  iommu@10000000 {
   compatible = "nvidia,tegra194-smmu", "nvidia,smmu-500";
   reg = <0x0 0x10000000 0x0 0x800000>;
   interrupts = <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>,
         <0 240 4>;
   stream-match-mask = <0x7f80>;
   #global-interrupts = <1>;
   #iommu-cells = <1>;

   nvidia,memory-controller = <&mc>;
   status = "disabled";
  };

  smmu: iommu@12000000 {
   compatible = "nvidia,tegra194-smmu", "nvidia,smmu-500";
   reg = <0x0 0x12000000 0x0 0x800000>,
         <0x0 0x11000000 0x0 0x800000>;
   interrupts = <0 170 4>,
         <0 232 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>,
         <0 170 4>;
   stream-match-mask = <0x7f80>;
   #global-interrupts = <2>;
   #iommu-cells = <1>;

   nvidia,memory-controller = <&mc>;
   status = "okay";
  };

  host1x@13e00000 {
   compatible = "nvidia,tegra194-host1x";
   reg = <0x0 0x13e00000 0x0 0x10000>,
         <0x0 0x13e10000 0x0 0x10000>;
   reg-names = "hypervisor", "vm";
   interrupts = <0 265 4>,
         <0 263 4>;
   interrupt-names = "syncpt", "host1x";
   clocks = <&bpmp 46>;
   clock-names = "host1x";
   resets = <&bpmp 23>;
   reset-names = "host1x";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x14800000 0x0 0x14800000 0x0 0x02800000>;

   interconnects = <&mc 0x16 &emc>;
   interconnect-names = "dma-mem";
   iommus = <&smmu 0x01>;
   dma-coherent;


   iommu-map = <0 &smmu 0x38 1>,
        <1 &smmu 0x39 1>,
        <2 &smmu 0x3a 1>,
        <3 &smmu 0x3b 1>,
        <4 &smmu 0x3c 1>,
        <5 &smmu 0x3d 1>,
        <6 &smmu 0x3e 1>,
        <7 &smmu 0x3f 1>;

   nvdec@15140000 {
    compatible = "nvidia,tegra194-nvdec";
    reg = <0x0 0x15140000 0x0 0x00040000>;
    clocks = <&bpmp 187>;
    clock-names = "nvdec";
    resets = <&bpmp 115>;
    reset-names = "nvdec";

    power-domains = <&bpmp 10>;
    interconnects = <&mc 0xf9 &emc>,
      <&mc 0xfa &emc>,
      <&mc 0xfb &emc>;
    interconnect-names = "dma-mem", "read-1", "write";
    iommus = <&smmu 0x5c>;
    dma-coherent;

    nvidia,host1x-class = <0xf5>;
   };

   display-hub@15200000 {
    compatible = "nvidia,tegra194-display";
    reg = <0x0 0x15200000 0x0 0x00040000>;
    resets = <&bpmp 49>,
      <&bpmp 50>,
      <&bpmp 51>,
      <&bpmp 52>,
      <&bpmp 53>,
      <&bpmp 54>,
      <&bpmp 55>;
    reset-names = "misc", "wgrp0", "wgrp1", "wgrp2",
           "wgrp3", "wgrp4", "wgrp5";
    clocks = <&bpmp 85>,
      <&bpmp 84>;
    clock-names = "disp", "hub";
    status = "disabled";

    power-domains = <&bpmp 2>;

    #address-cells = <2>;
    #size-cells = <2>;
    ranges = <0x0 0x15200000 0x0 0x15200000 0x0 0x40000>;

    display@15200000 {
     compatible = "nvidia,tegra194-dc";
     reg = <0x0 0x15200000 0x0 0x10000>;
     interrupts = <0 153 4>;
     clocks = <&bpmp 86>;
     clock-names = "dc";
     resets = <&bpmp 45>;
     reset-names = "dc";

     power-domains = <&bpmp 2>;
     interconnects = <&mc 0x92 &emc>,
       <&mc 0xa1 &emc>;
     interconnect-names = "dma-mem", "read-1";

     nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>;
     nvidia,head = <0>;
    };

    display@15210000 {
     compatible = "nvidia,tegra194-dc";
     reg = <0x0 0x15210000 0x0 0x10000>;
     interrupts = <0 154 4>;
     clocks = <&bpmp 87>;
     clock-names = "dc";
     resets = <&bpmp 46>;
     reset-names = "dc";

     power-domains = <&bpmp 3>;
     interconnects = <&mc 0x92 &emc>,
       <&mc 0xa1 &emc>;
     interconnect-names = "dma-mem", "read-1";

     nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>;
     nvidia,head = <1>;
    };

    display@15220000 {
     compatible = "nvidia,tegra194-dc";
     reg = <0x0 0x15220000 0x0 0x10000>;
     interrupts = <0 155 4>;
     clocks = <&bpmp 88>;
     clock-names = "dc";
     resets = <&bpmp 47>;
     reset-names = "dc";

     power-domains = <&bpmp 4>;
     interconnects = <&mc 0x92 &emc>,
       <&mc 0xa1 &emc>;
     interconnect-names = "dma-mem", "read-1";

     nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>;
     nvidia,head = <2>;
    };

    display@15230000 {
     compatible = "nvidia,tegra194-dc";
     reg = <0x0 0x15230000 0x0 0x10000>;
     interrupts = <0 242 4>;
     clocks = <&bpmp 184>;
     clock-names = "dc";
     resets = <&bpmp 48>;
     reset-names = "dc";

     power-domains = <&bpmp 4>;
     interconnects = <&mc 0x92 &emc>,
       <&mc 0xa1 &emc>;
     interconnect-names = "dma-mem", "read-1";

     nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>;
     nvidia,head = <3>;
    };
   };

   vic@15340000 {
    compatible = "nvidia,tegra194-vic";
    reg = <0x0 0x15340000 0x0 0x00040000>;
    interrupts = <0 206 4>;
    clocks = <&bpmp 167>;
    clock-names = "vic";
    resets = <&bpmp 113>;
    reset-names = "vic";

    power-domains = <&bpmp 13>;
    interconnects = <&mc 0x6c &emc>,
      <&mc 0x6d &emc>;
    interconnect-names = "dma-mem", "write";
    iommus = <&smmu 0x03>;
    dma-coherent;
   };

   nvjpg@15380000 {
    compatible = "nvidia,tegra194-nvjpg";
    reg = <0x0 0x15380000 0x0 0x40000>;
    clocks = <&bpmp 90>;
    clock-names = "nvjpg";
    resets = <&bpmp 61>;
    reset-names = "nvjpg";

    power-domains = <&bpmp 7>;
    interconnects = <&mc 0x7e &emc>,
      <&mc 0x7f &emc>;
    interconnect-names = "dma-mem", "write";
    iommus = <&smmu 0x08>;
    dma-coherent;
   };

   nvdec@15480000 {
    compatible = "nvidia,tegra194-nvdec";
    reg = <0x0 0x15480000 0x0 0x00040000>;
    clocks = <&bpmp 83>;
    clock-names = "nvdec";
    resets = <&bpmp 44>;
    reset-names = "nvdec";

    power-domains = <&bpmp 6>;
    interconnects = <&mc 0x78 &emc>,
      <&mc 0xa3 &emc>,
      <&mc 0x79 &emc>;
    interconnect-names = "dma-mem", "read-1", "write";
    iommus = <&smmu 0x06>;
    dma-coherent;

    nvidia,host1x-class = <0xf0>;
   };

   nvenc@154c0000 {
    compatible = "nvidia,tegra194-nvenc";
    reg = <0x0 0x154c0000 0x0 0x40000>;
    clocks = <&bpmp 89>;
    clock-names = "nvenc";
    resets = <&bpmp 59>;
    reset-names = "nvenc";

    power-domains = <&bpmp 8>;
    interconnects = <&mc 0x1c &emc>,
      <&mc 0xf0 &emc>,
      <&mc 0x2b &emc>;
    interconnect-names = "dma-mem", "read-1", "write";
    iommus = <&smmu 0x07>;
    dma-coherent;

    nvidia,host1x-class = <0x21>;
   };

   dpaux0: dpaux@155c0000 {
    compatible = "nvidia,tegra194-dpaux";
    reg = <0x0 0x155c0000 0x0 0x10000>;
    interrupts = <0 159 4>;
    clocks = <&bpmp 19>,
      <&bpmp 98>;
    clock-names = "dpaux", "parent";
    resets = <&bpmp 8>;
    reset-names = "dpaux";
    status = "disabled";

    power-domains = <&bpmp 2>;

    state_dpaux0_aux: pinmux-aux {
     groups = "dpaux-io";
     function = "aux";
    };

    state_dpaux0_i2c: pinmux-i2c {
     groups = "dpaux-io";
     function = "i2c";
    };

    state_dpaux0_off: pinmux-off {
     groups = "dpaux-io";
     function = "off";
    };

    i2c-bus {
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   dpaux1: dpaux@155d0000 {
    compatible = "nvidia,tegra194-dpaux";
    reg = <0x0 0x155d0000 0x0 0x10000>;
    interrupts = <0 160 4>;
    clocks = <&bpmp 20>,
      <&bpmp 98>;
    clock-names = "dpaux", "parent";
    resets = <&bpmp 9>;
    reset-names = "dpaux";
    status = "disabled";

    power-domains = <&bpmp 2>;

    state_dpaux1_aux: pinmux-aux {
     groups = "dpaux-io";
     function = "aux";
    };

    state_dpaux1_i2c: pinmux-i2c {
     groups = "dpaux-io";
     function = "i2c";
    };

    state_dpaux1_off: pinmux-off {
     groups = "dpaux-io";
     function = "off";
    };

    i2c-bus {
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   dpaux2: dpaux@155e0000 {
    compatible = "nvidia,tegra194-dpaux";
    reg = <0x0 0x155e0000 0x0 0x10000>;
    interrupts = <0 245 4>;
    clocks = <&bpmp 185>,
      <&bpmp 98>;
    clock-names = "dpaux", "parent";
    resets = <&bpmp 10>;
    reset-names = "dpaux";
    status = "disabled";

    power-domains = <&bpmp 2>;

    state_dpaux2_aux: pinmux-aux {
     groups = "dpaux-io";
     function = "aux";
    };

    state_dpaux2_i2c: pinmux-i2c {
     groups = "dpaux-io";
     function = "i2c";
    };

    state_dpaux2_off: pinmux-off {
     groups = "dpaux-io";
     function = "off";
    };

    i2c-bus {
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   dpaux3: dpaux@155f0000 {
    compatible = "nvidia,tegra194-dpaux";
    reg = <0x0 0x155f0000 0x0 0x10000>;
    interrupts = <0 246 4>;
    clocks = <&bpmp 186>,
      <&bpmp 98>;
    clock-names = "dpaux", "parent";
    resets = <&bpmp 11>;
    reset-names = "dpaux";
    status = "disabled";

    power-domains = <&bpmp 2>;

    state_dpaux3_aux: pinmux-aux {
     groups = "dpaux-io";
     function = "aux";
    };

    state_dpaux3_i2c: pinmux-i2c {
     groups = "dpaux-io";
     function = "i2c";
    };

    state_dpaux3_off: pinmux-off {
     groups = "dpaux-io";
     function = "off";
    };

    i2c-bus {
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   nvenc@15a80000 {
    compatible = "nvidia,tegra194-nvenc";
    reg = <0x0 0x15a80000 0x0 0x00040000>;
    clocks = <&bpmp 188>;
    clock-names = "nvenc";
    resets = <&bpmp 60>;
    reset-names = "nvenc";

    power-domains = <&bpmp 9>;
    interconnects = <&mc 0xd6 &emc>,
      <&mc 0xf1 &emc>,
      <&mc 0xd7 &emc>;
    interconnect-names = "dma-mem", "read-1", "write";
    iommus = <&smmu 0x55>;
    dma-coherent;

    nvidia,host1x-class = <0x22>;
   };

   sor0: sor@15b00000 {
    compatible = "nvidia,tegra194-sor";
    reg = <0x0 0x15b00000 0x0 0x40000>;
    interrupts = <0 157 4>;
    clocks = <&bpmp 126>,
      <&bpmp 125>,
      <&bpmp 95>,
      <&bpmp 98>,
      <&bpmp 131>,
      <&bpmp 127>;
    clock-names = "sor", "out", "parent", "dp", "safe",
           "pad";
    resets = <&bpmp 87>;
    reset-names = "sor";
    pinctrl-0 = <&state_dpaux0_aux>;
    pinctrl-1 = <&state_dpaux0_i2c>;
    pinctrl-2 = <&state_dpaux0_off>;
    pinctrl-names = "aux", "i2c", "off";
    status = "disabled";

    power-domains = <&bpmp 2>;
    nvidia,interface = <0>;
   };

   sor1: sor@15b40000 {
    compatible = "nvidia,tegra194-sor";
    reg = <0x0 0x15b40000 0x0 0x40000>;
    interrupts = <0 158 4>;
    clocks = <&bpmp 129>,
      <&bpmp 128>,
      <&bpmp 96>,
      <&bpmp 98>,
      <&bpmp 131>,
      <&bpmp 130>;
    clock-names = "sor", "out", "parent", "dp", "safe",
           "pad";
    resets = <&bpmp 88>;
    reset-names = "sor";
    pinctrl-0 = <&state_dpaux1_aux>;
    pinctrl-1 = <&state_dpaux1_i2c>;
    pinctrl-2 = <&state_dpaux1_off>;
    pinctrl-names = "aux", "i2c", "off";
    status = "disabled";

    power-domains = <&bpmp 2>;
    nvidia,interface = <1>;
   };

   sor2: sor@15b80000 {
    compatible = "nvidia,tegra194-sor";
    reg = <0x0 0x15b80000 0x0 0x40000>;
    interrupts = <0 243 4>;
    clocks = <&bpmp 179>,
      <&bpmp 178>,
      <&bpmp 97>,
      <&bpmp 98>,
      <&bpmp 131>,
      <&bpmp 180>;
    clock-names = "sor", "out", "parent", "dp", "safe",
           "pad";
    resets = <&bpmp 89>;
    reset-names = "sor";
    pinctrl-0 = <&state_dpaux2_aux>;
    pinctrl-1 = <&state_dpaux2_i2c>;
    pinctrl-2 = <&state_dpaux2_off>;
    pinctrl-names = "aux", "i2c", "off";
    status = "disabled";

    power-domains = <&bpmp 2>;
    nvidia,interface = <2>;
   };

   sor3: sor@15bc0000 {
    compatible = "nvidia,tegra194-sor";
    reg = <0x0 0x15bc0000 0x0 0x40000>;
    interrupts = <0 244 4>;
    clocks = <&bpmp 182>,
      <&bpmp 181>,
      <&bpmp 99>,
      <&bpmp 98>,
      <&bpmp 131>,
      <&bpmp 183>;
    clock-names = "sor", "out", "parent", "dp", "safe",
           "pad";
    resets = <&bpmp 90>;
    reset-names = "sor";
    pinctrl-0 = <&state_dpaux3_aux>;
    pinctrl-1 = <&state_dpaux3_i2c>;
    pinctrl-2 = <&state_dpaux3_off>;
    pinctrl-names = "aux", "i2c", "off";
    status = "disabled";

    power-domains = <&bpmp 2>;
    nvidia,interface = <3>;
   };
  };

  pcie@14100000 {
   compatible = "nvidia,tegra194-pcie";
   power-domains = <&bpmp 19>;
   reg = <0x00 0x14100000 0x0 0x00020000>,
         <0x00 0x30000000 0x0 0x00040000>,
         <0x00 0x30040000 0x0 0x00040000>,
         <0x00 0x30080000 0x0 0x00040000>;
   reg-names = "appl", "config", "atu_dma", "dbi";

   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-lanes = <1>;
   linux,pci-domain = <1>;

   clocks = <&bpmp 221>;
   clock-names = "core";

   resets = <&bpmp 122>,
     <&bpmp 117>;
   reset-names = "apb", "core";

   interrupts = <0 45 4>,
         <0 46 4>;
   interrupt-names = "intr", "msi";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 45 4>;

   nvidia,bpmp = <&bpmp 1>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   bus-range = <0x0 0xff>;

   ranges = <0x43000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000>,
     <0x02000000 0x0 0x40000000 0x12 0x30000000 0x0 0x0fff0000>,
     <0x01000000 0x0 0x00000000 0x12 0x3fff0000 0x0 0x00010000>;

   interconnects = <&mc 0xda &emc>,
     <&mc 0xdb &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x57 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie@14120000 {
   compatible = "nvidia,tegra194-pcie";
   power-domains = <&bpmp 19>;
   reg = <0x00 0x14120000 0x0 0x00020000>,
         <0x00 0x32000000 0x0 0x00040000>,
         <0x00 0x32040000 0x0 0x00040000>,
         <0x00 0x32080000 0x0 0x00040000>;
   reg-names = "appl", "config", "atu_dma", "dbi";

   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-lanes = <1>;
   linux,pci-domain = <2>;

   clocks = <&bpmp 222>;
   clock-names = "core";

   resets = <&bpmp 123>,
     <&bpmp 118>;
   reset-names = "apb", "core";

   interrupts = <0 47 4>,
         <0 48 4>;
   interrupt-names = "intr", "msi";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 47 4>;

   nvidia,bpmp = <&bpmp 2>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   bus-range = <0x0 0xff>;

   ranges = <0x43000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000>,
     <0x02000000 0x0 0x40000000 0x12 0x70000000 0x0 0x0fff0000>,
     <0x01000000 0x0 0x00000000 0x12 0x7fff0000 0x0 0x00010000>;

   interconnects = <&mc 0xdc &emc>,
     <&mc 0xdd &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x58 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie@14140000 {
   compatible = "nvidia,tegra194-pcie";
   power-domains = <&bpmp 19>;
   reg = <0x00 0x14140000 0x0 0x00020000>,
         <0x00 0x34000000 0x0 0x00040000>,
         <0x00 0x34040000 0x0 0x00040000>,
         <0x00 0x34080000 0x0 0x00040000>;
   reg-names = "appl", "config", "atu_dma", "dbi";

   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-lanes = <1>;
   linux,pci-domain = <3>;

   clocks = <&bpmp 223>;
   clock-names = "core";

   resets = <&bpmp 124>,
     <&bpmp 119>;
   reset-names = "apb", "core";

   interrupts = <0 49 4>,
         <0 50 4>;
   interrupt-names = "intr", "msi";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 49 4>;

   nvidia,bpmp = <&bpmp 3>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   bus-range = <0x0 0xff>;

   ranges = <0x43000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000>,
     <0x02000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x0fff0000>,
     <0x01000000 0x0 0x00000000 0x12 0xbfff0000 0x0 0x00010000>;

   interconnects = <&mc 0xde &emc>,
     <&mc 0xdf &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x59 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie@14160000 {
   compatible = "nvidia,tegra194-pcie";
   power-domains = <&bpmp 18>;
   reg = <0x00 0x14160000 0x0 0x00020000>,
         <0x00 0x36000000 0x0 0x00040000>,
         <0x00 0x36040000 0x0 0x00040000>,
         <0x00 0x36080000 0x0 0x00040000>;
   reg-names = "appl", "config", "atu_dma", "dbi";

   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-lanes = <4>;
   linux,pci-domain = <4>;

   clocks = <&bpmp 224>;
   clock-names = "core";

   resets = <&bpmp 125>,
     <&bpmp 120>;
   reset-names = "apb", "core";

   interrupts = <0 51 4>,
         <0 52 4>;
   interrupt-names = "intr", "msi";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 51 4>;

   nvidia,bpmp = <&bpmp 4>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   bus-range = <0x0 0xff>;

   ranges = <0x43000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000>,
     <0x02000000 0x0 0x40000000 0x17 0x40000000 0x0 0xbfff0000>,
     <0x01000000 0x0 0x00000000 0x17 0xffff0000 0x0 0x00010000>;

   interconnects = <&mc 0xe0 &emc>,
     <&mc 0xe1 &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x5a 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie-ep@14160000 {
   compatible = "nvidia,tegra194-pcie-ep";
   power-domains = <&bpmp 18>;
   reg = <0x00 0x14160000 0x0 0x00020000>,
         <0x00 0x36040000 0x0 0x00040000>,
         <0x00 0x36080000 0x0 0x00040000>,
         <0x14 0x00000000 0x4 0x00000000>;
   reg-names = "appl", "atu_dma", "dbi", "addr_space";

   status = "disabled";

   num-lanes = <4>;
   num-ib-windows = <2>;
   num-ob-windows = <8>;

   clocks = <&bpmp 224>;
   clock-names = "core";

   resets = <&bpmp 125>,
     <&bpmp 120>;
   reset-names = "apb", "core";

   interrupts = <0 51 4>;
   interrupt-names = "intr";

   nvidia,bpmp = <&bpmp 4>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   interconnects = <&mc 0xe0 &emc>,
     <&mc 0xe1 &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x5a 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie@14180000 {
   compatible = "nvidia,tegra194-pcie";
   power-domains = <&bpmp 21>;
   reg = <0x00 0x14180000 0x0 0x00020000>,
         <0x00 0x38000000 0x0 0x00040000>,
         <0x00 0x38040000 0x0 0x00040000>,
         <0x00 0x38080000 0x0 0x00040000>;
   reg-names = "appl", "config", "atu_dma", "dbi";

   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-lanes = <8>;
   linux,pci-domain = <0>;

   clocks = <&bpmp 220>;
   clock-names = "core";

   resets = <&bpmp 121>,
     <&bpmp 116>;
   reset-names = "apb", "core";

   interrupts = <0 72 4>,
         <0 73 4>;
   interrupt-names = "intr", "msi";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 72 4>;

   nvidia,bpmp = <&bpmp 0>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   bus-range = <0x0 0xff>;

   ranges = <0x43000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000>,
     <0x02000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xbfff0000>,
     <0x01000000 0x0 0x00000000 0x1b 0xffff0000 0x0 0x00010000>;

   interconnects = <&mc 0xd8 &emc>,
     <&mc 0xd9 &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x56 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie-ep@14180000 {
   compatible = "nvidia,tegra194-pcie-ep";
   power-domains = <&bpmp 21>;
   reg = <0x00 0x14180000 0x0 0x00020000>,
         <0x00 0x38040000 0x0 0x00040000>,
         <0x00 0x38080000 0x0 0x00040000>,
         <0x18 0x00000000 0x4 0x00000000>;
   reg-names = "appl", "atu_dma", "dbi", "addr_space";

   status = "disabled";

   num-lanes = <8>;
   num-ib-windows = <2>;
   num-ob-windows = <8>;

   clocks = <&bpmp 220>;
   clock-names = "core";

   resets = <&bpmp 121>,
     <&bpmp 116>;
   reset-names = "apb", "core";

   interrupts = <0 72 4>;
   interrupt-names = "intr";

   nvidia,bpmp = <&bpmp 0>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   interconnects = <&mc 0xd8 &emc>,
     <&mc 0xd9 &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x56 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie@141a0000 {
   compatible = "nvidia,tegra194-pcie";
   power-domains = <&bpmp 17>;
   reg = <0x00 0x141a0000 0x0 0x00020000>,
         <0x00 0x3a000000 0x0 0x00040000>,
         <0x00 0x3a040000 0x0 0x00040000>,
         <0x00 0x3a080000 0x0 0x00040000>;
   reg-names = "appl", "config", "atu_dma", "dbi";

   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-lanes = <8>;
   linux,pci-domain = <5>;

   pinctrl-names = "default";
   pinctrl-0 = <&pex_rst_c5_out_state>, <&pex_clkreq_c5_bi_dir_state>;

   clocks = <&bpmp 225>;
   clock-names = "core";

   resets = <&bpmp 130>,
     <&bpmp 129>;
   reset-names = "apb", "core";

   interrupts = <0 53 4>,
         <0 54 4>;
   interrupt-names = "intr", "msi";

   nvidia,bpmp = <&bpmp 5>;

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 53 4>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   bus-range = <0x0 0xff>;

   ranges = <0x43000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000>,
     <0x02000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xbfff0000>,
     <0x01000000 0x0 0x00000000 0x1f 0xffff0000 0x0 0x00010000>;

   interconnects = <&mc 0xe2 &emc>,
     <&mc 0xe3 &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x5b 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  pcie-ep@141a0000 {
   compatible = "nvidia,tegra194-pcie-ep";
   power-domains = <&bpmp 17>;
   reg = <0x00 0x141a0000 0x0 0x00020000>,
         <0x00 0x3a040000 0x0 0x00040000>,
         <0x00 0x3a080000 0x0 0x00040000>,
         <0x1c 0x00000000 0x4 0x00000000>;
   reg-names = "appl", "atu_dma", "dbi", "addr_space";

   status = "disabled";

   num-lanes = <8>;
   num-ib-windows = <2>;
   num-ob-windows = <8>;

   pinctrl-names = "default";
   pinctrl-0 = <&pex_clkreq_c5_bi_dir_state>;

   clocks = <&bpmp 225>;
   clock-names = "core";

   resets = <&bpmp 130>,
     <&bpmp 129>;
   reset-names = "apb", "core";

   interrupts = <0 53 4>;
   interrupt-names = "intr";

   nvidia,bpmp = <&bpmp 5>;

   nvidia,aspm-cmrt-us = <60>;
   nvidia,aspm-pwr-on-t-us = <20>;
   nvidia,aspm-l0s-entrance-latency-us = <3>;

   interconnects = <&mc 0xe2 &emc>,
     <&mc 0xe3 &emc>;
   interconnect-names = "dma-mem", "write";
   iommu-map = <0x0 &smmu 0x5b 0x1000>;
   iommu-map-mask = <0x0>;
   dma-coherent;
  };

  gpu@17000000 {
   compatible = "nvidia,gv11b";
   reg = <0x0 0x17000000 0x0 0x1000000>,
         <0x0 0x18000000 0x0 0x1000000>;
   interrupts = <0 70 4>,
         <0 71 4>;
   interrupt-names = "stall", "nonstall";
   clocks = <&bpmp 41>,
     <&bpmp 42>,
     <&bpmp 40>;
   clock-names = "gpu", "pwr", "fuse";
   resets = <&bpmp 19>;
   reset-names = "gpu";
   dma-coherent;

   power-domains = <&bpmp 27>;
   interconnects = <&mc 0xb8 &emc>,
     <&mc 0xf5 &emc>,
     <&mc 0xb9 &emc>,
     <&mc 0xba &emc>,
     <&mc 0xf6 &emc>,
     <&mc 0xbb &emc>,
     <&mc 0xe5 &emc>,
     <&mc 0xf7 &emc>,
     <&mc 0xe6 &emc>,
     <&mc 0xe7 &emc>,
     <&mc 0xf8 &emc>,
     <&mc 0xe8 &emc>;
   interconnect-names = "dma-mem", "read-0-hp", "write-0",
          "read-1", "read-1-hp", "write-1",
          "read-2", "read-2-hp", "write-2",
          "read-3", "read-3-hp", "write-3";
  };
 };

 sram@40000000 {
  compatible = "nvidia,tegra194-sysram", "mmio-sram";
  reg = <0x0 0x40000000 0x0 0x50000>;

  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x40000000 0x50000>;

  no-memory-wc;

  cpu_bpmp_tx: sram@4e000 {
   reg = <0x4e000 0x1000>;
   label = "cpu-bpmp-tx";
   pool;
  };

  cpu_bpmp_rx: sram@4f000 {
   reg = <0x4f000 0x1000>;
   label = "cpu-bpmp-rx";
   pool;
  };
 };

 bpmp: bpmp {
  compatible = "nvidia,tegra186-bpmp";
  mboxes = <&hsp_top0 0x0
        19>;
  shmem = <&cpu_bpmp_tx>, <&cpu_bpmp_rx>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  #power-domain-cells = <1>;
  interconnects = <&mc 0x93 &emc>,
    <&mc 0x94 &emc>,
    <&mc 0x95 &emc>,
    <&mc 0x96 &emc>;
  interconnect-names = "read", "write", "dma-mem", "dma-write";
  iommus = <&smmu 0x32>;

  bpmp_i2c: i2c {
   compatible = "nvidia,tegra186-bpmp-i2c";
   nvidia,bpmp-bus-id = <5>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  bpmp_thermal: thermal {
   compatible = "nvidia,tegra186-bpmp-thermal";
   #thermal-sensor-cells = <1>;
  };
 };

 cpus {
  compatible = "nvidia,tegra194-ccplex";
  nvidia,bpmp = <&bpmp>;
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0_0: cpu@0 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x000>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_0>;
  };

  cpu0_1: cpu@1 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x001>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_0>;
  };

  cpu1_0: cpu@100 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x100>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_1>;
  };

  cpu1_1: cpu@101 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x101>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_1>;
  };

  cpu2_0: cpu@200 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x200>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_2>;
  };

  cpu2_1: cpu@201 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x201>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_2>;
  };

  cpu3_0: cpu@300 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x300>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_3>;
  };

  cpu3_1: cpu@301 {
   compatible = "nvidia,tegra194-carmel";
   device_type = "cpu";
   reg = <0x301>;
   enable-method = "psci";
   i-cache-size = <131072>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <65536>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&l2c_3>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0_0>;
    };

    core1 {
     cpu = <&cpu0_1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu1_0>;
    };

    core1 {
     cpu = <&cpu1_1>;
    };
   };

   cluster2 {
    core0 {
     cpu = <&cpu2_0>;
    };

    core1 {
     cpu = <&cpu2_1>;
    };
   };

   cluster3 {
    core0 {
     cpu = <&cpu3_0>;
    };

    core1 {
     cpu = <&cpu3_1>;
    };
   };
  };

  l2c_0: l2-cache0 {
   compatible = "cache";
   cache-unified;
   cache-size = <2097152>;
   cache-line-size = <64>;
   cache-sets = <2048>;
   cache-level = <2>;
   next-level-cache = <&l3c>;
  };

  l2c_1: l2-cache1 {
   compatible = "cache";
   cache-unified;
   cache-size = <2097152>;
   cache-line-size = <64>;
   cache-sets = <2048>;
   cache-level = <2>;
   next-level-cache = <&l3c>;
  };

  l2c_2: l2-cache2 {
   compatible = "cache";
   cache-unified;
   cache-size = <2097152>;
   cache-line-size = <64>;
   cache-sets = <2048>;
   cache-level = <2>;
   next-level-cache = <&l3c>;
  };

  l2c_3: l2-cache3 {
   compatible = "cache";
   cache-unified;
   cache-size = <2097152>;
   cache-line-size = <64>;
   cache-sets = <2048>;
   cache-level = <2>;
   next-level-cache = <&l3c>;
  };

  l3c: l3-cache {
   compatible = "cache";
   cache-unified;
   cache-size = <4194304>;
   cache-line-size = <64>;
   cache-level = <3>;
   cache-sets = <4096>;
  };
 };

 pmu {
  compatible = "nvidia,carmel-pmu";
  interrupts = <0 384 4>,
        <0 385 4>,
        <0 386 4>,
        <0 387 4>,
        <0 388 4>,
        <0 389 4>,
        <0 390 4>,
        <0 391 4>;
  interrupt-affinity = <&cpu0_0 &cpu0_1 &cpu1_0 &cpu1_1
          &cpu2_0 &cpu2_1 &cpu3_0 &cpu3_1>;
 };

 psci {
  compatible = "arm,psci-1.0";
  status = "okay";
  method = "smc";
 };

 tcu: serial {
  compatible = "nvidia,tegra194-tcu";
  mboxes = <&hsp_top0 0x1 ((0 << 31) | ((0) & 0x00ffffff))>,
    <&hsp_aon 0x1 ((1 << 31) | ((1) & 0x00ffffff))>;
  mbox-names = "rx", "tx";
 };

 sound {
  status = "disabled";

  clocks = <&bpmp 93>,
    <&bpmp 104>;
  clock-names = "pll_a", "plla_out0";
  assigned-clocks = <&bpmp 93>,
      <&bpmp 104>,
      <&bpmp 7>;
  assigned-clock-parents = <0>,
      <&bpmp 93>,
      <&bpmp 104>;





  assigned-clock-rates = <258000000>;
 };

 thermal-zones {
  cpu-thermal {
   thermal-sensors = <&{/bpmp/thermal} 2>;
   status = "disabled";
  };

  gpu-thermal {
   thermal-sensors = <&{/bpmp/thermal} 3>;
   status = "disabled";
  };

  aux-thermal {
   thermal-sensors = <&{/bpmp/thermal} 4>;
   status = "disabled";
  };

  pllx-thermal {
   thermal-sensors = <&{/bpmp/thermal} 5>;
   status = "disabled";
  };

  ao-thermal {
   thermal-sensors = <&{/bpmp/thermal} 6>;
   status = "disabled";
  };

  tj-thermal {
   thermal-sensors = <&{/bpmp/thermal} 7>;
   status = "disabled";
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10
    ((((1 << (4)) - 1) << 8) | 8)>;
  interrupt-parent = <&gic>;
  always-on;
 };
};
# 3 "arch/arm64/boot/dts/nvidia/tegra194-p3668.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/mfd/max77620.h" 1
# 5 "arch/arm64/boot/dts/nvidia/tegra194-p3668.dtsi" 2

/ {
 aliases {
  ethernet0 = "/bus@0/ethernet@2490000";
  i2c0 = "/bpmp/i2c";
  i2c1 = "/bus@0/i2c@3160000";
  i2c2 = "/bus@0/i2c@c240000";
  i2c3 = "/bus@0/i2c@3180000";
  i2c4 = "/bus@0/i2c@3190000";
  i2c5 = "/bus@0/i2c@31c0000";
  i2c6 = "/bus@0/i2c@c250000";
  i2c7 = "/bus@0/i2c@31e0000";
  rtc0 = "/bpmp/i2c/pmic@3c";
  rtc1 = "/bus@0/rtc@c2a0000";
  serial0 = &tcu;
 };

 chosen {
  bootargs = "console=ttyTCU0,115200n8";
  stdout-path = "serial0:115200n8";
 };

 bus@0 {
  ethernet@2490000 {
   status = "okay";

   phy-reset-gpios = <&gpio ((17 * 8) + 1) 1>;
   phy-handle = <&phy>;
   phy-mode = "rgmii-id";

   mdio {
    #address-cells = <1>;
    #size-cells = <0>;

    phy: ethernet-phy@0 {
     compatible = "ethernet-phy-ieee802.3-c22";
     reg = <0x0>;
     interrupt-parent = <&gpio>;
     interrupts = <((6 * 8) + 4) 8>;
     #phy-cells = <0>;
    };
   };
  };

  memory-controller@2c00000 {
   status = "okay";
  };

  serial@3100000 {
   status = "okay";
  };

  i2c@3160000 {
   status = "okay";

   eeprom@50 {
    compatible = "atmel,24c02";
    reg = <0x50>;

    label = "module";
    vcc-supply = <&vdd_1v8ls>;
    address-width = <8>;
    pagesize = <8>;
    size = <256>;
    read-only;
   };
  };

  padctl@3520000 {
   avdd-usb-supply = <&vdd_usb_3v3>;
   vclamp-usb-supply = <&vdd_1v8ao>;

   ports {
    usb2-1 {
     vbus-supply = <&vdd_5v0_sys>;
    };

    usb2-3 {
     vbus-supply = <&vdd_5v0_sys>;
    };

    usb3-0 {
     vbus-supply = <&vdd_5v0_sys>;
    };

    usb3-3 {
     vbus-supply = <&vdd_5v0_sys>;
    };
   };
  };

  rtc@c2a0000 {
   status = "okay";
  };

  pmc@c360000 {
   nvidia,invert-interrupt;
  };
 };

 bpmp {
  i2c {
   status = "okay";

   pmic: pmic@3c {
    compatible = "maxim,max20024";
    reg = <0x3c>;

    interrupt-parent = <&pmc>;
    interrupts = <24 8>;
    #interrupt-cells = <2>;
    interrupt-controller;

    #gpio-cells = <2>;
    gpio-controller;

    pinctrl-names = "default";
    pinctrl-0 = <&max20024_default>;

    fps {
     fps0 {
      maxim,fps-event-source = <0>;
      maxim,shutdown-fps-time-period-us = <640>;
     };

     fps1 {
      maxim,fps-event-source = <1>;
      maxim,shutdown-fps-time-period-us = <640>;
      maxim,device-state-on-disabled-event = <0>;
     };

     fps2 {
      maxim,fps-event-source = <0>;
      maxim,shutdown-fps-time-period-us = <640>;
     };
    };

    max20024_default: pinmux {
     gpio0 {
      pins = "gpio0";
      function = "gpio";
     };

     gpio1 {
      pins = "gpio1";
      function = "fps-out";
      maxim,active-fps-source = <4>;
     };

     gpio2 {
      pins = "gpio2";
      function = "fps-out";
      maxim,active-fps-source = <4>;
     };

     gpio3 {
      pins = "gpio3";
      function = "fps-out";
      maxim,active-fps-source = <4>;
     };

     gpio4 {
      pins = "gpio4";
      function = "32k-out1";
      drive-push-pull = <1>;
     };

     gpio6 {
      pins = "gpio6";
      function = "gpio";
      drive-push-pull = <1>;
     };

     gpio7 {
      pins = "gpio7";
      function = "gpio";
      drive-push-pull = <0>;
     };
    };

    regulators {
     in-sd0-supply = <&vdd_5v0_sys>;
     in-sd1-supply = <&vdd_5v0_sys>;
     in-sd2-supply = <&vdd_5v0_sys>;
     in-sd3-supply = <&vdd_5v0_sys>;
     in-sd4-supply = <&vdd_5v0_sys>;

     in-ldo0-1-supply = <&vdd_5v0_sys>;
     in-ldo2-supply = <&vdd_5v0_sys>;
     in-ldo3-5-supply = <&vdd_5v0_sys>;
     in-ldo4-6-supply = <&vdd_5v0_sys>;
     in-ldo7-8-supply = <&vdd_1v8ls>;

     vdd_1v0: sd0 {
      regulator-name = "VDDIO_SYS_1V0";
      regulator-min-microvolt = <1000000>;
      regulator-max-microvolt = <1000000>;
      regulator-always-on;
      regulator-boot-on;
     };

     vdd_1v8hs: sd1 {
      regulator-name = "VDDIO_SYS_1V8HS";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <1800000>;
      regulator-always-on;
      regulator-boot-on;
     };

     vdd_1v8ls: sd2 {
      regulator-name = "VDDIO_SYS_1V8LS";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <1800000>;
      regulator-always-on;
      regulator-boot-on;
     };

     vdd_1v8ao: sd3 {
      regulator-name = "VDDIO_AO_1V8";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <1800000>;
      regulator-always-on;
      regulator-boot-on;
     };

     sd4 {
      regulator-name = "VDD_DDR_1V1";
      regulator-min-microvolt = <1100000>;
      regulator-max-microvolt = <1100000>;
      regulator-always-on;
      regulator-boot-on;
     };

     ldo0 {
      regulator-name = "VDD_RTC";
      regulator-min-microvolt = <800000>;
      regulator-max-microvolt = <800000>;
      regulator-always-on;
      regulator-boot-on;
     };

     ldo2 {
      regulator-name = "VDDIO_AO_3V3";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
      regulator-always-on;
      regulator-boot-on;
     };

     vdd_emmc_3v3: ldo3 {
      regulator-name = "VDD_EMMC_3V3";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
     };

     vdd_usb_3v3: ldo5 {
      regulator-name = "VDD_USB_3V3";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
      regulator-always-on;
      regulator-boot-on;
     };

     ldo6 {
      regulator-name = "VDD_SDIO_3V3";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
     };

     ldo7 {
      regulator-name = "AVDD_CSI_1V2";
      regulator-min-microvolt = <1200000>;
      regulator-max-microvolt = <1200000>;
     };
    };
   };
  };
 };
};
# 3 "arch/arm64/boot/dts/nvidia/tegra194-p3668-0001.dtsi" 2

/ {
 model = "NVIDIA Jetson Xavier NX (eMMC)";
 compatible = "nvidia,p3668-0001", "nvidia,tegra194";

 aliases {
  mmc0 = "/bus@0/mmc@3460000";
 };

 bus@0 {

  mmc@3460000 {
   status = "okay";
   bus-width = <8>;
   non-removable;

   vqmmc-supply = <&vdd_1v8ls>;
   vmmc-supply = <&vdd_emmc_3v3>;
  };
 };
};
# 5 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts" 2
# 1 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 5 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 6 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000.dtsi" 2

/ {
 bus@0 {
  aconnect@2900000 {
   status = "okay";

   ahub@2900800 {
    status = "okay";

    i2s@2901200 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       i2s3_cif_ep: endpoint {
        remote-endpoint = <&xbar_i2s3_ep>;
       };
      };

      i2s3_port: port@1 {
       reg = <1>;

       i2s3_dap_ep: endpoint {
        dai-format = "i2s";

       };
      };
     };
    };

    i2s@2901400 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       i2s5_cif_ep: endpoint {
        remote-endpoint = <&xbar_i2s5_ep>;
       };
      };

      i2s5_port: port@1 {
       reg = <1>;

       i2s5_dap_ep: endpoint {
        dai-format = "i2s";

       };
      };
     };
    };

    sfc@2902000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       sfc1_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_sfc1_in_ep>;
        convert-rate = <44100>;
       };
      };

      sfc1_out_port: port@1 {
       reg = <1>;

       sfc1_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_sfc1_out_ep>;
        convert-rate = <48000>;
       };
      };
     };
    };

    sfc@2902200 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       sfc2_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_sfc2_in_ep>;
       };
      };

      sfc2_out_port: port@1 {
       reg = <1>;

       sfc2_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_sfc2_out_ep>;
       };
      };
     };
    };

    sfc@2902400 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       sfc3_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_sfc3_in_ep>;
       };
      };

      sfc3_out_port: port@1 {
       reg = <1>;

       sfc3_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_sfc3_out_ep>;
       };
      };
     };
    };

    sfc@2902600 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       sfc4_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_sfc4_in_ep>;
       };
      };

      sfc4_out_port: port@1 {
       reg = <1>;

       sfc4_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_sfc4_out_ep>;
       };
      };
     };
    };

    amx@2903000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       amx1_in1_ep: endpoint {
        remote-endpoint = <&xbar_amx1_in1_ep>;
       };
      };

      port@1 {
       reg = <1>;

       amx1_in2_ep: endpoint {
        remote-endpoint = <&xbar_amx1_in2_ep>;
       };
      };

      port@2 {
       reg = <2>;

       amx1_in3_ep: endpoint {
        remote-endpoint = <&xbar_amx1_in3_ep>;
       };
      };

      port@3 {
       reg = <3>;

       amx1_in4_ep: endpoint {
        remote-endpoint = <&xbar_amx1_in4_ep>;
       };
      };

      amx1_out_port: port@4 {
       reg = <4>;

       amx1_out_ep: endpoint {
        remote-endpoint = <&xbar_amx1_out_ep>;
       };
      };
     };
    };

    amx@2903100 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       amx2_in1_ep: endpoint {
        remote-endpoint = <&xbar_amx2_in1_ep>;
       };
      };

      port@1 {
       reg = <1>;

       amx2_in2_ep: endpoint {
        remote-endpoint = <&xbar_amx2_in2_ep>;
       };
      };

      amx2_in3_port: port@2 {
       reg = <2>;

       amx2_in3_ep: endpoint {
        remote-endpoint = <&xbar_amx2_in3_ep>;
       };
      };

      amx2_in4_port: port@3 {
       reg = <3>;

       amx2_in4_ep: endpoint {
        remote-endpoint = <&xbar_amx2_in4_ep>;
       };
      };

      amx2_out_port: port@4 {
       reg = <4>;

       amx2_out_ep: endpoint {
        remote-endpoint = <&xbar_amx2_out_ep>;
       };
      };
     };
    };

    amx@2903200 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       amx3_in1_ep: endpoint {
        remote-endpoint = <&xbar_amx3_in1_ep>;
       };
      };

      port@1 {
       reg = <1>;

       amx3_in2_ep: endpoint {
        remote-endpoint = <&xbar_amx3_in2_ep>;
       };
      };

      port@2 {
       reg = <2>;

       amx3_in3_ep: endpoint {
        remote-endpoint = <&xbar_amx3_in3_ep>;
       };
      };

      port@3 {
       reg = <3>;

       amx3_in4_ep: endpoint {
        remote-endpoint = <&xbar_amx3_in4_ep>;
       };
      };

      amx3_out_port: port@4 {
       reg = <4>;

       amx3_out_ep: endpoint {
        remote-endpoint = <&xbar_amx3_out_ep>;
       };
      };
     };
    };

    amx@2903300 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       amx4_in1_ep: endpoint {
        remote-endpoint = <&xbar_amx4_in1_ep>;
       };
      };

      port@1 {
       reg = <1>;

       amx4_in2_ep: endpoint {
        remote-endpoint = <&xbar_amx4_in2_ep>;
       };
      };

      port@2 {
       reg = <2>;

       amx4_in3_ep: endpoint {
        remote-endpoint = <&xbar_amx4_in3_ep>;
       };
      };

      port@3 {
       reg = <3>;

       amx4_in4_ep: endpoint {
        remote-endpoint = <&xbar_amx4_in4_ep>;
       };
      };

      amx4_out_port: port@4 {
       reg = <4>;

       amx4_out_ep: endpoint {
        remote-endpoint = <&xbar_amx4_out_ep>;
       };
      };
     };
    };

    adx@2903800 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       adx1_in_ep: endpoint {
        remote-endpoint = <&xbar_adx1_in_ep>;
       };
      };

      adx1_out1_port: port@1 {
       reg = <1>;

       adx1_out1_ep: endpoint {
        remote-endpoint = <&xbar_adx1_out1_ep>;
       };
      };

      adx1_out2_port: port@2 {
       reg = <2>;

       adx1_out2_ep: endpoint {
        remote-endpoint = <&xbar_adx1_out2_ep>;
       };
      };

      adx1_out3_port: port@3 {
       reg = <3>;

       adx1_out3_ep: endpoint {
        remote-endpoint = <&xbar_adx1_out3_ep>;
       };
      };

      adx1_out4_port: port@4 {
       reg = <4>;

       adx1_out4_ep: endpoint {
        remote-endpoint = <&xbar_adx1_out4_ep>;
       };
      };
     };
    };

    adx@2903900 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       adx2_in_ep: endpoint {
        remote-endpoint = <&xbar_adx2_in_ep>;
       };
      };

      adx2_out1_port: port@1 {
       reg = <1>;

       adx2_out1_ep: endpoint {
        remote-endpoint = <&xbar_adx2_out1_ep>;
       };
      };

      adx2_out2_port: port@2 {
       reg = <2>;

       adx2_out2_ep: endpoint {
        remote-endpoint = <&xbar_adx2_out2_ep>;
       };
      };

      adx2_out3_port: port@3 {
       reg = <3>;

       adx2_out3_ep: endpoint {
        remote-endpoint = <&xbar_adx2_out3_ep>;
       };
      };

      adx2_out4_port: port@4 {
       reg = <4>;

       adx2_out4_ep: endpoint {
        remote-endpoint = <&xbar_adx2_out4_ep>;
       };
      };
     };
    };

    adx@2903a00 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       adx3_in_ep: endpoint {
        remote-endpoint = <&xbar_adx3_in_ep>;
       };
      };

      adx3_out1_port: port@1 {
       reg = <1>;

       adx3_out1_ep: endpoint {
        remote-endpoint = <&xbar_adx3_out1_ep>;
       };
      };

      adx3_out2_port: port@2 {
       reg = <2>;

       adx3_out2_ep: endpoint {
        remote-endpoint = <&xbar_adx3_out2_ep>;
       };
      };

      adx3_out3_port: port@3 {
       reg = <3>;

       adx3_out3_ep: endpoint {
        remote-endpoint = <&xbar_adx3_out3_ep>;
       };
      };

      adx3_out4_port: port@4 {
       reg = <4>;

       adx3_out4_ep: endpoint {
        remote-endpoint = <&xbar_adx3_out4_ep>;
       };
      };
     };
    };

    adx@2903b00 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       adx4_in_ep: endpoint {
        remote-endpoint = <&xbar_adx4_in_ep>;
       };
      };

      adx4_out1_port: port@1 {
       reg = <1>;

       adx4_out1_ep: endpoint {
        remote-endpoint = <&xbar_adx4_out1_ep>;
       };
      };

      adx4_out2_port: port@2 {
       reg = <2>;

       adx4_out2_ep: endpoint {
        remote-endpoint = <&xbar_adx4_out2_ep>;
       };
      };

      adx4_out3_port: port@3 {
       reg = <3>;

       adx4_out3_ep: endpoint {
        remote-endpoint = <&xbar_adx4_out3_ep>;
       };
      };

      adx4_out4_port: port@4 {
       reg = <4>;

       adx4_out4_ep: endpoint {
        remote-endpoint = <&xbar_adx4_out4_ep>;
       };
      };
     };
    };

    dmic@2904000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       dmic1_cif_ep: endpoint {
        remote-endpoint = <&xbar_dmic1_ep>;
       };
      };

      dmic1_port: port@1 {
       reg = <1>;

       dmic1_dap_ep: endpoint {

       };
      };
     };
    };

    dmic@2904100 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       dmic2_cif_ep: endpoint {
        remote-endpoint = <&xbar_dmic2_ep>;
       };
      };

      dmic2_port: port@1 {
       reg = <1>;

       dmic2_dap_ep: endpoint {

       };
      };
     };
    };

    dmic@2904300 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       dmic4_cif_ep: endpoint {
        remote-endpoint = <&xbar_dmic4_ep>;
       };
      };

      dmic4_port: port@1 {
       reg = <1>;

       dmic4_dap_ep: endpoint {

       };
      };
     };
    };

    dspk@2905000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       dspk1_cif_ep: endpoint {
        remote-endpoint = <&xbar_dspk1_ep>;
       };
      };

      dspk1_port: port@1 {
       reg = <1>;

       dspk1_dap_ep: endpoint {

       };
      };
     };
    };

    dspk@2905100 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       dspk2_cif_ep: endpoint {
        remote-endpoint = <&xbar_dspk2_ep>;
       };
      };

      dspk2_port: port@1 {
       reg = <1>;

       dspk2_dap_ep: endpoint {

       };
      };
     };
    };

    processing-engine@2908000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0x0>;

       ope1_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_ope1_in_ep>;
       };
      };

      ope1_out_port: port@1 {
       reg = <0x1>;

       ope1_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_ope1_out_ep>;
       };
      };
     };
    };

    mvc@290a000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       mvc1_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_mvc1_in_ep>;
       };
      };

      mvc1_out_port: port@1 {
       reg = <1>;

       mvc1_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_mvc1_out_ep>;
       };
      };
     };
    };

    mvc@290a200 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       mvc2_cif_in_ep: endpoint {
        remote-endpoint = <&xbar_mvc2_in_ep>;
       };
      };

      mvc2_out_port: port@1 {
       reg = <1>;

       mvc2_cif_out_ep: endpoint {
        remote-endpoint = <&xbar_mvc2_out_ep>;
       };
      };
     };
    };

    amixer@290bb00 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0x0>;

       mixer_in1_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in1_ep>;
       };
      };

      port@1 {
       reg = <0x1>;

       mixer_in2_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in2_ep>;
       };
      };

      port@2 {
       reg = <0x2>;

       mixer_in3_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in3_ep>;
       };
      };

      port@3 {
       reg = <0x3>;

       mixer_in4_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in4_ep>;
       };
      };

      port@4 {
       reg = <0x4>;

       mixer_in5_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in5_ep>;
       };
      };

      port@5 {
       reg = <0x5>;

       mixer_in6_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in6_ep>;
       };
      };

      port@6 {
       reg = <0x6>;

       mixer_in7_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in7_ep>;
       };
      };

      port@7 {
       reg = <0x7>;

       mixer_in8_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in8_ep>;
       };
      };

      port@8 {
       reg = <0x8>;

       mixer_in9_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in9_ep>;
       };
      };

      port@9 {
       reg = <0x9>;

       mixer_in10_ep: endpoint {
        remote-endpoint = <&xbar_mixer_in10_ep>;
       };
      };

      mixer_out1_port: port@a {
       reg = <0xa>;

       mixer_out1_ep: endpoint {
        remote-endpoint = <&xbar_mixer_out1_ep>;
       };
      };

      mixer_out2_port: port@b {
       reg = <0xb>;

       mixer_out2_ep: endpoint {
        remote-endpoint = <&xbar_mixer_out2_ep>;
       };
      };

      mixer_out3_port: port@c {
       reg = <0xc>;

       mixer_out3_ep: endpoint {
        remote-endpoint = <&xbar_mixer_out3_ep>;
       };
      };

      mixer_out4_port: port@d {
       reg = <0xd>;

       mixer_out4_ep: endpoint {
        remote-endpoint = <&xbar_mixer_out4_ep>;
       };
      };

      mixer_out5_port: port@e {
       reg = <0xe>;

       mixer_out5_ep: endpoint {
        remote-endpoint = <&xbar_mixer_out5_ep>;
       };
      };
     };
    };

    admaif@290f000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      admaif0_port: port@0 {
       reg = <0x0>;

       admaif0_ep: endpoint {
        remote-endpoint = <&xbar_admaif0_ep>;
       };
      };

      admaif1_port: port@1 {
       reg = <0x1>;

       admaif1_ep: endpoint {
        remote-endpoint = <&xbar_admaif1_ep>;
       };
      };

      admaif2_port: port@2 {
       reg = <0x2>;

       admaif2_ep: endpoint {
        remote-endpoint = <&xbar_admaif2_ep>;
       };
      };

      admaif3_port: port@3 {
       reg = <0x3>;

       admaif3_ep: endpoint {
        remote-endpoint = <&xbar_admaif3_ep>;
       };
      };

      admaif4_port: port@4 {
       reg = <0x4>;

       admaif4_ep: endpoint {
        remote-endpoint = <&xbar_admaif4_ep>;
       };
      };

      admaif5_port: port@5 {
       reg = <0x5>;

       admaif5_ep: endpoint {
        remote-endpoint = <&xbar_admaif5_ep>;
       };
      };

      admaif6_port: port@6 {
       reg = <0x6>;

       admaif6_ep: endpoint {
        remote-endpoint = <&xbar_admaif6_ep>;
       };
      };

      admaif7_port: port@7 {
       reg = <0x7>;

       admaif7_ep: endpoint {
        remote-endpoint = <&xbar_admaif7_ep>;
       };
      };

      admaif8_port: port@8 {
       reg = <0x8>;

       admaif8_ep: endpoint {
        remote-endpoint = <&xbar_admaif8_ep>;
       };
      };

      admaif9_port: port@9 {
       reg = <0x9>;

       admaif9_ep: endpoint {
        remote-endpoint = <&xbar_admaif9_ep>;
       };
      };

      admaif10_port: port@a {
       reg = <0xa>;

       admaif10_ep: endpoint {
        remote-endpoint = <&xbar_admaif10_ep>;
       };
      };

      admaif11_port: port@b {
       reg = <0xb>;

       admaif11_ep: endpoint {
        remote-endpoint = <&xbar_admaif11_ep>;
       };
      };

      admaif12_port: port@c {
       reg = <0xc>;

       admaif12_ep: endpoint {
        remote-endpoint = <&xbar_admaif12_ep>;
       };
      };

      admaif13_port: port@d {
       reg = <0xd>;

       admaif13_ep: endpoint {
        remote-endpoint = <&xbar_admaif13_ep>;
       };
      };

      admaif14_port: port@e {
       reg = <0xe>;

       admaif14_ep: endpoint {
        remote-endpoint = <&xbar_admaif14_ep>;
       };
      };

      admaif15_port: port@f {
       reg = <0xf>;

       admaif15_ep: endpoint {
        remote-endpoint = <&xbar_admaif15_ep>;
       };
      };

      admaif16_port: port@10 {
       reg = <0x10>;

       admaif16_ep: endpoint {
        remote-endpoint = <&xbar_admaif16_ep>;
       };
      };

      admaif17_port: port@11 {
       reg = <0x11>;

       admaif17_ep: endpoint {
        remote-endpoint = <&xbar_admaif17_ep>;
       };
      };

      admaif18_port: port@12 {
       reg = <0x12>;

       admaif18_ep: endpoint {
        remote-endpoint = <&xbar_admaif18_ep>;
       };
      };

      admaif19_port: port@13 {
       reg = <0x13>;

       admaif19_ep: endpoint {
        remote-endpoint = <&xbar_admaif19_ep>;
       };
      };
     };
    };

    asrc@2910000 {
     status = "okay";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0x0>;

       asrc_in1_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in1_ep>;
       };
      };

      port@1 {
       reg = <0x1>;

       asrc_in2_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in2_ep>;
       };
      };

      port@2 {
       reg = <0x2>;

       asrc_in3_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in3_ep>;
       };
      };

      port@3 {
       reg = <0x3>;

       asrc_in4_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in4_ep>;
       };
      };

      port@4 {
       reg = <0x4>;

       asrc_in5_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in5_ep>;
       };
      };

      port@5 {
       reg = <0x5>;

       asrc_in6_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in6_ep>;
       };
      };

      port@6 {
       reg = <0x6>;

       asrc_in7_ep: endpoint {
        remote-endpoint = <&xbar_asrc_in7_ep>;
       };
      };

      asrc_out1_port: port@7 {
       reg = <0x7>;

       asrc_out1_ep: endpoint {
        remote-endpoint = <&xbar_asrc_out1_ep>;
       };
      };

      asrc_out2_port: port@8 {
       reg = <0x8>;

       asrc_out2_ep: endpoint {
        remote-endpoint = <&xbar_asrc_out2_ep>;
       };
      };

      asrc_out3_port: port@9 {
       reg = <0x9>;

       asrc_out3_ep: endpoint {
        remote-endpoint = <&xbar_asrc_out3_ep>;
       };
      };

      asrc_out4_port: port@a {
       reg = <0xa>;

       asrc_out4_ep: endpoint {
        remote-endpoint = <&xbar_asrc_out4_ep>;
       };
      };

      asrc_out5_port: port@b {
       reg = <0xb>;

       asrc_out5_ep: endpoint {
        remote-endpoint = <&xbar_asrc_out5_ep>;
       };
      };

      asrc_out6_port: port@c {
       reg = <0xc>;

       asrc_out6_ep: endpoint {
        remote-endpoint = <&xbar_asrc_out6_ep>;
       };
      };
     };
    };

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0x0>;

      xbar_admaif0_ep: endpoint {
       remote-endpoint = <&admaif0_ep>;
      };
     };

     port@1 {
      reg = <0x1>;

      xbar_admaif1_ep: endpoint {
       remote-endpoint = <&admaif1_ep>;
      };
     };

     port@2 {
      reg = <0x2>;

      xbar_admaif2_ep: endpoint {
       remote-endpoint = <&admaif2_ep>;
      };
     };

     port@3 {
      reg = <0x3>;

      xbar_admaif3_ep: endpoint {
       remote-endpoint = <&admaif3_ep>;
      };
     };

     port@4 {
      reg = <0x4>;

      xbar_admaif4_ep: endpoint {
       remote-endpoint = <&admaif4_ep>;
      };
     };

     port@5 {
      reg = <0x5>;

      xbar_admaif5_ep: endpoint {
       remote-endpoint = <&admaif5_ep>;
      };
     };

     port@6 {
      reg = <0x6>;

      xbar_admaif6_ep: endpoint {
       remote-endpoint = <&admaif6_ep>;
      };
     };

     port@7 {
      reg = <0x7>;

      xbar_admaif7_ep: endpoint {
       remote-endpoint = <&admaif7_ep>;
      };
     };

     port@8 {
      reg = <0x8>;

      xbar_admaif8_ep: endpoint {
       remote-endpoint = <&admaif8_ep>;
      };
     };

     port@9 {
      reg = <0x9>;

      xbar_admaif9_ep: endpoint {
       remote-endpoint = <&admaif9_ep>;
      };
     };

     port@a {
      reg = <0xa>;

      xbar_admaif10_ep: endpoint {
       remote-endpoint = <&admaif10_ep>;
      };
     };

     port@b {
      reg = <0xb>;

      xbar_admaif11_ep: endpoint {
       remote-endpoint = <&admaif11_ep>;
      };
     };

     port@c {
      reg = <0xc>;

      xbar_admaif12_ep: endpoint {
       remote-endpoint = <&admaif12_ep>;
      };
     };

     port@d {
      reg = <0xd>;

      xbar_admaif13_ep: endpoint {
       remote-endpoint = <&admaif13_ep>;
      };
     };

     port@e {
      reg = <0xe>;

      xbar_admaif14_ep: endpoint {
       remote-endpoint = <&admaif14_ep>;
      };
     };

     port@f {
      reg = <0xf>;

      xbar_admaif15_ep: endpoint {
       remote-endpoint = <&admaif15_ep>;
      };
     };

     port@10 {
      reg = <0x10>;

      xbar_admaif16_ep: endpoint {
       remote-endpoint = <&admaif16_ep>;
      };
     };

     port@11 {
      reg = <0x11>;

      xbar_admaif17_ep: endpoint {
       remote-endpoint = <&admaif17_ep>;
      };
     };

     port@12 {
      reg = <0x12>;

      xbar_admaif18_ep: endpoint {
       remote-endpoint = <&admaif18_ep>;
      };
     };

     port@13 {
      reg = <0x13>;

      xbar_admaif19_ep: endpoint {
       remote-endpoint = <&admaif19_ep>;
      };
     };

     xbar_i2s3_port: port@16 {
      reg = <0x16>;

      xbar_i2s3_ep: endpoint {
       remote-endpoint = <&i2s3_cif_ep>;
      };
     };

     xbar_i2s5_port: port@18 {
      reg = <0x18>;

      xbar_i2s5_ep: endpoint {
       remote-endpoint = <&i2s5_cif_ep>;
      };
     };

     xbar_dmic1_port: port@1a {
      reg = <0x1a>;

      xbar_dmic1_ep: endpoint {
       remote-endpoint = <&dmic1_cif_ep>;
      };
     };

     xbar_dmic2_port: port@1b {
      reg = <0x1b>;

      xbar_dmic2_ep: endpoint {
       remote-endpoint = <&dmic2_cif_ep>;
      };
     };

     xbar_dmic4_port: port@1d {
      reg = <0x1d>;

      xbar_dmic4_ep: endpoint {
       remote-endpoint = <&dmic4_cif_ep>;
      };
     };

     xbar_dspk1_port: port@1e {
      reg = <0x1e>;

      xbar_dspk1_ep: endpoint {
       remote-endpoint = <&dspk1_cif_ep>;
      };
     };

     xbar_dspk2_port: port@1f {
      reg = <0x1f>;

      xbar_dspk2_ep: endpoint {
       remote-endpoint = <&dspk2_cif_ep>;
      };
     };

     xbar_sfc1_in_port: port@20 {
      reg = <0x20>;

      xbar_sfc1_in_ep: endpoint {
       remote-endpoint = <&sfc1_cif_in_ep>;
      };
     };

     port@21 {
      reg = <0x21>;

      xbar_sfc1_out_ep: endpoint {
       remote-endpoint = <&sfc1_cif_out_ep>;
      };
     };

     xbar_sfc2_in_port: port@22 {
      reg = <0x22>;

      xbar_sfc2_in_ep: endpoint {
       remote-endpoint = <&sfc2_cif_in_ep>;
      };
     };

     port@23 {
      reg = <0x23>;

      xbar_sfc2_out_ep: endpoint {
       remote-endpoint = <&sfc2_cif_out_ep>;
      };
     };

     xbar_sfc3_in_port: port@24 {
      reg = <0x24>;

      xbar_sfc3_in_ep: endpoint {
       remote-endpoint = <&sfc3_cif_in_ep>;
      };
     };

     port@25 {
      reg = <0x25>;

      xbar_sfc3_out_ep: endpoint {
       remote-endpoint = <&sfc3_cif_out_ep>;
      };
     };

     xbar_sfc4_in_port: port@26 {
      reg = <0x26>;

      xbar_sfc4_in_ep: endpoint {
       remote-endpoint = <&sfc4_cif_in_ep>;
      };
     };

     port@27 {
      reg = <0x27>;

      xbar_sfc4_out_ep: endpoint {
       remote-endpoint = <&sfc4_cif_out_ep>;
      };
     };

     xbar_mvc1_in_port: port@28 {
      reg = <0x28>;

      xbar_mvc1_in_ep: endpoint {
       remote-endpoint = <&mvc1_cif_in_ep>;
      };
     };

     port@29 {
      reg = <0x29>;

      xbar_mvc1_out_ep: endpoint {
       remote-endpoint = <&mvc1_cif_out_ep>;
      };
     };

     xbar_mvc2_in_port: port@2a {
      reg = <0x2a>;

      xbar_mvc2_in_ep: endpoint {
       remote-endpoint = <&mvc2_cif_in_ep>;
      };
     };

     port@2b {
      reg = <0x2b>;

      xbar_mvc2_out_ep: endpoint {
       remote-endpoint = <&mvc2_cif_out_ep>;
      };
     };

     xbar_amx1_in1_port: port@2c {
      reg = <0x2c>;

      xbar_amx1_in1_ep: endpoint {
       remote-endpoint = <&amx1_in1_ep>;
      };
     };

     xbar_amx1_in2_port: port@2d {
      reg = <0x2d>;

      xbar_amx1_in2_ep: endpoint {
       remote-endpoint = <&amx1_in2_ep>;
      };
     };

     xbar_amx1_in3_port: port@2e {
      reg = <0x2e>;

      xbar_amx1_in3_ep: endpoint {
       remote-endpoint = <&amx1_in3_ep>;
      };
     };

     xbar_amx1_in4_port: port@2f {
      reg = <0x2f>;

      xbar_amx1_in4_ep: endpoint {
       remote-endpoint = <&amx1_in4_ep>;
      };
     };

     port@30 {
      reg = <0x30>;

      xbar_amx1_out_ep: endpoint {
       remote-endpoint = <&amx1_out_ep>;
      };
     };

     xbar_amx2_in1_port: port@31 {
      reg = <0x31>;

      xbar_amx2_in1_ep: endpoint {
       remote-endpoint = <&amx2_in1_ep>;
      };
     };

     xbar_amx2_in2_port: port@32 {
      reg = <0x32>;

      xbar_amx2_in2_ep: endpoint {
       remote-endpoint = <&amx2_in2_ep>;
      };
     };

     xbar_amx2_in3_port: port@33 {
      reg = <0x33>;

      xbar_amx2_in3_ep: endpoint {
       remote-endpoint = <&amx2_in3_ep>;
      };
     };

     xbar_amx2_in4_port: port@34 {
      reg = <0x34>;

      xbar_amx2_in4_ep: endpoint {
       remote-endpoint = <&amx2_in4_ep>;
      };
     };

     port@35 {
      reg = <0x35>;

      xbar_amx2_out_ep: endpoint {
       remote-endpoint = <&amx2_out_ep>;
      };
     };

     xbar_amx3_in1_port: port@36 {
      reg = <0x36>;

      xbar_amx3_in1_ep: endpoint {
       remote-endpoint = <&amx3_in1_ep>;
      };
     };

     xbar_amx3_in2_port: port@37 {
      reg = <0x37>;

      xbar_amx3_in2_ep: endpoint {
       remote-endpoint = <&amx3_in2_ep>;
      };
     };

     xbar_amx3_in3_port: port@38 {
      reg = <0x38>;

      xbar_amx3_in3_ep: endpoint {
       remote-endpoint = <&amx3_in3_ep>;
      };
     };

     xbar_amx3_in4_port: port@39 {
      reg = <0x39>;

      xbar_amx3_in4_ep: endpoint {
       remote-endpoint = <&amx3_in4_ep>;
      };
     };

     port@3a {
      reg = <0x3a>;

      xbar_amx3_out_ep: endpoint {
       remote-endpoint = <&amx3_out_ep>;
      };
     };

     xbar_amx4_in1_port: port@3b {
      reg = <0x3b>;

      xbar_amx4_in1_ep: endpoint {
       remote-endpoint = <&amx4_in1_ep>;
      };
     };

     xbar_amx4_in2_port: port@3c {
      reg = <0x3c>;

      xbar_amx4_in2_ep: endpoint {
       remote-endpoint = <&amx4_in2_ep>;
      };
     };

     xbar_amx4_in3_port: port@3d {
      reg = <0x3d>;

      xbar_amx4_in3_ep: endpoint {
       remote-endpoint = <&amx4_in3_ep>;
      };
     };

     xbar_amx4_in4_port: port@3e {
      reg = <0x3e>;

      xbar_amx4_in4_ep: endpoint {
       remote-endpoint = <&amx4_in4_ep>;
      };
     };

     port@3f {
      reg = <0x3f>;

      xbar_amx4_out_ep: endpoint {
       remote-endpoint = <&amx4_out_ep>;
      };
     };

     xbar_adx1_in_port: port@40 {
      reg = <0x40>;

      xbar_adx1_in_ep: endpoint {
       remote-endpoint = <&adx1_in_ep>;
      };
     };

     port@41 {
      reg = <0x41>;

      xbar_adx1_out1_ep: endpoint {
       remote-endpoint = <&adx1_out1_ep>;
      };
     };

     port@42 {
      reg = <0x42>;

      xbar_adx1_out2_ep: endpoint {
       remote-endpoint = <&adx1_out2_ep>;
      };
     };

     port@43 {
      reg = <0x43>;

      xbar_adx1_out3_ep: endpoint {
       remote-endpoint = <&adx1_out3_ep>;
      };
     };

     port@44 {
      reg = <0x44>;

      xbar_adx1_out4_ep: endpoint {
       remote-endpoint = <&adx1_out4_ep>;
      };
     };

     xbar_adx2_in_port: port@45 {
      reg = <0x45>;

      xbar_adx2_in_ep: endpoint {
       remote-endpoint = <&adx2_in_ep>;
      };
     };

     port@46 {
      reg = <0x46>;

      xbar_adx2_out1_ep: endpoint {
       remote-endpoint = <&adx2_out1_ep>;
      };
     };

     port@47 {
      reg = <0x47>;

      xbar_adx2_out2_ep: endpoint {
       remote-endpoint = <&adx2_out2_ep>;
      };
     };

     port@48 {
      reg = <0x48>;

      xbar_adx2_out3_ep: endpoint {
       remote-endpoint = <&adx2_out3_ep>;
      };
     };

     port@49 {
      reg = <0x49>;

      xbar_adx2_out4_ep: endpoint {
       remote-endpoint = <&adx2_out4_ep>;
      };
     };

     xbar_adx3_in_port: port@4a {
      reg = <0x4a>;

      xbar_adx3_in_ep: endpoint {
       remote-endpoint = <&adx3_in_ep>;
      };
     };

     port@4b {
      reg = <0x4b>;

      xbar_adx3_out1_ep: endpoint {
       remote-endpoint = <&adx3_out1_ep>;
      };
     };

     port@4c {
      reg = <0x4c>;

      xbar_adx3_out2_ep: endpoint {
       remote-endpoint = <&adx3_out2_ep>;
      };
     };

     port@4d {
      reg = <0x4d>;

      xbar_adx3_out3_ep: endpoint {
       remote-endpoint = <&adx3_out3_ep>;
      };
     };

     port@4e {
      reg = <0x4e>;

      xbar_adx3_out4_ep: endpoint {
       remote-endpoint = <&adx3_out4_ep>;
      };
     };

     xbar_adx4_in_port: port@4f {
      reg = <0x4f>;

      xbar_adx4_in_ep: endpoint {
       remote-endpoint = <&adx4_in_ep>;
      };
     };

     port@50 {
      reg = <0x50>;

      xbar_adx4_out1_ep: endpoint {
       remote-endpoint = <&adx4_out1_ep>;
      };
     };

     port@51 {
      reg = <0x51>;

      xbar_adx4_out2_ep: endpoint {
       remote-endpoint = <&adx4_out2_ep>;
      };
     };

     port@52 {
      reg = <0x52>;

      xbar_adx4_out3_ep: endpoint {
       remote-endpoint = <&adx4_out3_ep>;
      };
     };

     port@53 {
      reg = <0x53>;

      xbar_adx4_out4_ep: endpoint {
       remote-endpoint = <&adx4_out4_ep>;
      };
     };

     xbar_mixer_in1_port: port@54 {
      reg = <0x54>;

      xbar_mixer_in1_ep: endpoint {
       remote-endpoint = <&mixer_in1_ep>;
      };
     };

     xbar_mixer_in2_port: port@55 {
      reg = <0x55>;

      xbar_mixer_in2_ep: endpoint {
       remote-endpoint = <&mixer_in2_ep>;
      };
     };

     xbar_mixer_in3_port: port@56 {
      reg = <0x56>;

      xbar_mixer_in3_ep: endpoint {
       remote-endpoint = <&mixer_in3_ep>;
      };
     };

     xbar_mixer_in4_port: port@57 {
      reg = <0x57>;

      xbar_mixer_in4_ep: endpoint {
       remote-endpoint = <&mixer_in4_ep>;
      };
     };

     xbar_mixer_in5_port: port@58 {
      reg = <0x58>;

      xbar_mixer_in5_ep: endpoint {
       remote-endpoint = <&mixer_in5_ep>;
      };
     };

     xbar_mixer_in6_port: port@59 {
      reg = <0x59>;

      xbar_mixer_in6_ep: endpoint {
       remote-endpoint = <&mixer_in6_ep>;
      };
     };

     xbar_mixer_in7_port: port@5a {
      reg = <0x5a>;

      xbar_mixer_in7_ep: endpoint {
       remote-endpoint = <&mixer_in7_ep>;
      };
     };

     xbar_mixer_in8_port: port@5b {
      reg = <0x5b>;

      xbar_mixer_in8_ep: endpoint {
       remote-endpoint = <&mixer_in8_ep>;
      };
     };

     xbar_mixer_in9_port: port@5c {
      reg = <0x5c>;

      xbar_mixer_in9_ep: endpoint {
       remote-endpoint = <&mixer_in9_ep>;
      };
     };

     xbar_mixer_in10_port: port@5d {
      reg = <0x5d>;

      xbar_mixer_in10_ep: endpoint {
       remote-endpoint = <&mixer_in10_ep>;
      };
     };

     port@5e {
      reg = <0x5e>;

      xbar_mixer_out1_ep: endpoint {
       remote-endpoint = <&mixer_out1_ep>;
      };
     };

     port@5f {
      reg = <0x5f>;

      xbar_mixer_out2_ep: endpoint {
       remote-endpoint = <&mixer_out2_ep>;
      };
     };

     port@60 {
      reg = <0x60>;

      xbar_mixer_out3_ep: endpoint {
       remote-endpoint = <&mixer_out3_ep>;
      };
     };

     port@61 {
      reg = <0x61>;

      xbar_mixer_out4_ep: endpoint {
       remote-endpoint = <&mixer_out4_ep>;
      };
     };

     port@62 {
      reg = <0x62>;

      xbar_mixer_out5_ep: endpoint {
       remote-endpoint = <&mixer_out5_ep>;
      };
     };

     xbar_asrc_in1_port: port@63 {
      reg = <0x63>;

      xbar_asrc_in1_ep: endpoint {
       remote-endpoint = <&asrc_in1_ep>;
      };
     };

     port@64 {
      reg = <0x64>;

      xbar_asrc_out1_ep: endpoint {
       remote-endpoint = <&asrc_out1_ep>;
      };
     };

     xbar_asrc_in2_port: port@65 {
      reg = <0x65>;

      xbar_asrc_in2_ep: endpoint {
       remote-endpoint = <&asrc_in2_ep>;
      };
     };

     port@66 {
      reg = <0x66>;

      xbar_asrc_out2_ep: endpoint {
       remote-endpoint = <&asrc_out2_ep>;
      };
     };

     xbar_asrc_in3_port: port@67 {
      reg = <0x67>;

      xbar_asrc_in3_ep: endpoint {
       remote-endpoint = <&asrc_in3_ep>;
      };
     };

     port@68 {
      reg = <0x68>;

      xbar_asrc_out3_ep: endpoint {
       remote-endpoint = <&asrc_out3_ep>;
      };
     };

     xbar_asrc_in4_port: port@69 {
      reg = <0x69>;

      xbar_asrc_in4_ep: endpoint {
       remote-endpoint = <&asrc_in4_ep>;
      };
     };

     port@6a {
      reg = <0x6a>;

      xbar_asrc_out4_ep: endpoint {
       remote-endpoint = <&asrc_out4_ep>;
      };
     };

     xbar_asrc_in5_port: port@6b {
      reg = <0x6b>;

      xbar_asrc_in5_ep: endpoint {
       remote-endpoint = <&asrc_in5_ep>;
      };
     };

     port@6c {
      reg = <0x6c>;

      xbar_asrc_out5_ep: endpoint {
       remote-endpoint = <&asrc_out5_ep>;
      };
     };

     xbar_asrc_in6_port: port@6d {
      reg = <0x6d>;

      xbar_asrc_in6_ep: endpoint {
       remote-endpoint = <&asrc_in6_ep>;
      };
     };

     port@6e {
      reg = <0x6e>;

      xbar_asrc_out6_ep: endpoint {
       remote-endpoint = <&asrc_out6_ep>;
      };
     };

     xbar_asrc_in7_port: port@6f {
      reg = <0x6f>;

      xbar_asrc_in7_ep: endpoint {
       remote-endpoint = <&asrc_in7_ep>;
      };
     };

     xbar_ope1_in_port: port@70 {
      reg = <0x70>;

      xbar_ope1_in_ep: endpoint {
       remote-endpoint = <&ope1_cif_in_ep>;
      };
     };

     port@71 {
      reg = <0x71>;

      xbar_ope1_out_ep: endpoint {
       remote-endpoint = <&ope1_cif_out_ep>;
      };
     };
    };
   };

   dma-controller@2930000 {
    status = "okay";
   };

   interrupt-controller@2a40000 {
    status = "okay";
   };
  };

  i2c@3160000 {
   eeprom@57 {
    compatible = "atmel,24c02";
    reg = <0x57>;

    label = "system";
    vcc-supply = <&vdd_1v8>;
    address-width = <8>;
    pagesize = <8>;
    size = <256>;
    read-only;
   };
  };

  ddc: i2c@3190000 {
   status = "okay";
  };

  spi@3270000 {
   status = "okay";

   flash@0 {
    compatible = "jedec,spi-nor";
    reg = <0>;
    spi-max-frequency = <102000000>;
    spi-tx-bus-width = <4>;
    spi-rx-bus-width = <4>;
   };
  };

  pwm@32d0000 {
   status = "okay";
  };

  hda@3510000 {
   nvidia,model = "NVIDIA Jetson Xavier NX HDA";
   status = "okay";
  };

  padctl@3520000 {
   status = "okay";

   pads {
    usb2 {
     lanes {
      usb2-0 {
       status = "okay";
      };

      usb2-1 {
       status = "okay";
      };

      usb2-2 {
       status = "okay";
      };
     };
    };

    usb3 {
     lanes {
      usb3-2 {
       status = "okay";
      };
     };
    };
   };

   ports {
    usb2-0 {
     mode = "otg";
     status = "okay";
     usb-role-switch;
     connector {
      compatible = "gpio-usb-b-connector",
       "usb-b-connector";
      label = "micro-USB";
      type = "micro";
      vbus-gpios = <&gpio ((25 * 8) + 1)
            1>;
     };
    };

    usb2-1 {
     mode = "host";
     status = "okay";
    };

    usb2-2 {
     mode = "host";
     vbus-supply = <&vdd_5v0_sys>;
     status = "okay";
    };

    usb3-2 {
     nvidia,usb2-companion = <1>;
     vbus-supply = <&vdd_5v0_sys>;
     status = "okay";
    };
   };
  };

  usb@3550000 {
   status = "okay";

   phys = <&{/bus@0/padctl@3520000/pads/usb2/lanes/usb2-0}>;
   phy-names = "usb2-0";
  };

  usb@3610000 {
   status = "okay";

   phys = <&{/bus@0/padctl@3520000/pads/usb2/lanes/usb2-1}>,
    <&{/bus@0/padctl@3520000/pads/usb2/lanes/usb2-2}>,
    <&{/bus@0/padctl@3520000/pads/usb3/lanes/usb3-2}>;
   phy-names = "usb2-1", "usb2-2", "usb3-2";
  };

  host1x@13e00000 {
   display-hub@15200000 {
    status = "okay";
   };

   dpaux@155c0000 {
    status = "okay";
   };

   dpaux@155d0000 {
    status = "okay";
   };


   sor@15b00000 {
    status = "okay";

    avdd-io-hdmi-dp-supply = <&vdd_1v0>;
    vdd-hdmi-dp-pll-supply = <&vdd_1v8hs>;

    nvidia,dpaux = <&dpaux0>;
   };


   sor@15b40000 {
    status = "okay";

    avdd-io-hdmi-dp-supply = <&vdd_1v0>;
    vdd-hdmi-dp-pll-supply = <&vdd_1v8hs>;
    hdmi-supply = <&vdd_hdmi>;

    nvidia,ddc-i2c-bus = <&ddc>;
    nvidia,hpd-gpio = <&gpio ((12 * 8) + 1)
        1>;
   };
  };

  pcie@14160000 {
   status = "okay";

   vddio-pex-ctl-supply = <&vdd_1v8ao>;

   phys = <&p2u_hsio_11>;
   phy-names = "p2u-0";
  };

  pcie@141a0000 {
   status = "okay";

   vddio-pex-ctl-supply = <&vdd_1v8ao>;

   phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
          <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
          <&p2u_nvhs_6>, <&p2u_nvhs_7>;

   phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
        "p2u-5", "p2u-6", "p2u-7";
  };

  pcie-ep@141a0000 {
   status = "disabled";

   vddio-pex-ctl-supply = <&vdd_1v8ao>;

   reset-gpios = <&gpio ((27 * 8) + 1) 1>;

   nvidia,refclk-select-gpios = <&gpio_aon ((0 * 8) + 5)
            0>;

   phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
          <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
          <&p2u_nvhs_6>, <&p2u_nvhs_7>;

   phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
        "p2u-5", "p2u-6", "p2u-7";
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  key-force-recovery {
   label = "Force Recovery";
   gpios = <&gpio ((6 * 8) + 0)
           1>;
   linux,input-type = <0x01>;
   linux,code = <142>;
   debounce-interval = <10>;
  };

  key-power {
   label = "Power";
   gpios = <&gpio_aon ((4 * 8) + 4)
        1>;
   linux,input-type = <0x01>;
   linux,code = <116>;
   debounce-interval = <10>;
   wakeup-event-action = <0x01>;
   wakeup-source;
  };
 };

 fan: pwm-fan {
  compatible = "pwm-fan";
  pwms = <&pwm6 0 45334>;

  cooling-levels = <0 64 128 255>;
  #cooling-cells = <2>;
 };

 vdd_5v0_sys: regulator-vdd-5v0-sys {
  compatible = "regulator-fixed";
  regulator-name = "VDD_5V_SYS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_3v3_sys: regulator-vdd-3v3-sys {
  compatible = "regulator-fixed";
  regulator-name = "VDD_3V3_SYS";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_3v3_ao: regulator-vdd-3v3-ao {
  compatible = "regulator-fixed";
  regulator-name = "VDD_3V3_AO";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_1v8: regulator-vdd-1v8 {
  compatible = "regulator-fixed";
  regulator-name = "VDD_1V8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_hdmi: regulator-vdd-hdmi {
  compatible = "regulator-fixed";
  regulator-name = "VDD_5V0_HDMI_CON";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 sound {
  compatible = "nvidia,tegra186-audio-graph-card";
  status = "okay";

  dais =
         <&admaif0_port>, <&admaif1_port>, <&admaif2_port>, <&admaif3_port>,
         <&admaif4_port>, <&admaif5_port>, <&admaif6_port>, <&admaif7_port>,
         <&admaif8_port>, <&admaif9_port>, <&admaif10_port>, <&admaif11_port>,
         <&admaif12_port>, <&admaif13_port>, <&admaif14_port>, <&admaif15_port>,
         <&admaif16_port>, <&admaif17_port>, <&admaif18_port>, <&admaif19_port>,

         <&xbar_i2s3_port>, <&xbar_i2s5_port>,
         <&xbar_dmic1_port>, <&xbar_dmic2_port>, <&xbar_dmic4_port>,
         <&xbar_dspk1_port>, <&xbar_dspk2_port>,
         <&xbar_sfc1_in_port>, <&xbar_sfc2_in_port>,
         <&xbar_sfc3_in_port>, <&xbar_sfc4_in_port>,
         <&xbar_mvc1_in_port>, <&xbar_mvc2_in_port>,
         <&xbar_amx1_in1_port>, <&xbar_amx1_in2_port>,
         <&xbar_amx1_in3_port>, <&xbar_amx1_in4_port>,
         <&xbar_amx2_in1_port>, <&xbar_amx2_in2_port>,
         <&xbar_amx2_in3_port>, <&xbar_amx2_in4_port>,
         <&xbar_amx3_in1_port>, <&xbar_amx3_in2_port>,
         <&xbar_amx3_in3_port>, <&xbar_amx3_in4_port>,
         <&xbar_amx4_in1_port>, <&xbar_amx4_in2_port>,
         <&xbar_amx4_in3_port>, <&xbar_amx4_in4_port>,
         <&xbar_adx1_in_port>, <&xbar_adx2_in_port>,
         <&xbar_adx3_in_port>, <&xbar_adx4_in_port>,
         <&xbar_mixer_in1_port>, <&xbar_mixer_in2_port>,
         <&xbar_mixer_in3_port>, <&xbar_mixer_in4_port>,
         <&xbar_mixer_in5_port>, <&xbar_mixer_in6_port>,
         <&xbar_mixer_in7_port>, <&xbar_mixer_in8_port>,
         <&xbar_mixer_in9_port>, <&xbar_mixer_in10_port>,
         <&xbar_asrc_in1_port>, <&xbar_asrc_in2_port>,
         <&xbar_asrc_in3_port>, <&xbar_asrc_in4_port>,
         <&xbar_asrc_in5_port>, <&xbar_asrc_in6_port>,
         <&xbar_asrc_in7_port>,
         <&xbar_ope1_in_port>,

         <&sfc1_out_port>, <&sfc2_out_port>,
         <&sfc3_out_port>, <&sfc4_out_port>,
         <&mvc1_out_port>, <&mvc2_out_port>,
         <&amx1_out_port>, <&amx2_out_port>,
         <&amx3_out_port>, <&amx4_out_port>,
         <&adx1_out1_port>, <&adx1_out2_port>,
         <&adx1_out3_port>, <&adx1_out4_port>,
         <&adx2_out1_port>, <&adx2_out2_port>,
         <&adx2_out3_port>, <&adx2_out4_port>,
         <&adx3_out1_port>, <&adx3_out2_port>,
         <&adx3_out3_port>, <&adx3_out4_port>,
         <&adx4_out1_port>, <&adx4_out2_port>,
         <&adx4_out3_port>, <&adx4_out4_port>,
         <&mixer_out1_port>, <&mixer_out2_port>,
         <&mixer_out3_port>, <&mixer_out4_port>,
         <&mixer_out5_port>,
         <&asrc_out1_port>, <&asrc_out2_port>, <&asrc_out3_port>,
         <&asrc_out4_port>, <&asrc_out5_port>, <&asrc_out6_port>,
         <&ope1_out_port>,

         <&i2s3_port>, <&i2s5_port>,
         <&dmic1_port>, <&dmic2_port>, <&dmic4_port>,
         <&dspk1_port>, <&dspk2_port>;

  label = "NVIDIA Jetson Xavier NX APE";
 };

 thermal-zones {
  cpu-thermal {
   polling-delay = <0>;
   polling-delay-passive = <500>;
   status = "okay";

   trips {
    cpu_trip_critical: critical {
     temperature = <96500>;
     hysteresis = <0>;
     type = "critical";
    };

    cpu_trip_hot: hot {
     temperature = <70000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpu_trip_active: active {
     temperature = <50000>;
     hysteresis = <2000>;
     type = "active";
    };

    cpu_trip_passive: passive {
     temperature = <30000>;
     hysteresis = <2000>;
     type = "passive";
    };
   };

   cooling-maps {
    cpu-critical {
     cooling-device = <&fan 3 3>;
     trip = <&cpu_trip_critical>;
    };

    cpu-hot {
     cooling-device = <&fan 2 2>;
     trip = <&cpu_trip_hot>;
    };

    cpu-active {
     cooling-device = <&fan 1 1>;
     trip = <&cpu_trip_active>;
    };

    cpu-passive {
     cooling-device = <&fan 0 0>;
     trip = <&cpu_trip_passive>;
    };
   };
  };

  gpu-thermal {
   polling-delay = <0>;
   polling-delay-passive = <500>;
   status = "okay";

   trips {
    gpu_alert0: critical {
     temperature = <99000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  aux-thermal {
   polling-delay = <0>;
   polling-delay-passive = <500>;
   status = "okay";

   trips {
    aux_alert0: critical {
     temperature = <90000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
# 6 "arch/arm64/boot/dts/nvidia/tegra194-p3509-0000+p3668-0001.dts" 2

/ {
 model = "NVIDIA Jetson Xavier NX Developer Kit (eMMC)";
 compatible = "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";
};
