Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : UART
Version: G-2012.06-SP2
Date   : Mon Nov 19 01:16:19 2018
****************************************


Library(s) Used:

    NangateOpenCellLibrary_ss0p95vn40c (File: /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db)


Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART                   5K_hvratio_1_1    NangateOpenCellLibrary_ss0p95vn40c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   2.7881 uW   (67%)
  Net Switching Power  =   1.3753 uW   (33%)
                         ---------
Total Dynamic Power    =   4.1634 uW  (100%)

Cell Leakage Power     =   2.7569 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  7.1113e-02            0.3554            2.7755            0.4292  (   6.20%)
register           1.3261        6.2421e-02           98.8432            1.4874  (  21.49%)
sequential         0.8081        3.3453e-02          977.9674            1.8195  (  26.29%)
combinational      0.5827            0.9241        1.6773e+03            3.1841  (  46.01%)
--------------------------------------------------------------------------------------------------
Total              2.7881 uW         1.3753 uW     2.7569e+03 nW         6.9203 uW
1
