Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/LCD.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.
Compiling vhdl file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>) with generics.
	CLOCK_COUNT_BUFFER_SIZE = 25

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>) with generics.
	opN = 5

Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>) with generics.
	N = 20


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <CPU> in library <work> (Architecture <behavioral>).
	CLOCK_COUNT_BUFFER_SIZE = 25
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <behavioral>).
	opN = 5
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <LCD> in library <work> (Architecture <behavioral>).
	N = 20
Entity <LCD> analyzed. Unit <LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/RAM.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_i_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit 32-to-1 multiplexer for signal <dataOut>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/ALU.vhd".
    Found 5-bit addsub for signal <inResult$addsub0000>.
    Found 5-bit xor2 for signal <inResult$xor0000> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <LCD>.
    Related source file is "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/LCD.vhd".
WARNING:Xst:1305 - Output <LCD_E> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <INSTRUCTION> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LCD_RS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LCD_RW> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SF_D> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <DISABLE_STRATA_FLASH> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <state_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <state_next> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:1780 - Signal <stateChanged> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_buffer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <count_tick> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <count_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <count_next> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
WARNING:Xst:1780 - Signal <count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <charAt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OUTPUT_BUFFER> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CHAR_AT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <LCD> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/CPU.vhd".
WARNING:Xst:1306 - Output <CLK_OUT> is never assigned.
WARNING:Xst:1780 - Signal <storedRamData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <address> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <INSTRUCTION> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state_reg>.
    Found 5-bit register for signal <address_next>.
    Found 5-bit register for signal <dataIn>.
    Found 5-bit register for signal <instruction_next>.
    Found 5-bit register for signal <instruction_reg>.
    Found 5-bit register for signal <opcode>.
    Found 5-bit register for signal <processCount>.
    Found 5-bit adder for signal <processCount_next$add0000> created at line 135.
    Found 1-bit register for signal <readingAddress>.
    Found 5-bit register for signal <reg_A>.
    Found 5-bit addsub for signal <reg_A$addsub0000>.
    Found 5-bit register for signal <reg_B>.
    Found 5-bit addsub for signal <reg_B$addsub0000>.
    Found 1-bit register for signal <slow_clk>.
    Found 25-bit up counter for signal <slow_clk_count_reg>.
    Found 6-bit register for signal <state_next>.
    Found 6-bit register for signal <state_reg>.
    Found 1-bit register for signal <writeEnabled>.
    Summary:
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 5-bit addsub                                          : 3
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 3
 5-bit register                                        : 8
 6-bit register                                        : 2
# Latches                                              : 32
 5-bit latch                                           : 32
# Multiplexers                                         : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <opcode_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 5-bit addsub                                          : 3
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Latches                                              : 32
 5-bit latch                                           : 32
# Multiplexers                                         : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <opcode_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ram_i_27_1> in Unit <RAM> is equivalent to the following 17 FFs/Latches, which will be removed : <ram_i_26_1> <ram_i_25_1> <ram_i_24_1> <ram_i_23_1> <ram_i_22_1> <ram_i_21_1> <ram_i_20_1> <ram_i_19_1> <ram_i_18_1> <ram_i_8_1> <ram_i_7_1> <ram_i_6_1> <ram_i_5_1> <ram_i_4_1> <ram_i_3_1> <ram_i_2_1> <ram_i_1_1> 
INFO:Xst:2261 - The FF/Latch <ram_i_30_1> in Unit <RAM> is equivalent to the following 11 FFs/Latches, which will be removed : <ram_i_29_1> <ram_i_28_1> <ram_i_17_1> <ram_i_16_1> <ram_i_15_1> <ram_i_14_1> <ram_i_13_1> <ram_i_12_1> <ram_i_11_1> <ram_i_10_1> <ram_i_9_1> 
INFO:Xst:2261 - The FF/Latch <ram_i_30_2> in Unit <RAM> is equivalent to the following 19 FFs/Latches, which will be removed : <ram_i_29_2> <ram_i_28_2> <ram_i_27_2> <ram_i_26_2> <ram_i_25_2> <ram_i_24_2> <ram_i_23_2> <ram_i_22_2> <ram_i_21_2> <ram_i_20_2> <ram_i_19_2> <ram_i_18_2> <ram_i_15_2> <ram_i_12_2> <ram_i_9_2> <ram_i_8_2> <ram_i_7_2> <ram_i_6_2> <ram_i_3_2> 
INFO:Xst:2261 - The FF/Latch <ram_i_17_2> in Unit <RAM> is equivalent to the following 9 FFs/Latches, which will be removed : <ram_i_16_2> <ram_i_14_2> <ram_i_13_2> <ram_i_11_2> <ram_i_10_2> <ram_i_5_2> <ram_i_4_2> <ram_i_2_2> <ram_i_1_2> 
INFO:Xst:2261 - The FF/Latch <ram_i_30_3> in Unit <RAM> is equivalent to the following 23 FFs/Latches, which will be removed : <ram_i_29_3> <ram_i_28_3> <ram_i_27_3> <ram_i_26_3> <ram_i_25_3> <ram_i_24_3> <ram_i_23_3> <ram_i_22_3> <ram_i_21_3> <ram_i_20_3> <ram_i_19_3> <ram_i_18_3> <ram_i_15_3> <ram_i_14_3> <ram_i_12_3> <ram_i_11_3> <ram_i_9_3> <ram_i_8_3> <ram_i_7_3> <ram_i_6_3> <ram_i_5_3> <ram_i_3_3> <ram_i_2_3> 
INFO:Xst:2261 - The FF/Latch <ram_i_17_3> in Unit <RAM> is equivalent to the following 5 FFs/Latches, which will be removed : <ram_i_16_3> <ram_i_13_3> <ram_i_10_3> <ram_i_4_3> <ram_i_1_3> 
INFO:Xst:2261 - The FF/Latch <ram_i_30_0> in Unit <RAM> is equivalent to the following 26 FFs/Latches, which will be removed : <ram_i_29_0> <ram_i_28_0> <ram_i_27_0> <ram_i_26_0> <ram_i_25_0> <ram_i_24_0> <ram_i_23_0> <ram_i_22_0> <ram_i_21_0> <ram_i_20_0> <ram_i_19_0> <ram_i_18_0> <ram_i_17_0> <ram_i_16_0> <ram_i_15_0> <ram_i_14_0> <ram_i_13_0> <ram_i_12_0> <ram_i_11_0> <ram_i_10_0> <ram_i_9_0> <ram_i_8_0> <ram_i_7_0> <ram_i_6_0> <ram_i_4_0> <ram_i_2_0> 
INFO:Xst:2261 - The FF/Latch <ram_i_5_0> in Unit <RAM> is equivalent to the following 2 FFs/Latches, which will be removed : <ram_i_3_0> <ram_i_1_0> 
INFO:Xst:2261 - The FF/Latch <ram_i_30_4> in Unit <RAM> is equivalent to the following 24 FFs/Latches, which will be removed : <ram_i_29_4> <ram_i_28_4> <ram_i_27_4> <ram_i_26_4> <ram_i_25_4> <ram_i_24_4> <ram_i_23_4> <ram_i_22_4> <ram_i_21_4> <ram_i_20_4> <ram_i_19_4> <ram_i_18_4> <ram_i_17_4> <ram_i_15_4> <ram_i_14_4> <ram_i_12_4> <ram_i_11_4> <ram_i_9_4> <ram_i_8_4> <ram_i_7_4> <ram_i_6_4> <ram_i_5_4> <ram_i_3_4> <ram_i_2_4> 
INFO:Xst:2261 - The FF/Latch <ram_i_16_4> in Unit <RAM> is equivalent to the following 4 FFs/Latches, which will be removed : <ram_i_13_4> <ram_i_10_4> <ram_i_4_4> <ram_i_1_4> 
WARNING:Xst:1293 - FF/Latch <ram_i_31_0> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_31_1> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_31_2> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_31_3> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_31_4> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_30_0> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_30_1> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_30_2> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_30_3> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_30_4> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_27_1> has a constant value of 0 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_17_2> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_17_3> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_16_4> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_i_5_0> has a constant value of 1 in block <RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <ram_i_0_0> is equivalent to a wire in block <RAM>.
WARNING:Xst:1294 - Latch <ram_i_0_1> is equivalent to a wire in block <RAM>.
WARNING:Xst:1294 - Latch <ram_i_0_2> is equivalent to a wire in block <RAM>.
WARNING:Xst:1294 - Latch <ram_i_0_3> is equivalent to a wire in block <RAM>.
WARNING:Xst:1294 - Latch <ram_i_0_4> is equivalent to a wire in block <RAM>.
WARNING:Xst:2170 - Unit RAM : the following signal(s) form a combinatorial loop: dataOut<4>, Mmux_dataOut13, ram_i<0><4>, Mmux_dataOut12.
WARNING:Xst:2170 - Unit RAM : the following signal(s) form a combinatorial loop: Mmux_dataOut11, dataOut<3>, ram_i<0><3>, Mmux_dataOut10.
WARNING:Xst:2170 - Unit RAM : the following signal(s) form a combinatorial loop: ram_i<0><2>, Mmux_dataOut5, dataOut<2>, Mmux_dataOut8, Mmux_dataOut4.
WARNING:Xst:2170 - Unit RAM : the following signal(s) form a combinatorial loop: dataOut<1>, Mmux_dataOut2, ram_i<0><1>.
WARNING:Xst:2170 - Unit RAM : the following signal(s) form a combinatorial loop: Mmux_dataOut1, ram_i<0><0>, dataOut<0>, Mmux_dataOut.

Optimizing unit <CPU> ...

Optimizing unit <ALU> ...

Optimizing unit <RAM> ...
WARNING:Xst:2677 - Node <slow_clk> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 3.
FlipFlop instruction_reg_0 has been replicated 1 time(s)
FlipFlop instruction_reg_1 has been replicated 1 time(s)
FlipFlop instruction_reg_2 has been replicated 1 time(s)
FlipFlop instruction_reg_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 361
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 23
#      LUT2_D                      : 5
#      LUT2_L                      : 3
#      LUT3                        : 42
#      LUT3_D                      : 3
#      LUT3_L                      : 6
#      LUT4                        : 129
#      LUT4_D                      : 16
#      LUT4_L                      : 25
#      MUXCY                       : 35
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 82
#      FD                          : 25
#      FDE                         : 15
#      FDE_1                       : 42
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      146  out of   4656     3%  
 Number of Slice Flip Flops:             82  out of   9312     0%  
 Number of 4 input LUTs:                279  out of   9312     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.727ns (Maximum Frequency: 72.849MHz)
   Minimum input arrival time before clock: 11.240ns
   Maximum output required time after clock: 12.111ns
   Maximum combinational path delay: 11.098ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 13.727ns (frequency: 72.849MHz)
  Total number of paths / destination ports: 5091 / 139
-------------------------------------------------------------------------
Delay:               6.864ns (Levels of Logic = 4)
  Source:            instruction_reg_4 (FF)
  Destination:       reg_B_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: instruction_reg_4 to reg_B_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.591   1.438  instruction_reg_4 (instruction_reg_4)
     LUT4:I0->O            8   0.704   0.836  reg_B_cmp_eq00001 (reg_B_cmp_eq0000)
     LUT2:I1->O            2   0.704   0.451  reg_B_mux0000<4>1 (reg_B_mux0000<4>1)
     LUT4:I3->O            1   0.704   0.424  reg_B_mux0000<4>27_SW1 (N42)
     LUT4:I3->O            1   0.704   0.000  reg_B_mux0000<4>54 (reg_B_mux0000<4>)
     FDE_1:D                   0.308          reg_B_4
    ----------------------------------------
    Total                      6.864ns (3.715ns logic, 3.149ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 122 / 16
-------------------------------------------------------------------------
Offset:              11.240ns (Levels of Logic = 9)
  Source:            RESET (PAD)
  Destination:       processCount_2 (FF)
  Destination Clock: CLK falling

  Data Path: RESET to processCount_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.218   1.435  RESET_IBUF (RESET_IBUF)
     LUT2_L:I0->LO         1   0.704   0.104  u_ALU/zero197_SW0_F_SW0 (N217)
     LUT4:I3->O            1   0.704   0.499  u_ALU/zero197_SW0_F (N207)
     LUT3:I1->O            1   0.704   0.499  u_ALU/zero197_SW01 (N107)
     LUT4_L:I1->LO         1   0.704   0.104  u_ALU/zero275_SW0 (N47)
     LUT4:I3->O            2   0.704   0.482  u_ALU/zero275 (ZERO_OBUF)
     LUT4_D:I2->O          1   0.704   0.424  processCount_mux0002<0>110 (processCount_mux0002<0>110)
     LUT4_D:I3->O          3   0.704   0.535  processCount_mux0002<0>1101 (N01)
     LUT4:I3->O            1   0.704   0.000  processCount_mux0002<1>1 (processCount_mux0002<1>)
     FDE_1:D                   0.308          processCount_3
    ----------------------------------------
    Total                     11.240ns (7.158ns logic, 4.082ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 384 / 2
-------------------------------------------------------------------------
Offset:              12.111ns (Levels of Logic = 8)
  Source:            opcode_1 (FF)
  Destination:       ZERO (PAD)
  Source Clock:      CLK falling

  Data Path: opcode_1 to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           23   0.591   1.377  opcode_1 (opcode_1)
     LUT2_L:I0->LO         1   0.704   0.104  u_ALU/inResult_mux0000<0>_SW0 (N18)
     LUT4:I3->O            1   0.704   0.455  u_ALU/inResult_mux0000<0> (u_ALU/inResult_mux0000<0>)
     LUT3:I2->O            1   0.704   0.000  u_ALU/Maddsub_inResult_addsub0000_lut<0> (u_ALU/Maddsub_inResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  u_ALU/Maddsub_inResult_addsub0000_cy<0> (u_ALU/Maddsub_inResult_addsub0000_cy<0>)
     XORCY:CI->O           1   0.804   0.420  u_ALU/Maddsub_inResult_addsub0000_xor<1> (u_ALU/inResult_addsub0000<1>)
     MUXF5:S->O            2   0.739   0.622  u_ALU/inResult<1>120 (result<1>)
     LUT4:I0->O            2   0.704   0.447  u_ALU/zero275 (ZERO_OBUF)
     OBUF:I->O                 3.272          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                     12.111ns (8.686ns logic, 3.425ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               11.098ns (Levels of Logic = 7)
  Source:            RESET (PAD)
  Destination:       ZERO (PAD)

  Data Path: RESET to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.218   1.435  RESET_IBUF (RESET_IBUF)
     LUT2_L:I0->LO         1   0.704   0.104  u_ALU/zero197_SW0_F_SW0 (N217)
     LUT4:I3->O            1   0.704   0.499  u_ALU/zero197_SW0_F (N207)
     LUT3:I1->O            1   0.704   0.499  u_ALU/zero197_SW01 (N107)
     LUT4_L:I1->LO         1   0.704   0.104  u_ALU/zero275_SW0 (N47)
     LUT4:I3->O            2   0.704   0.447  u_ALU/zero275 (ZERO_OBUF)
     OBUF:I->O                 3.272          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                     11.098ns (8.010ns logic, 3.088ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 


Total memory usage is 545184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  242 (   0 filtered)
Number of infos    :   11 (   0 filtered)

