Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Oct 18 10:51:30 2017
| Host         : Msy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__0/Q (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__1/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__2/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__3/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__4/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__5/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_ADC_Test_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_OnlyExTrig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Sel_Work_Mode_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Select_Ramp_ADC_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Select_TDC_On_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Val_Evt_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Select_Main_Backup_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 555 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.241        0.000                      0                18231        0.057        0.000                      0                18206        3.250        0.000                       0                  7723  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
Clk_In                                                                                      {0.000 6.250}      12.500          80.000          
  clk_out1_PLL_40M                                                                          {0.000 12.500}     25.000          40.000          
  clk_out2_PLL_40M                                                                          {0.000 50.000}     100.000         10.000          
  clkfbout_PLL_40M                                                                          {0.000 12.500}     25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_In                                                                                            4.763        0.000                      0                 5490        0.057        0.000                      0                 5491        3.250        0.000                       0                  3429  
  clk_out1_PLL_40M                                                                               18.296        0.000                      0                  259        0.173        0.000                      0                  259       12.000        0.000                       0                   155  
  clk_out2_PLL_40M                                                                               80.518        0.000                      0                 6882        0.072        0.000                      0                 6882       49.500        0.000                       0                  3787  
  clkfbout_PLL_40M                                                                                                                                                                                                                           23.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.307        0.000                      0                  869        0.101        0.000                      0                  869       15.370        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_40M  Clk_In                  9.240        0.000                      0                   17        0.378        0.000                      0                    4  
clk_out2_PLL_40M  Clk_In                  4.651        0.000                      0                  228        0.154        0.000                      0                  215  
Clk_In            clk_out1_PLL_40M       11.451        0.000                      0                   13                                                                        
clk_out2_PLL_40M  clk_out1_PLL_40M       15.951        0.000                      0                  213        0.070        0.000                      0                  213  
Clk_In            clk_out2_PLL_40M        4.077        0.000                      0                 1261        0.085        0.000                      0                 1248  
clk_out1_PLL_40M  clk_out2_PLL_40M       17.833        0.000                      0                  213        0.066        0.000                      0                  213  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Clk_In                                                                                      Clk_In                                                                                            5.444        0.000                      0                  992        0.340        0.000                      0                  992  
**async_default**                                                                           Clk_In                                                                                      clk_out1_PLL_40M                                                                                  5.252        0.000                      0                   43        2.531        0.000                      0                   43  
**async_default**                                                                           clk_out1_PLL_40M                                                                            clk_out1_PLL_40M                                                                                 19.818        0.000                      0                  100        0.798        0.000                      0                  100  
**async_default**                                                                           clk_out2_PLL_40M                                                                            clk_out1_PLL_40M                                                                                 19.344        0.000                      0                  100        0.143        0.000                      0                  100  
**async_default**                                                                           Clk_In                                                                                      clk_out2_PLL_40M                                                                                  3.241        0.000                      0                 3561        0.073        0.000                      0                 3561  
**async_default**                                                                           clk_out1_PLL_40M                                                                            clk_out2_PLL_40M                                                                                 19.355        0.000                      0                  100        0.139        0.000                      0                  100  
**async_default**                                                                           clk_out2_PLL_40M                                                                            clk_out2_PLL_40M                                                                                 92.197        0.000                      0                  559        0.353        0.000                      0                  559  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.701        0.000                      0                  100        0.325        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.875ns (11.511%)  route 6.727ns (88.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 16.854 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.462     9.453    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X33Y134        LUT4 (Prop_lut4_I1_O)        0.260     9.713 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2/O
                         net (fo=17, routed)          2.264    11.977    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2_n_1
    SLICE_X44Y109        LUT6 (Prop_lut6_I2_O)        0.267    12.244 r  USB_Con_Inst/SlaveFifoRead_inst/Out_Set_Mask64[19]_i_1/O
                         net (fo=1, routed)           0.000    12.244    usb_command_interpreter_Inst/data_reg[8]_rep_41
    SLICE_X44Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.253    16.854    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X44Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/C
                         clock pessimism              0.159    17.013    
                         clock uncertainty           -0.035    16.977    
    SLICE_X44Y109        FDCE (Setup_fdce_C_D)        0.030    17.007    usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]
  -------------------------------------------------------------------
                         required time                         17.007    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Status_En_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 0.980ns (13.598%)  route 6.227ns (86.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 16.851 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.462     9.453    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X33Y134        LUT4 (Prop_lut4_I1_O)        0.260     9.713 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2/O
                         net (fo=17, routed)          0.961    10.674    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2_n_1
    SLICE_X41Y116        LUT6 (Prop_lut6_I5_O)        0.267    10.941 r  USB_Con_Inst/SlaveFifoRead_inst/Status_En_Out_i_2/O
                         net (fo=2, routed)           0.375    11.316    USB_Con_Inst/SlaveFifoRead_inst/Status_En_Out_reg_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I5_O)        0.105    11.421 r  USB_Con_Inst/SlaveFifoRead_inst/Status_En_Out_i_1/O
                         net (fo=1, routed)           0.429    11.850    usb_command_interpreter_Inst/data_reg[6]
    SLICE_X41Y114        FDPE                                         r  usb_command_interpreter_Inst/Status_En_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.250    16.851    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y114        FDPE                                         r  usb_command_interpreter_Inst/Status_En_Out_reg/C
                         clock pessimism              0.159    17.010    
                         clock uncertainty           -0.035    16.974    
    SLICE_X41Y114        FDPE (Setup_fdpe_C_CE)      -0.168    16.806    usb_command_interpreter_Inst/Status_En_Out_reg
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 0.768ns (10.832%)  route 6.322ns (89.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 16.858 - 12.500 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.378     4.638    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y85         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.379     5.017 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]/Q
                         net (fo=119, routed)         4.737     9.754    USB_Con_Inst/SlaveFifoRead_inst/Q[6]
    SLICE_X36Y131        LUT4 (Prop_lut4_I0_O)        0.119     9.873 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[59]_i_2/O
                         net (fo=13, routed)          0.723    10.595    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[59]_i_2_n_1
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.270    10.865 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[8]_i_1/O
                         net (fo=3, routed)           0.862    11.727    usb_command_interpreter_Inst/data_reg[10]_1[7]
    SLICE_X36Y148        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.257    16.858    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X36Y148        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/C
                         clock pessimism              0.159    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X36Y148        FDCE (Setup_fdce_C_D)       -0.217    16.764    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 0.875ns (11.954%)  route 6.445ns (88.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 16.854 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.462     9.453    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X33Y134        LUT4 (Prop_lut4_I1_O)        0.260     9.713 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2/O
                         net (fo=17, routed)          1.982    11.695    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2_n_1
    SLICE_X44Y109        LUT6 (Prop_lut6_I2_O)        0.267    11.962 r  USB_Con_Inst/SlaveFifoRead_inst/Out_Set_Mask64[23]_i_1/O
                         net (fo=1, routed)           0.000    11.962    usb_command_interpreter_Inst/data_reg[8]_rep_38
    SLICE_X44Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.253    16.854    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X44Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/C
                         clock pessimism              0.159    17.013    
                         clock uncertainty           -0.035    16.977    
    SLICE_X44Y109        FDCE (Setup_fdce_C_D)        0.032    17.009    usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.872ns (11.954%)  route 6.422ns (88.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 16.857 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.632     9.623    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X35Y134        LUT4 (Prop_lut4_I3_O)        0.249     9.872 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[142]_i_2/O
                         net (fo=11, routed)          1.790    11.662    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[142]_i_2_n_1
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.275    11.937 r  USB_Con_Inst/SlaveFifoRead_inst/Out_Set_Mask64[55]_i_1/O
                         net (fo=1, routed)           0.000    11.937    usb_command_interpreter_Inst/data_reg[8]_rep_8
    SLICE_X36Y108        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.256    16.857    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X36Y108        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/C
                         clock pessimism              0.159    17.016    
                         clock uncertainty           -0.035    16.980    
    SLICE_X36Y108        FDCE (Setup_fdce_C_D)        0.032    17.012    usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]
  -------------------------------------------------------------------
                         required time                         17.012    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 0.876ns (12.472%)  route 6.148ns (87.528%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 16.847 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.462     9.453    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X33Y134        LUT4 (Prop_lut4_I1_O)        0.260     9.713 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2/O
                         net (fo=17, routed)          1.013    10.725    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2_n_1
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.268    10.993 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[106]_i_1/O
                         net (fo=2, routed)           0.673    11.666    usb_command_interpreter_Inst/data_reg[10]_1[105]
    SLICE_X32Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.246    16.847    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X32Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/C
                         clock pessimism              0.159    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X32Y122        FDCE (Setup_fdce_C_D)       -0.225    16.745    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.876ns (12.525%)  route 6.118ns (87.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.462     9.453    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X33Y134        LUT4 (Prop_lut4_I1_O)        0.260     9.713 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2/O
                         net (fo=17, routed)          1.013    10.725    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2_n_1
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.268    10.993 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[106]_i_1/O
                         net (fo=2, routed)           0.643    11.636    usb_command_interpreter_Inst/data_reg[10]_1[105]
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.247    16.848    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/C
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X29Y122        FDCE (Setup_fdce_C_D)       -0.253    16.718    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.768ns (10.969%)  route 6.233ns (89.031%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 16.859 - 12.500 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.378     4.638    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y85         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.379     5.017 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]/Q
                         net (fo=119, routed)         4.737     9.754    USB_Con_Inst/SlaveFifoRead_inst/Q[6]
    SLICE_X36Y131        LUT4 (Prop_lut4_I0_O)        0.119     9.873 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[59]_i_2/O
                         net (fo=13, routed)          0.723    10.595    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[59]_i_2_n_1
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.270    10.865 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[8]_i_1/O
                         net (fo=3, routed)           0.773    11.639    usb_command_interpreter_Inst/data_reg[10]_1[7]
    SLICE_X33Y149        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.258    16.859    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X33Y149        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/C
                         clock pessimism              0.159    17.018    
                         clock uncertainty           -0.035    16.982    
    SLICE_X33Y149        FDCE (Setup_fdce_C_D)       -0.214    16.768    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]
  -------------------------------------------------------------------
                         required time                         16.768    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.875ns (12.155%)  route 6.324ns (87.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 16.854 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.462     9.453    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X33Y134        LUT4 (Prop_lut4_I1_O)        0.260     9.713 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2/O
                         net (fo=17, routed)          1.862    11.574    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[174]_i_2_n_1
    SLICE_X43Y109        LUT6 (Prop_lut6_I2_O)        0.267    11.841 r  USB_Con_Inst/SlaveFifoRead_inst/Out_Set_Mask64[31]_i_1/O
                         net (fo=1, routed)           0.000    11.841    usb_command_interpreter_Inst/data_reg[8]_rep_31
    SLICE_X43Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.253    16.854    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/C
                         clock pessimism              0.159    17.013    
                         clock uncertainty           -0.035    16.977    
    SLICE_X43Y109        FDCE (Setup_fdce_C_D)        0.032    17.009    usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.872ns (12.110%)  route 6.329ns (87.890%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 16.857 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X29Y91         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]/Q
                         net (fo=135, routed)         4.632     9.623    USB_Con_Inst/SlaveFifoRead_inst/Q[5]
    SLICE_X35Y134        LUT4 (Prop_lut4_I3_O)        0.249     9.872 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[142]_i_2/O
                         net (fo=11, routed)          1.697    11.568    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[142]_i_2_n_1
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.275    11.843 r  USB_Con_Inst/SlaveFifoRead_inst/Out_Set_Mask64[63]_i_1/O
                         net (fo=1, routed)           0.000    11.843    usb_command_interpreter_Inst/data_reg[8]_rep_0
    SLICE_X33Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.256    16.857    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X33Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/C
                         clock pessimism              0.159    17.016    
                         clock uncertainty           -0.035    16.980    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)        0.033    17.013    usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.565     1.537    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.103     1.804    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][18]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.875     2.094    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.593    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.748    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][72]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.565     1.537    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][72]/Q
                         net (fo=1, routed)           0.104     1.805    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][16]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.875     2.094    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.593    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.748    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/Q
                         net (fo=1, routed)           0.261     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[0]
    SLICE_X53Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.819     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                         clock pessimism             -0.251     1.786    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.148ns (58.621%)  route 0.104ns (41.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.565     1.537    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/Q
                         net (fo=1, routed)           0.104     1.789    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][22]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.875     2.094    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.593    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.102     1.695    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.226%)  route 0.106ns (41.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.565     1.537    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][76]/Q
                         net (fo=1, routed)           0.106     1.791    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][20]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.875     2.094    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.593    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.102     1.695    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.734%)  route 0.290ns (67.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.565     1.537    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X47Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.290     1.968    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/Q[11]
    SLICE_X51Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.832     2.050    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X51Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism             -0.246     1.804    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.063     1.867    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.340%)  route 0.219ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.563     1.535    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X46Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     1.683 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.219     1.902    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/shift_en_reg[0]
    SLICE_X46Y98         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.836     2.054    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/s_dclk_o
    SLICE_X46Y98         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                         clock pessimism             -0.246     1.808    
    SLICE_X46Y98         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.801    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.558     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X55Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.108     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X54Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.825     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.500     1.543    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.558     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.100     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X54Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.826     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.544    
    SLICE_X54Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.873%)  route 0.280ns (60.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.562     1.534    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/Q
                         net (fo=1, routed)           0.280     1.955    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[10]
    SLICE_X52Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1/O
                         net (fo=1, routed)           0.000     2.000    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[10]
    SLICE_X52Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.827     2.045    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
                         clock pessimism             -0.251     1.794    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.091     1.885    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_In
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Clk_In }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         12.500      10.028     RAMB36_X1Y18    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         12.500      10.028     RAMB36_X1Y18    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         12.500      10.028     RAMB36_X1Y17    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         12.500      10.028     RAMB36_X1Y17    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         12.500      10.028     RAMB18_X1Y40    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         12.500      10.028     RAMB18_X1Y40    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         12.500      10.028     RAMB36_X1Y19    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         12.500      10.028     RAMB36_X1Y19    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y14    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        12.500      40.133     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         6.250       5.120      SLICE_X54Y84    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       18.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.296ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.643ns (12.771%)  route 4.392ns (87.229%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 30.492 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.569    10.598    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.105    10.703 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.379    12.082    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.599    30.492    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.391    30.884    
                         clock uncertainty           -0.119    30.765    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.378    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.378    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                 18.296    

Slack (MET) :             18.399ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.643ns (13.134%)  route 4.253ns (86.866%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 30.456 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.427    10.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.105    10.561 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.382    11.943    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562    30.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.391    30.847    
                         clock uncertainty           -0.119    30.729    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.342    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.342    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                 18.399    

Slack (MET) :             18.436ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.371ns (20.980%)  route 5.164ns (79.020%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 31.426 - 25.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.562     6.846    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.379     7.225 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.542     9.768    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.105     9.873 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     9.873    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.317 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.508 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.810    11.318    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X8Y76          LUT5 (Prop_lut5_I1_O)        0.252    11.570 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.812    13.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.532    31.426    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.540    31.966    
                         clock uncertainty           -0.119    31.848    
    SLICE_X8Y76          FDPE (Setup_fdpe_C_D)       -0.030    31.818    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         31.818    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                 18.436    

Slack (MET) :             18.560ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 1.371ns (21.387%)  route 5.039ns (78.613%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 31.426 - 25.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.562     6.846    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.379     7.225 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.542     9.768    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.105     9.873 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     9.873    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.317 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.508 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.810    11.318    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X8Y76          LUT5 (Prop_lut5_I1_O)        0.252    11.570 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.687    13.257    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.532    31.426    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.540    31.966    
                         clock uncertainty           -0.119    31.848    
    SLICE_X8Y76          FDPE (Setup_fdpe_C_D)       -0.031    31.817    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         31.817    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 18.560    

Slack (MET) :             18.629ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 0.643ns (13.005%)  route 4.301ns (86.995%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.427    10.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.105    10.561 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.430    11.991    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.786    30.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.446    31.126    
                         clock uncertainty           -0.119    31.007    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.620    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 18.629    

Slack (MET) :             18.808ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.643ns (12.721%)  route 4.412ns (87.279%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.435    10.464    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.105    10.569 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.533    12.102    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076    30.970    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.446    31.416    
                         clock uncertainty           -0.119    31.297    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.910    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.910    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                 18.808    

Slack (MET) :             19.346ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.538ns (13.939%)  route 3.322ns (86.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 30.456 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.877    10.907    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562    30.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.391    30.847    
                         clock uncertainty           -0.119    30.729    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    30.253    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.253    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                 19.346    

Slack (MET) :             19.515ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.538ns (14.437%)  route 3.189ns (85.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 30.492 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.744    10.774    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.599    30.492    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.391    30.884    
                         clock uncertainty           -0.119    30.765    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    30.289    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.289    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                 19.515    

Slack (MET) :             19.557ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.538ns (12.758%)  route 3.679ns (87.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433     7.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444     8.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105     9.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.235    11.264    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076    30.970    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.446    31.416    
                         clock uncertainty           -0.119    31.297    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    30.821    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.821    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 19.557    

Slack (MET) :             19.738ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.348ns (10.495%)  route 2.968ns (89.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 30.456 - 25.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762     7.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.348     7.395 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=6, routed)           2.968    10.363    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562    30.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.391    30.847    
                         clock uncertainty           -0.119    30.729    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.627    30.102    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.102    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                 19.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.585%)  route 0.121ns (39.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.537    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/Q
                         net (fo=9, routed)           0.121     1.799    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[9]
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  Readout_Dout_Inst/Sig_Parallel_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.844    Readout_Dout_Inst/Sig_Parallel_Data[7]_i_1_n_1
    SLICE_X8Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X8Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/C
                         clock pessimism             -0.502     1.550    
    SLICE_X8Y80          FDCE (Hold_fdce_C_D)         0.121     1.671    Readout_Dout_Inst/Sig_Parallel_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.597%)  route 0.143ns (43.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.563     1.535    Readout_Dout_Inst/clk_out1
    SLICE_X9Y78          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/Q
                         net (fo=8, routed)           0.143     1.818    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[6]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  Readout_Dout_Inst/Sig_Parallel_Data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    Readout_Dout_Inst/Sig_Parallel_Data[4]_i_1_n_1
    SLICE_X9Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.833     2.051    Readout_Dout_Inst/clk_out1
    SLICE_X9Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[4]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.091     1.641    Readout_Dout_Inst/Sig_Parallel_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Cnt_Receive_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Cnt_2_16_Delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.715%)  route 0.137ns (39.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.563     1.535    Readout_Dout_Inst/clk_out1
    SLICE_X10Y78         FDCE                                         r  Readout_Dout_Inst/Cnt_Receive_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Readout_Dout_Inst/Cnt_Receive_reg[0]/Q
                         net (fo=27, routed)          0.137     1.836    Readout_Dout_Inst/Cnt_Receive_reg__0[0]
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.048     1.884 r  Readout_Dout_Inst/Cnt_2_16_Delay_i_1/O
                         net (fo=1, routed)           0.000     1.884    Readout_Dout_Inst/Cnt_2_16
    SLICE_X11Y78         FDRE                                         r  Readout_Dout_Inst/Cnt_2_16_Delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.832     2.050    Readout_Dout_Inst/clk_out1
    SLICE_X11Y78         FDRE                                         r  Readout_Dout_Inst/Cnt_2_16_Delay_reg/C
                         clock pessimism             -0.502     1.548    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.105     1.653    Readout_Dout_Inst/Cnt_2_16_Delay_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.537    Readout_Dout_Inst/clk_out1
    SLICE_X10Y80         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDCE (Prop_fdce_C_Q)         0.164     1.701 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/Q
                         net (fo=2, routed)           0.148     1.849    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[0]
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray[0]_i_1_n_1
    SLICE_X10Y80         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X10Y80         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
                         clock pessimism             -0.515     1.537    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.121     1.658    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.992%)  route 0.186ns (50.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.563     1.535    Readout_Dout_Inst/clk_out1
    SLICE_X9Y78          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[7]/Q
                         net (fo=9, routed)           0.186     1.862    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[7]
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  Readout_Dout_Inst/Sig_Parallel_Data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.907    Readout_Dout_Inst/Sig_Parallel_Data[6]_i_1_n_1
    SLICE_X11Y79         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.833     2.051    Readout_Dout_Inst/clk_out1
    SLICE_X11Y79         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[6]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.092     1.663    Readout_Dout_Inst/Sig_Parallel_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.723%)  route 0.200ns (51.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.537    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/Q
                         net (fo=9, routed)           0.200     1.878    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[9]
    SLICE_X11Y79         LUT4 (Prop_lut4_I2_O)        0.049     1.927 r  Readout_Dout_Inst/Sig_Parallel_Data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.927    Readout_Dout_Inst/Sig_Parallel_Data[9]_i_1_n_1
    SLICE_X11Y79         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.833     2.051    Readout_Dout_Inst/clk_out1
    SLICE_X11Y79         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[9]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.107     1.678    Readout_Dout_Inst/Sig_Parallel_Data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.268%)  route 0.176ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.564     1.536    Readout_Dout_Inst/clk_out1
    SLICE_X8Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.700 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[5]/Q
                         net (fo=7, routed)           0.176     1.876    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[5]
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  Readout_Dout_Inst/Sig_Parallel_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.921    Readout_Dout_Inst/Sig_Parallel_Data[3]_i_1_n_1
    SLICE_X8Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X8Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Hold_fdce_C_D)         0.121     1.672    Readout_Dout_Inst/Sig_Parallel_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Dout_Reg_Delay_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.449%)  route 0.190ns (50.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.537    Readout_Dout_Inst/clk_out1
    SLICE_X11Y80         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_Delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.678 f  Readout_Dout_Inst/Dout_Reg_Delay_reg/Q
                         net (fo=16, routed)          0.190     1.868    Readout_Dout_Inst/Dout_Reg_Delay
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray[4]_i_1/O
                         net (fo=1, routed)           0.000     1.913    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray[4]_i_1_n_1
    SLICE_X9Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.833     2.051    Readout_Dout_Inst/clk_out1
    SLICE_X9Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.092     1.663    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Dout_Reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Dout_Reg_Delay_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.724%)  route 0.173ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.537    Readout_Dout_Inst/clk_out1
    SLICE_X10Y80         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  Readout_Dout_Inst/Dout_Reg_reg/Q
                         net (fo=1, routed)           0.173     1.873    Readout_Dout_Inst/Dout_Reg
    SLICE_X11Y80         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_Delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X11Y80         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_Delay_reg/C
                         clock pessimism             -0.502     1.550    
    SLICE_X11Y80         FDPE (Hold_fdpe_C_D)         0.070     1.620    Readout_Dout_Inst/Dout_Reg_Delay_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.191%)  route 0.200ns (51.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.537    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/Q
                         net (fo=9, routed)           0.200     1.878    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_1_[9]
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.923 r  Readout_Dout_Inst/Sig_Parallel_Data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.923    Readout_Dout_Inst/Sig_Parallel_Data[8]_i_1_n_1
    SLICE_X11Y79         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.833     2.051    Readout_Dout_Inst/clk_out1
    SLICE_X11Y79         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[8]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.092     1.663    Readout_Dout_Inst/Sig_Parallel_Data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y14    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1   PLL_40M_Inst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y136   ODDR_Clk_40M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X10Y76    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X10Y76    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X10Y76    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y72     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X11Y75    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y75    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y73     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y73     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y80    Readout_Dout_Inst/Dout_Reg_Delay_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X10Y80    Readout_Dout_Inst/Dout_Reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X11Y81    Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y80    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y80     Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y80     Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y80    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y80     Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       80.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.518ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1536]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 0.538ns (2.819%)  route 18.549ns (97.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 104.334 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.919    23.697    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y123        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1536]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.233   104.334    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y123        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1536]/C
                         clock pessimism              0.166   104.500    
                         clock uncertainty           -0.149   104.351    
    SLICE_X60Y123        FDCE (Setup_fdce_C_CE)      -0.136   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1536]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -23.697    
  -------------------------------------------------------------------
                         slack                                 80.518    

Slack (MET) :             80.518ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1541]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 0.538ns (2.819%)  route 18.549ns (97.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 104.334 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.919    23.697    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y123        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1541]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.233   104.334    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y123        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1541]/C
                         clock pessimism              0.166   104.500    
                         clock uncertainty           -0.149   104.351    
    SLICE_X60Y123        FDPE (Setup_fdpe_C_CE)      -0.136   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1541]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -23.697    
  -------------------------------------------------------------------
                         slack                                 80.518    

Slack (MET) :             80.518ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1543]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 0.538ns (2.819%)  route 18.549ns (97.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 104.334 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.919    23.697    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y123        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1543]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.233   104.334    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y123        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1543]/C
                         clock pessimism              0.166   104.500    
                         clock uncertainty           -0.149   104.351    
    SLICE_X60Y123        FDCE (Setup_fdce_C_CE)      -0.136   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1543]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -23.697    
  -------------------------------------------------------------------
                         slack                                 80.518    

Slack (MET) :             80.518ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1544]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 0.538ns (2.819%)  route 18.549ns (97.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 104.334 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.919    23.697    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y123        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1544]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.233   104.334    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y123        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1544]/C
                         clock pessimism              0.166   104.500    
                         clock uncertainty           -0.149   104.351    
    SLICE_X60Y123        FDCE (Setup_fdce_C_CE)      -0.136   104.215    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1544]
  -------------------------------------------------------------------
                         required time                        104.215    
                         arrival time                         -23.697    
  -------------------------------------------------------------------
                         slack                                 80.518    

Slack (MET) :             80.664ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1414]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 0.538ns (2.841%)  route 18.402ns (97.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 104.333 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.771    23.550    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1414]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.232   104.333    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1414]/C
                         clock pessimism              0.166   104.499    
                         clock uncertainty           -0.149   104.350    
    SLICE_X60Y125        FDCE (Setup_fdce_C_CE)      -0.136   104.214    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1414]
  -------------------------------------------------------------------
                         required time                        104.214    
                         arrival time                         -23.550    
  -------------------------------------------------------------------
                         slack                                 80.664    

Slack (MET) :             80.664ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1422]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 0.538ns (2.841%)  route 18.402ns (97.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 104.333 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.771    23.550    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1422]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.232   104.333    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1422]/C
                         clock pessimism              0.166   104.499    
                         clock uncertainty           -0.149   104.350    
    SLICE_X60Y125        FDCE (Setup_fdce_C_CE)      -0.136   104.214    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1422]
  -------------------------------------------------------------------
                         required time                        104.214    
                         arrival time                         -23.550    
  -------------------------------------------------------------------
                         slack                                 80.664    

Slack (MET) :             80.664ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1494]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 0.538ns (2.841%)  route 18.402ns (97.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 104.333 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.771    23.550    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1494]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.232   104.333    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1494]/C
                         clock pessimism              0.166   104.499    
                         clock uncertainty           -0.149   104.350    
    SLICE_X60Y125        FDCE (Setup_fdce_C_CE)      -0.136   104.214    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1494]
  -------------------------------------------------------------------
                         required time                        104.214    
                         arrival time                         -23.550    
  -------------------------------------------------------------------
                         slack                                 80.664    

Slack (MET) :             80.664ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1502]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 0.538ns (2.841%)  route 18.402ns (97.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 104.333 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.771    23.550    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1502]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.232   104.333    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1502]/C
                         clock pessimism              0.166   104.499    
                         clock uncertainty           -0.149   104.350    
    SLICE_X60Y125        FDCE (Setup_fdce_C_CE)      -0.136   104.214    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1502]
  -------------------------------------------------------------------
                         required time                        104.214    
                         arrival time                         -23.550    
  -------------------------------------------------------------------
                         slack                                 80.664    

Slack (MET) :             80.842ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[187]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 0.538ns (2.872%)  route 18.195ns (97.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 104.336 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.565    23.343    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X63Y125        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[187]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.235   104.336    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X63Y125        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[187]_P/C
                         clock pessimism              0.166   104.502    
                         clock uncertainty           -0.149   104.353    
    SLICE_X63Y125        FDPE (Setup_fdpe_C_CE)      -0.168   104.185    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[187]_P
  -------------------------------------------------------------------
                         required time                        104.185    
                         arrival time                         -23.343    
  -------------------------------------------------------------------
                         slack                                 80.842    

Slack (MET) :             80.969ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[180]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        18.607ns  (logic 0.538ns (2.891%)  route 18.069ns (97.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 104.337 - 100.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.350     4.610    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y117        FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.433     5.043 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)        9.630    14.673    Prepare_Probe_Register_Inst/State[0]
    SLICE_X37Y152        LUT2 (Prop_lut2_I1_O)        0.105    14.778 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)        8.438    23.217    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_1
    SLICE_X63Y126        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[180]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.236   104.337    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X63Y126        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[180]_P/C
                         clock pessimism              0.166   104.503    
                         clock uncertainty           -0.149   104.354    
    SLICE_X63Y126        FDPE (Setup_fdpe_C_CE)      -0.168   104.186    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[180]_P
  -------------------------------------------------------------------
                         required time                        104.186    
                         arrival time                         -23.217    
  -------------------------------------------------------------------
                         slack                                 80.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.767%)  route 0.167ns (54.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.559     1.531    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y116        FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDCE (Prop_fdce_C_Q)         0.141     1.672 r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.167     1.839    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]
    RAMB18_X1Y46         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.866     2.084    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.584    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.767    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[72]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.899%)  route 0.267ns (56.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.572     1.544    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y102        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.708 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[72]/Q
                         net (fo=1, routed)           0.267     1.975    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/p_0_in[7]
    SLICE_X12Y94         LUT4 (Prop_lut4_I2_O)        0.045     2.020 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din[8]_i_1/O
                         net (fo=1, routed)           0.000     2.020    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din[8]_i_1_n_1
    SLICE_X12Y94         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.844     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y94         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[8]/C
                         clock pessimism             -0.246     1.816    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121     1.937    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1283]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1291]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.637%)  route 0.283ns (60.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.549     1.521    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y125        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1283]/Q
                         net (fo=1, routed)           0.283     1.945    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_1_[1283]
    SLICE_X58Y126        LUT3 (Prop_lut3_I2_O)        0.045     1.990 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1291]_i_1/O
                         net (fo=1, routed)           0.000     1.990    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1291]
    SLICE_X58Y126        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1291]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.817     2.036    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X58Y126        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1291]/C
                         clock pessimism             -0.251     1.785    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.120     1.905    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1291]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[594]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[602]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.629%)  route 0.283ns (60.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.557     1.529    Prepare_Register_Inst/clk_out2
    SLICE_X51Y115        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  Prepare_Register_Inst/Para616_Shiftreg_reg[594]/Q
                         net (fo=1, routed)           0.283     1.953    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[594]
    SLICE_X54Y115        LUT3 (Prop_lut3_I2_O)        0.045     1.998 r  Prepare_Register_Inst/Para616_Shiftreg[602]_i_1/O
                         net (fo=1, routed)           0.000     1.998    Prepare_Register_Inst/Para616_Shiftreg[602]
    SLICE_X54Y115        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[602]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.823     2.042    Prepare_Register_Inst/clk_out2
    SLICE_X54Y115        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[602]/C
                         clock pessimism             -0.251     1.791    
    SLICE_X54Y115        FDCE (Hold_fdce_C_D)         0.120     1.911    Prepare_Register_Inst/Para616_Shiftreg_reg[602]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[271]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[279]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.356%)  route 0.322ns (60.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.562     1.534    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X56Y148        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDCE (Prop_fdce_C_Q)         0.164     1.698 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[271]/Q
                         net (fo=1, routed)           0.322     2.020    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_1_[271]
    SLICE_X52Y150        LUT3 (Prop_lut3_I1_O)        0.045     2.065 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[279]_i_1/O
                         net (fo=1, routed)           0.000     2.065    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[279]
    SLICE_X52Y150        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[279]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.917     2.135    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y150        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[279]/C
                         clock pessimism             -0.251     1.884    
    SLICE_X52Y150        FDCE (Hold_fdce_C_D)         0.091     1.975    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[279]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.533%)  route 0.297ns (61.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.572     1.544    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X13Y100        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141     1.685 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[67]/Q
                         net (fo=1, routed)           0.297     1.982    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/p_0_in[2]
    SLICE_X12Y94         LUT4 (Prop_lut4_I2_O)        0.045     2.027 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din[3]_i_1/O
                         net (fo=1, routed)           0.000     2.027    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din[3]_i_1_n_1
    SLICE_X12Y94         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.844     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y94         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]/C
                         clock pessimism             -0.246     1.816    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121     1.937    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[216]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[224]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.165%)  route 0.266ns (58.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.556     1.528    Prepare_Register_Inst/clk_out2
    SLICE_X53Y113        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.669 r  Prepare_Register_Inst/Para616_Shiftreg_reg[216]/Q
                         net (fo=3, routed)           0.266     1.935    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[216]
    SLICE_X48Y114        LUT4 (Prop_lut4_I1_O)        0.045     1.980 r  Prepare_Register_Inst/Para616_Shiftreg[224]_P_i_1/O
                         net (fo=1, routed)           0.000     1.980    Prepare_Register_Inst/Para616_Shiftreg[224]
    SLICE_X48Y114        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[224]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.827     2.046    Prepare_Register_Inst/clk_out2
    SLICE_X48Y114        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[224]_P/C
                         clock pessimism             -0.251     1.795    
    SLICE_X48Y114        FDPE (Hold_fdpe_C_D)         0.092     1.887    Prepare_Register_Inst/Para616_Shiftreg_reg[224]_P
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[75]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.572     1.544    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y102        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.708 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[75]/Q
                         net (fo=1, routed)           0.277     1.985    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/p_0_in[10]
    SLICE_X12Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.030 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din[11]_i_1/O
                         net (fo=1, routed)           0.000     2.030    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din[11]_i_1_n_1
    SLICE_X12Y96         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.844     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y96         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[11]/C
                         clock pessimism             -0.246     1.816    
    SLICE_X12Y96         FDCE (Hold_fdce_C_D)         0.120     1.936    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Fifo_Din_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Read_Register_Set_Inst/Sig_Ck_Read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Read_Register_Set_Inst/Cnt_Sent_Bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.227ns (50.153%)  route 0.226ns (49.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.548     1.520    Read_Register_Set_Inst/clk_out2
    SLICE_X52Y123        FDCE                                         r  Read_Register_Set_Inst/Sig_Ck_Read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDCE (Prop_fdce_C_Q)         0.128     1.648 r  Read_Register_Set_Inst/Sig_Ck_Read_reg/Q
                         net (fo=10, routed)          0.226     1.874    Read_Register_Set_Inst/Out_Ck_Read_OBUF
    SLICE_X47Y123        LUT3 (Prop_lut3_I1_O)        0.099     1.973 r  Read_Register_Set_Inst/Cnt_Sent_Bit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Read_Register_Set_Inst/p_0_in[0]
    SLICE_X47Y123        FDCE                                         r  Read_Register_Set_Inst/Cnt_Sent_Bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.817     2.036    Read_Register_Set_Inst/clk_out2
    SLICE_X47Y123        FDCE                                         r  Read_Register_Set_Inst/Cnt_Sent_Bit_reg[0]/C
                         clock pessimism             -0.251     1.785    
    SLICE_X47Y123        FDCE (Hold_fdce_C_D)         0.092     1.877    Read_Register_Set_Inst/Cnt_Sent_Bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[593]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[601]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.475%)  route 0.241ns (53.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.558     1.530    Prepare_Register_Inst/clk_out2
    SLICE_X46Y115        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.164     1.694 r  Prepare_Register_Inst/Para616_Shiftreg_reg[593]/Q
                         net (fo=1, routed)           0.241     1.935    Prepare_Register_Inst/Para616_Shiftreg_reg_n_1_[593]
    SLICE_X53Y115        LUT3 (Prop_lut3_I2_O)        0.045     1.980 r  Prepare_Register_Inst/Para616_Shiftreg[601]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Prepare_Register_Inst/Para616_Shiftreg[601]
    SLICE_X53Y115        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[601]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.823     2.042    Prepare_Register_Inst/clk_out2
    SLICE_X53Y115        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[601]/C
                         clock pessimism             -0.251     1.791    
    SLICE_X53Y115        FDCE (Hold_fdce_C_D)         0.092     1.883    Prepare_Register_Inst/Para616_Shiftreg_reg[601]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_40M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y14    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y46    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y46    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   PLL_40M_Inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y140   ODDR_Clk_10M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X28Y83    Auto_TA_Scan_Inst/In_Start_Scan_Delay1_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y103    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y103    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y131   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1448]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X64Y130   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1453]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X63Y130   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1456]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y127   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[72]_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y110   Prepare_Register_Inst/Para616_Shiftreg_reg[313]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y115   Prepare_Register_Inst/Para616_Shiftreg_reg[316]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y111   Prepare_Register_Inst/Para616_Shiftreg_reg[320]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y110   Prepare_Register_Inst/Para616_Shiftreg_reg[321]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y83    Auto_TA_Scan_Inst/In_Start_Scan_Delay1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y83    Auto_TA_Scan_Inst/In_Start_Scan_Delay2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X7Y92     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y92     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y92     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X61Y126   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1446]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X61Y126   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1454]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40M
  To Clock:  clkfbout_PLL_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y5   PLL_40M_Inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.239ns (21.773%)  route 4.451ns (78.227%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.717     8.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y76         LUT3 (Prop_lut3_I1_O)        0.105     8.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.258    35.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.299    36.005    
                         clock uncertainty           -0.035    35.970    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.076    36.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.046    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                 27.307    

Slack (MET) :             27.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.239ns (22.128%)  route 4.360ns (77.872%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 35.707 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.626     8.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.105     8.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.259    35.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.317    36.024    
                         clock uncertainty           -0.035    35.989    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.030    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.019    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 27.371    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.239ns (22.141%)  route 4.357ns (77.859%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 35.707 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.623     8.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.105     8.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.259    35.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.317    36.024    
                         clock uncertainty           -0.035    35.989    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.032    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                 27.377    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.239ns (22.406%)  route 4.291ns (77.594%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 35.707 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.557     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.105     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.259    35.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.317    36.024    
                         clock uncertainty           -0.035    35.989    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.032    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 27.443    

Slack (MET) :             27.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.239ns (22.418%)  route 4.288ns (77.582%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 35.707 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.554     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.105     8.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.259    35.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.317    36.024    
                         clock uncertainty           -0.035    35.989    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.033    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.022    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                 27.447    

Slack (MET) :             27.539ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.239ns (22.792%)  route 4.197ns (77.208%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.987     7.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I4_O)        0.105     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3/O
                         net (fo=2, routed)           0.662     8.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I5_O)        0.105     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.317    36.026    
                         clock uncertainty           -0.035    35.991    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)        0.032    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.023    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                 27.539    

Slack (MET) :             27.539ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.239ns (22.802%)  route 4.195ns (77.198%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.987     7.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I4_O)        0.105     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3/O
                         net (fo=2, routed)           0.660     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I5_O)        0.105     8.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.317    36.026    
                         clock uncertainty           -0.035    35.991    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)        0.030    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                 27.539    

Slack (MET) :             27.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 1.239ns (22.711%)  route 4.216ns (77.289%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.482     8.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y76         LUT3 (Prop_lut3_I1_O)        0.105     8.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.258    35.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.299    36.005    
                         clock uncertainty           -0.035    35.970    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.074    36.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.044    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 27.540    

Slack (MET) :             27.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.239ns (22.949%)  route 4.160ns (77.051%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 35.707 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           1.186     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     7.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.426     8.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.105     8.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.259    35.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.341    36.048    
                         clock uncertainty           -0.035    36.013    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.030    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 27.596    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.239ns (24.023%)  route 3.918ns (75.977%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.705 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=51, routed)          1.761     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.105     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.787     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.105     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.628     7.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I4_O)        0.105     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.742     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.105     8.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.299    36.004    
                         clock uncertainty           -0.035    35.969    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)        0.072    36.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.041    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 27.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.119     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X56Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.381     1.355    
    SLICE_X56Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X61Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X61Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X61Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.395     1.343    
    SLICE_X61Y90         FDCE (Hold_fdce_C_D)         0.075     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X61Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X61Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X61Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.343    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.071     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X61Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_0[0]
    SLICE_X61Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X61Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.395     1.344    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.071     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.327%)  route 0.071ns (35.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.128     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.071     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X56Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.831     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.381     1.354    
    SLICE_X56Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     1.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/Q
                         net (fo=4, routed)           0.057     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/C
                         clock pessimism             -0.392     1.336    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.066     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X41Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.067     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X41Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.823     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X41Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.393     1.334    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.075     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.189ns (67.634%)  route 0.090ns (32.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X55Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/Q
                         net (fo=1, routed)           0.090     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[15]
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.048     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[14]_i_1/O
                         net (fo=1, routed)           0.000     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X54Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.822     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X54Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism             -0.379     1.347    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.131     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.445%)  route 0.086ns (31.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/Q
                         net (fo=5, routed)           0.086     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.379     1.350    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.270%)  route 0.097ns (40.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X63Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/in0[0]
    SLICE_X62Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/m_bscan_tck[0]
    SLICE_X62Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.381     1.356    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.085     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X58Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X60Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X60Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X60Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X60Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X60Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X61Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X60Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X60Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        9.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.240ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.484ns (17.538%)  route 2.276ns (82.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 16.859 - 12.500 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.378     4.638    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.379     5.017 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.959     5.976    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.105     6.081 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           1.316     7.397    u_ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X50Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.259    16.859    u_ila_0/inst/ila_core_inst/out
    SLICE_X50Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.159    17.019    
                         clock uncertainty           -0.327    16.691    
    SLICE_X50Y87         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    16.637    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         16.637    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  9.240    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.484ns (19.013%)  route 2.062ns (80.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 16.864 - 12.500 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.378     4.638    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.379     5.017 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.959     5.976    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.105     6.081 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           1.102     7.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.264    16.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.159    17.024    
                         clock uncertainty           -0.327    16.696    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.042    16.654    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.654    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  9.471    

Slack (MET) :             9.760ns  (required time - arrival time)
  Source:                 PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.186ns (3.426%)  route 5.242ns (96.574%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 16.859 - 12.500 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.611     6.895    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X60Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.259    16.859    u_ila_0/inst/ila_core_inst/out
    SLICE_X60Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism              0.159    17.019    
                         clock uncertainty           -0.327    16.691    
    SLICE_X60Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    16.655    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                         16.655    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  9.760    

Slack (MET) :             9.860ns  (required time - arrival time)
  Source:                 PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.186ns (3.494%)  route 5.137ns (96.506%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 16.864 - 12.500 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.505     6.790    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[0]
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.264    16.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.159    17.024    
                         clock uncertainty           -0.327    16.696    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.047    16.649    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.649    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  9.860    

Slack (MET) :             23.835ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.965ns  (logic 0.398ns (41.261%)  route 0.567ns (58.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.567     0.965    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)       -0.200    24.800    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.800    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 23.835    

Slack (MET) :             23.850ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.945ns  (logic 0.398ns (42.102%)  route 0.547ns (57.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.547     0.945    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X4Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)       -0.205    24.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.795    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 23.850    

Slack (MET) :             23.863ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.935ns  (logic 0.398ns (42.580%)  route 0.537ns (57.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.537     0.935    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X5Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)       -0.202    24.798    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 23.863    

Slack (MET) :             23.932ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.995ns  (logic 0.433ns (43.501%)  route 0.562ns (56.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.562     0.995    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X4Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 23.932    

Slack (MET) :             23.950ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.975ns  (logic 0.433ns (44.414%)  route 0.542ns (55.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.542     0.975    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)       -0.075    24.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                 23.950    

Slack (MET) :             23.967ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.831ns  (logic 0.398ns (47.910%)  route 0.433ns (52.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.433     0.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X4Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)       -0.202    24.798    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 23.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@12.500ns - clk_out1_PLL_40M fall@12.500ns)
  Data Path Delay:        2.298ns  (logic 0.071ns (3.090%)  route 2.227ns (96.910%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 14.552 - 12.500 ) 
    Source Clock Delay      (SCD):    0.283ns = ( 12.783 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M fall edge)
                                                     12.500    12.500 f  
    U20                                               0.000    12.500 f  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306    12.806 f  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640    13.446    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.472 f  BUFG_inst/O
                         net (fo=3428, routed)        0.627    14.099    PLL_40M_Inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    12.783 f  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    13.446    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.472 f  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790    14.262    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045    14.307 f  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.774    15.081    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[0]
    SLICE_X47Y92         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495    12.995 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695    13.689    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.718 r  BUFG_inst/O
                         net (fo=3428, routed)        0.834    14.552    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246    14.306    
                         clock uncertainty            0.327    14.633    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.070    14.703    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.703    
                         arrival time                          15.081    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@12.500ns - clk_out1_PLL_40M fall@12.500ns)
  Data Path Delay:        2.392ns  (logic 0.071ns (2.968%)  route 2.321ns (97.032%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 14.551 - 12.500 ) 
    Source Clock Delay      (SCD):    0.283ns = ( 12.783 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M fall edge)
                                                     12.500    12.500 f  
    U20                                               0.000    12.500 f  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306    12.806 f  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640    13.446    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.472 f  BUFG_inst/O
                         net (fo=3428, routed)        0.627    14.099    PLL_40M_Inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    12.783 f  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    13.446    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.472 f  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790    14.262    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045    14.307 f  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.869    15.176    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X60Y89         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495    12.995 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695    13.689    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.718 r  BUFG_inst/O
                         net (fo=3428, routed)        0.833    14.551    u_ila_0/inst/ila_core_inst/out
    SLICE_X60Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism             -0.246    14.305    
                         clock uncertainty            0.327    14.632    
    SLICE_X60Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    14.741    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                        -14.741    
                         arrival time                          15.176    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.186ns (16.096%)  route 0.970ns (83.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.538    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.412     2.091    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           0.557     2.693    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.834     2.052    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.070     2.203    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.538    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.412     2.091    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           0.662     2.799    u_ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X50Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.829     2.047    u_ila_0/inst/ila_core_inst/out
    SLICE_X50Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.327     2.128    
    SLICE_X50Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.237    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        4.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 0.646ns (9.031%)  route 6.508ns (90.969%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.342    10.686    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y108        LUT3 (Prop_lut3_I1_O)        0.108    10.794 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_55/O
                         net (fo=3, routed)           0.993    11.787    u_ila_0/inst/ila_core_inst/probe0[8]
    SLICE_X58Y101        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.247    16.848    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y101        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.358    16.649    
    SLICE_X58Y101        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.212    16.437    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 0.643ns (8.874%)  route 6.603ns (91.126%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.342    10.686    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y108        LUT3 (Prop_lut3_I1_O)        0.105    10.791 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_42/O
                         net (fo=3, routed)           1.088    11.879    u_ila_0/inst/ila_core_inst/probe0[21]
    SLICE_X58Y102        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.247    16.848    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y102        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.358    16.649    
    SLICE_X58Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    16.624    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         16.624    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 0.913ns (12.640%)  route 6.310ns (87.360%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 16.858 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.342    10.686    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y108        LUT3 (Prop_lut3_I1_O)        0.108    10.794 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_55/O
                         net (fo=3, routed)           0.795    11.589    u_ila_0/inst/ila_core_inst/probe0[8]
    SLICE_X35Y101        LUT3 (Prop_lut3_I1_O)        0.267    11.856 r  u_ila_0/inst/ila_core_inst/probeDelay1[8]_i_1/O
                         net (fo=1, routed)           0.000    11.856    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][8]
    SLICE_X35Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.257    16.858    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.159    17.017    
                         clock uncertainty           -0.358    16.659    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.032    16.691    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         16.691    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.643ns (9.062%)  route 6.452ns (90.938%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 16.856 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.342    10.686    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y108        LUT3 (Prop_lut3_I1_O)        0.105    10.791 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_42/O
                         net (fo=3, routed)           0.937    11.728    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[5]
    SLICE_X40Y102        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.255    16.856    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y102        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.159    17.015    
                         clock uncertainty           -0.358    16.657    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)       -0.032    16.625    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         16.625    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.646ns (9.656%)  route 6.044ns (90.344%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.950    10.295    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.108    10.403 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_51/O
                         net (fo=3, routed)           0.921    11.323    u_ila_0/inst/ila_core_inst/probe0[12]
    SLICE_X58Y101        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.247    16.848    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y101        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.358    16.649    
    SLICE_X58Y101        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.199    16.450    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         16.450    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.913ns (13.360%)  route 5.921ns (86.640%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 16.856 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.950    10.295    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.108    10.403 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_51/O
                         net (fo=3, routed)           0.797    11.200    u_ila_0/inst/ila_core_inst/probe0[12]
    SLICE_X40Y100        LUT3 (Prop_lut3_I1_O)        0.267    11.467 r  u_ila_0/inst/ila_core_inst/probeDelay1[12]_i_1/O
                         net (fo=1, routed)           0.000    11.467    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][12]
    SLICE_X40Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.255    16.856    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.159    17.015    
                         clock uncertainty           -0.358    16.657    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.030    16.687    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         16.687    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.643ns (9.605%)  route 6.052ns (90.395%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.950    10.295    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_46/O
                         net (fo=3, routed)           0.928    11.328    u_ila_0/inst/ila_core_inst/probe0[17]
    SLICE_X58Y102        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.247    16.848    u_ila_0/inst/ila_core_inst/out
    SLICE_X58Y102        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.358    16.649    
    SLICE_X58Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    16.595    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         16.595    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.643ns (9.587%)  route 6.064ns (90.413%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 16.856 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.808    10.152    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.257 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_40/O
                         net (fo=3, routed)           1.083    11.340    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[7]
    SLICE_X41Y102        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.255    16.856    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y102        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
                         clock pessimism              0.159    17.015    
                         clock uncertainty           -0.358    16.657    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)       -0.042    16.615    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.921ns (13.644%)  route 5.829ns (86.356%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 16.858 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.808    10.152    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y109        LUT3 (Prop_lut3_I1_O)        0.108    10.260 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_57/O
                         net (fo=3, routed)           0.848    11.108    u_ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X35Y101        LUT3 (Prop_lut3_I1_O)        0.275    11.383 r  u_ila_0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000    11.383    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][6]
    SLICE_X35Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.257    16.858    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.159    17.017    
                         clock uncertainty           -0.358    16.659    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.032    16.691    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         16.691    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.646ns (9.950%)  route 5.847ns (90.050%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 16.851 - 12.500 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.808    10.152    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y109        LUT3 (Prop_lut3_I1_O)        0.108    10.260 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_57/O
                         net (fo=3, routed)           0.865    11.126    u_ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X46Y101        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.250    16.851    u_ila_0/inst/ila_core_inst/out
    SLICE_X46Y101        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.159    17.010    
                         clock uncertainty           -0.358    16.652    
    SLICE_X46Y101        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.206    16.446    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         16.446    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  5.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.164ns (19.460%)  route 0.679ns (80.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.570     1.542    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X30Y98         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.164     1.706 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q
                         net (fo=9, routed)           0.679     2.385    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[4]
    SLICE_X35Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.840     2.058    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism             -0.246     1.812    
                         clock uncertainty            0.358     2.169    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.061     2.230    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.515%)  route 0.713ns (83.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.569     1.541    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X32Y96         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q
                         net (fo=9, routed)           0.713     2.395    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[2]
    SLICE_X35Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.840     2.058    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.246     1.812    
                         clock uncertainty            0.358     2.169    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.059     2.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.302%)  route 0.687ns (78.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.566     1.538    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X37Y106        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.679 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/Q
                         net (fo=4, routed)           0.347     2.025    usb_command_interpreter_Inst/Out_Mask_Code[38]
    SLICE_X33Y104        LUT3 (Prop_lut3_I0_O)        0.045     2.070 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_25/O
                         net (fo=3, routed)           0.341     2.411    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[22]
    SLICE_X39Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.836     2.054    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.063     2.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.092%)  route 0.735ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.570     1.542    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X33Y99         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/Q
                         net (fo=9, routed)           0.735     2.418    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[7]
    SLICE_X35Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.840     2.058    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.246     1.812    
                         clock uncertainty            0.358     2.169    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.060     2.229    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.737%)  route 0.671ns (76.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.564     1.536    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X34Y110        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/Q
                         net (fo=4, routed)           0.329     2.029    usb_command_interpreter_Inst/Out_Mask_Code[58]
    SLICE_X33Y106        LUT3 (Prop_lut3_I0_O)        0.045     2.074 r  usb_command_interpreter_Inst/Debug_Sig_Sig_Mask_Word_inferred_i_5/O
                         net (fo=3, routed)           0.342     2.416    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[42]
    SLICE_X39Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.836     2.054    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.060     2.225    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.174%)  route 0.788ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.569     1.541    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X32Y96         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/Q
                         net (fo=9, routed)           0.788     2.470    u_ila_0/inst/ila_core_inst/probe2[1]
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.838     2.056    u_ila_0/inst/ila_core_inst/out
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/CLK
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.276    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.141ns (15.362%)  route 0.777ns (84.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.569     1.541    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X32Y96         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q
                         net (fo=9, routed)           0.777     2.459    u_ila_0/inst/ila_core_inst/probe2[2]
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.838     2.056    u_ila_0/inst/ila_core_inst/out
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/CLK
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.261    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.570     1.542    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X33Y99         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/Q
                         net (fo=9, routed)           0.797     2.480    u_ila_0/inst/ila_core_inst/probe2[9]
    SLICE_X42Y93         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.836     2.054    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y93         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/CLK
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X42Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.274    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.164ns (17.370%)  route 0.780ns (82.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.570     1.542    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X30Y98         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.164     1.706 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/Q
                         net (fo=9, routed)           0.780     2.486    u_ila_0/inst/ila_core_inst/probe2[6]
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.838     2.056    u_ila_0/inst/ila_core_inst/out
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.276    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.164ns (17.202%)  route 0.789ns (82.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.570     1.542    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X30Y98         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.164     1.706 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q
                         net (fo=9, routed)           0.789     2.495    u_ila_0/inst/ila_core_inst/probe2[4]
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.838     2.056    u_ila_0/inst/ila_core_inst/out
    SLICE_X38Y94         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/CLK
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.284    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       11.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.878ns  (logic 0.348ns (39.643%)  route 0.530ns (60.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.530     0.878    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X6Y74          FDCE (Setup_fdce_C_D)       -0.171    12.329    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 11.451    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.956ns  (logic 0.379ns (39.655%)  route 0.577ns (60.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.577     0.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X5Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)       -0.081    12.419    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 11.463    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.965%)  route 0.483ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.483     0.862    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X4Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)       -0.081    12.419    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.569ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.856ns  (logic 0.379ns (44.282%)  route 0.477ns (55.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.477     0.856    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X5Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)       -0.075    12.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 11.569    

Slack (MET) :             11.570ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.720ns  (logic 0.348ns (48.301%)  route 0.372ns (51.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.372     0.720    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X4Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)       -0.210    12.290    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 11.570    

Slack (MET) :             11.574ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.718ns  (logic 0.348ns (48.453%)  route 0.370ns (51.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.370     0.718    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X5Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)       -0.208    12.292    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 11.574    

Slack (MET) :             11.630ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.704    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X6Y73          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X6Y73          FDCE (Setup_fdce_C_D)       -0.166    12.334    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 11.630    

Slack (MET) :             11.630ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.356     0.704    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X6Y77          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)       -0.166    12.334    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 11.630    

Slack (MET) :             11.638ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.951%)  route 0.349ns (50.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.349     0.697    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X6Y77          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)       -0.165    12.335    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 11.638    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.948%)  route 0.351ns (48.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.351     0.730    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X4Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)       -0.073    12.427    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 11.697    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       15.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.951ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.853ns (9.147%)  route 8.473ns (90.853%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 30.492 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         1.428     8.772    Readout_Dout_Inst/Out_Token_All
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.105     8.877 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           1.924    10.801    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.105    10.906 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.569    12.475    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.105    12.580 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.379    13.959    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.599    30.492    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    30.566    
                         clock uncertainty           -0.269    30.297    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    29.910    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.910    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                 15.951    

Slack (MET) :             16.054ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.853ns (9.285%)  route 8.334ns (90.715%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 30.456 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         1.428     8.772    Readout_Dout_Inst/Out_Token_All
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.105     8.877 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           1.924    10.801    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.105    10.906 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.427    12.333    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.105    12.438 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.382    13.820    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562    30.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    30.530    
                         clock uncertainty           -0.269    30.261    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    29.874    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.874    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 16.054    

Slack (MET) :             16.229ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 0.853ns (9.237%)  route 8.382ns (90.763%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         1.428     8.772    Readout_Dout_Inst/Out_Token_All
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.105     8.877 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           1.924    10.801    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.105    10.906 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.427    12.333    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.105    12.438 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.430    13.868    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.786    30.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    30.753    
                         clock uncertainty           -0.269    30.484    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.097    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.097    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                 16.229    

Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.853ns (9.127%)  route 8.493ns (90.873%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         1.428     8.772    Readout_Dout_Inst/Out_Token_All
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.105     8.877 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           1.924    10.801    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.105    10.906 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.435    12.341    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.105    12.446 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.533    13.979    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076    30.970    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.043    
                         clock uncertainty           -0.269    30.774    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.387    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.387    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             16.804ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.748ns (8.604%)  route 7.946ns (91.396%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X10Y103        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.433     5.068 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          1.924     6.992    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.105     7.097 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.977     8.074    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1_n_1
    SLICE_X11Y91         LUT6 (Prop_lut6_I4_O)        0.105     8.179 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0/O
                         net (fo=3, routed)           1.830    10.009    Readout_Dout_Inst/Out_Fifo_Din[6]
    SLICE_X10Y79         LUT3 (Prop_lut3_I0_O)        0.105    10.114 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_4/O
                         net (fo=2, routed)           3.215    13.329    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076    30.970    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.043    
                         clock uncertainty           -0.269    30.774    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    30.133    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.133    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                 16.804    

Slack (MET) :             16.860ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 0.748ns (8.961%)  route 7.600ns (91.039%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X10Y103        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.433     5.068 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          1.924     6.992    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.105     7.097 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.977     8.074    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0_i_1_n_1
    SLICE_X11Y91         LUT6 (Prop_lut6_I4_O)        0.105     8.179 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[6]_INST_0/O
                         net (fo=3, routed)           1.830    10.009    Readout_Dout_Inst/Out_Fifo_Din[6]
    SLICE_X10Y79         LUT3 (Prop_lut3_I0_O)        0.105    10.114 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_4/O
                         net (fo=2, routed)           2.869    12.983    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.786    30.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    30.753    
                         clock uncertainty           -0.269    30.484    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    29.843    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.843    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                 16.860    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 0.643ns (7.454%)  route 7.983ns (92.546%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         2.658    10.002    Readout_Dout_Inst/Out_Token_All
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.105    10.107 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_5/O
                         net (fo=2, routed)           3.152    13.259    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076    30.970    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.043    
                         clock uncertainty           -0.269    30.774    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641    30.133    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.133    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.909ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 0.748ns (9.013%)  route 7.551ns (90.987%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X10Y103        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.433     5.068 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          2.083     7.151    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.256 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.033     8.288    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[8]_INST_0_i_1_n_1
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.105     8.393 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[8]_INST_0/O
                         net (fo=3, routed)           1.829    10.223    Readout_Dout_Inst/Out_Fifo_Din[8]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.105    10.328 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_2/O
                         net (fo=2, routed)           2.606    12.934    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.786    30.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    30.753    
                         clock uncertainty           -0.269    30.484    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641    29.843    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.843    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 16.909    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.748ns (8.717%)  route 7.833ns (91.283%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X10Y103        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.433     5.068 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          2.083     7.151    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.256 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.033     8.288    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[8]_INST_0_i_1_n_1
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.105     8.393 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[8]_INST_0/O
                         net (fo=3, routed)           1.829    10.223    Readout_Dout_Inst/Out_Fifo_Din[8]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.105    10.328 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_2/O
                         net (fo=2, routed)           2.888    13.216    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076    30.970    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.043    
                         clock uncertainty           -0.269    30.774    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641    30.133    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.133    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.971ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.748ns (9.334%)  route 7.266ns (90.666%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 30.456 - 25.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.375     4.635    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X10Y103        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.433     5.068 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=32, routed)          2.166     7.234    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.105     7.339 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.950     8.289    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[9]_INST_0_i_1_n_1
    SLICE_X12Y95         LUT6 (Prop_lut6_I4_O)        0.105     8.394 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Fifo_Din[9]_INST_0/O
                         net (fo=3, routed)           2.007    10.400    Readout_Dout_Inst/Out_Fifo_Din[9]
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.105    10.505 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_17/O
                         net (fo=2, routed)           2.143    12.649    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562    30.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    30.530    
                         clock uncertainty           -0.269    30.261    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    29.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.620    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                 16.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.247ns (16.531%)  route 1.247ns (83.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.429 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.494     2.923    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_rst_busy
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.099     3.022 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.753     3.775    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X8Y76          FDPE (Hold_fdpe_C_D)         0.088     3.705    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.141ns (10.489%)  route 1.203ns (89.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.609     2.418    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     2.559 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           1.203     3.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.061     3.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.141ns (10.321%)  route 1.225ns (89.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.609     2.418    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     2.559 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           1.225     3.784    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[10]
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.057     3.674    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.247ns (15.776%)  route 1.319ns (84.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.429 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.494     2.923    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_rst_busy
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.099     3.022 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.825     3.846    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X8Y76          FDPE (Hold_fdpe_C_D)         0.089     3.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.246ns (19.388%)  route 1.023ns (80.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.642     2.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y73          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.148     2.599 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           1.023     3.622    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.098     3.720 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.720    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_13
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.250     3.187    
                         clock uncertainty            0.269     3.456    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121     3.577    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.863%)  route 0.955ns (87.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.542     2.351    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     2.492 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.955     3.447    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[4]
    SLICE_X9Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.762     3.146    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.190     2.956    
                         clock uncertainty            0.269     3.225    
    SLICE_X9Y75          FDCE (Hold_fdce_C_D)         0.059     3.284    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.247ns (18.873%)  route 1.062ns (81.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.642     2.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y73          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.148     2.599 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           1.062     3.661    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[1]
    SLICE_X6Y74          LUT5 (Prop_lut5_I2_O)        0.099     3.760 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     3.760    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_12
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.250     3.187    
                         clock uncertainty            0.269     3.456    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121     3.577    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.164ns (9.222%)  route 1.614ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.164     2.445 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.614     4.059    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/in0[0]
    SLICE_X10Y77         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.167     3.552    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X10Y77         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.190     3.362    
                         clock uncertainty            0.269     3.631    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.085     3.716    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.141ns (8.845%)  route 1.453ns (91.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.609     2.418    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     2.559 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/Q
                         net (fo=3, routed)           1.453     4.012    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[9]
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.051     3.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.164ns (15.326%)  route 0.906ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.037     2.847    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X10Y77         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164     3.011 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.906     3.917    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X10Y77         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.167     3.552    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X10Y77         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.320     3.232    
                         clock uncertainty            0.269     3.501    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.060     3.561    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.707ns  (logic 0.538ns (6.980%)  route 7.169ns (93.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.508    99.813    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y84          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y84          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[10]/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.352   103.891    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[10]
  -------------------------------------------------------------------
                         required time                        103.891    
                         arrival time                         -99.813    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.707ns  (logic 0.538ns (6.980%)  route 7.169ns (93.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.508    99.813    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y84          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y84          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[11]/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.352   103.891    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[11]
  -------------------------------------------------------------------
                         required time                        103.891    
                         arrival time                         -99.813    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.707ns  (logic 0.538ns (6.980%)  route 7.169ns (93.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.508    99.813    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y84          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y84          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[9]/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.352   103.891    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[9]
  -------------------------------------------------------------------
                         required time                        103.891    
                         arrival time                         -99.813    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.623ns  (logic 0.538ns (7.058%)  route 7.085ns (92.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 104.440 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.424    99.729    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.340   104.440    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[0]/C
                         clock pessimism              0.159   104.600    
                         clock uncertainty           -0.358   104.242    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.352   103.890    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[0]
  -------------------------------------------------------------------
                         required time                        103.890    
                         arrival time                         -99.729    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.623ns  (logic 0.538ns (7.058%)  route 7.085ns (92.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 104.440 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.424    99.729    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.340   104.440    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[1]/C
                         clock pessimism              0.159   104.600    
                         clock uncertainty           -0.358   104.242    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.352   103.890    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[1]
  -------------------------------------------------------------------
                         required time                        103.890    
                         arrival time                         -99.729    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.623ns  (logic 0.538ns (7.058%)  route 7.085ns (92.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 104.440 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.424    99.729    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.340   104.440    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[2]/C
                         clock pessimism              0.159   104.600    
                         clock uncertainty           -0.358   104.242    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.352   103.890    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[2]
  -------------------------------------------------------------------
                         required time                        103.890    
                         arrival time                         -99.729    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.623ns  (logic 0.538ns (7.058%)  route 7.085ns (92.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 104.440 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.424    99.729    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.340   104.440    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[3]/C
                         clock pessimism              0.159   104.600    
                         clock uncertainty           -0.358   104.242    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.352   103.890    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[3]
  -------------------------------------------------------------------
                         required time                        103.890    
                         arrival time                         -99.729    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.623ns  (logic 0.538ns (7.058%)  route 7.085ns (92.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 104.440 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.424    99.729    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.340   104.440    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y82          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[4]/C
                         clock pessimism              0.159   104.600    
                         clock uncertainty           -0.358   104.242    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.352   103.890    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[4]
  -------------------------------------------------------------------
                         required time                        103.890    
                         arrival time                         -99.729    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.599ns  (logic 0.538ns (7.080%)  route 7.061ns (92.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.400    99.705    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y83          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y83          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[5]/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X0Y83          FDRE (Setup_fdre_C_R)       -0.352   103.891    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[5]
  -------------------------------------------------------------------
                         required time                        103.891    
                         arrival time                         -99.705    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.599ns  (logic 0.538ns (7.080%)  route 7.061ns (92.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 104.441 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         6.661    99.200    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.105    99.305 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.400    99.705    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End[11]_i_1_n_1
    SLICE_X0Y83          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.341   104.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X0Y83          FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[6]/C
                         clock pessimism              0.159   104.601    
                         clock uncertainty           -0.358   104.243    
    SLICE_X0Y83          FDRE (Setup_fdre_C_R)       -0.352   103.891    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[6]
  -------------------------------------------------------------------
                         required time                        103.891    
                         arrival time                         -99.705    
  -------------------------------------------------------------------
                         slack                                  4.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.145%)  route 0.618ns (76.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X37Y136        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141     1.675 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[54]/Q
                         net (fo=1, routed)           0.618     2.293    Read_Register_Set_Inst/Q[52]
    SLICE_X37Y134        LUT3 (Prop_lut3_I2_O)        0.045     2.338 r  Read_Register_Set_Inst/Shift_64_Bit[54]_i_1/O
                         net (fo=1, routed)           0.000     2.338    Read_Register_Set_Inst/Shift_64_Bit[54]_i_1_n_1
    SLICE_X37Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X37Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[54]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X37Y134        FDCE (Hold_fdce_C_D)         0.092     2.252    Read_Register_Set_Inst/Shift_64_Bit_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.302%)  route 0.648ns (77.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X40Y134        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[28]/Q
                         net (fo=1, routed)           0.648     2.321    Read_Register_Set_Inst/Q[26]
    SLICE_X38Y134        LUT3 (Prop_lut3_I2_O)        0.045     2.366 r  Read_Register_Set_Inst/Shift_64_Bit[28]_i_1/O
                         net (fo=1, routed)           0.000     2.366    Read_Register_Set_Inst/Shift_64_Bit[28]_i_1_n_1
    SLICE_X38Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.830     2.048    Read_Register_Set_Inst/clk_out2
    SLICE_X38Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[28]/C
                         clock pessimism             -0.246     1.802    
                         clock uncertainty            0.358     2.159    
    SLICE_X38Y134        FDCE (Hold_fdce_C_D)         0.120     2.279    Read_Register_Set_Inst/Shift_64_Bit_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.187%)  route 0.652ns (77.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y137        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[14]/Q
                         net (fo=1, routed)           0.652     2.326    Read_Register_Set_Inst/Q[12]
    SLICE_X38Y136        LUT3 (Prop_lut3_I2_O)        0.045     2.371 r  Read_Register_Set_Inst/Shift_64_Bit[14]_i_1/O
                         net (fo=1, routed)           0.000     2.371    Read_Register_Set_Inst/Shift_64_Bit[14]_i_1_n_1
    SLICE_X38Y136        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X38Y136        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[14]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X38Y136        FDCE (Hold_fdce_C_D)         0.121     2.281    Read_Register_Set_Inst/Shift_64_Bit_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.888%)  route 0.627ns (77.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X37Y135        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDCE (Prop_fdce_C_Q)         0.141     1.675 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[22]/Q
                         net (fo=1, routed)           0.627     2.302    Read_Register_Set_Inst/Q[20]
    SLICE_X36Y135        LUT3 (Prop_lut3_I2_O)        0.045     2.347 r  Read_Register_Set_Inst/Shift_64_Bit[22]_i_1/O
                         net (fo=1, routed)           0.000     2.347    Read_Register_Set_Inst/Shift_64_Bit[22]_i_1_n_1
    SLICE_X36Y135        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X36Y135        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[22]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X36Y135        FDCE (Hold_fdce_C_D)         0.092     2.253    Read_Register_Set_Inst/Shift_64_Bit_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.613%)  route 0.640ns (75.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X34Y133        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[32]/Q
                         net (fo=1, routed)           0.640     2.337    Read_Register_Set_Inst/Q[30]
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.045     2.382 r  Read_Register_Set_Inst/Shift_64_Bit[32]_i_1/O
                         net (fo=1, routed)           0.000     2.382    Read_Register_Set_Inst/Shift_64_Bit[32]_i_1_n_1
    SLICE_X34Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X34Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[32]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X34Y134        FDCE (Hold_fdce_C_D)         0.120     2.280    Read_Register_Set_Inst/Shift_64_Bit_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.899%)  route 0.663ns (78.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.559     1.531    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X36Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDCE (Prop_fdce_C_Q)         0.141     1.672 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[62]/Q
                         net (fo=1, routed)           0.663     2.335    Read_Register_Set_Inst/Q[60]
    SLICE_X34Y130        LUT3 (Prop_lut3_I2_O)        0.045     2.380 r  Read_Register_Set_Inst/Shift_64_Bit[62]_i_1/O
                         net (fo=1, routed)           0.000     2.380    Read_Register_Set_Inst/Shift_64_Bit[62]_i_1_n_1
    SLICE_X34Y130        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.826     2.045    Read_Register_Set_Inst/clk_out2
    SLICE_X34Y130        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[62]/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X34Y130        FDCE (Hold_fdce_C_D)         0.121     2.277    Read_Register_Set_Inst/Shift_64_Bit_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.779%)  route 0.668ns (78.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X33Y134        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[34]/Q
                         net (fo=1, routed)           0.668     2.344    Read_Register_Set_Inst/Q[32]
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.045     2.389 r  Read_Register_Set_Inst/Shift_64_Bit[34]_i_1/O
                         net (fo=1, routed)           0.000     2.389    Read_Register_Set_Inst/Shift_64_Bit[34]_i_1_n_1
    SLICE_X34Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.049    Read_Register_Set_Inst/clk_out2
    SLICE_X34Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[34]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X34Y134        FDCE (Hold_fdce_C_D)         0.121     2.281    Read_Register_Set_Inst/Shift_64_Bit_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.158%)  route 0.622ns (74.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X34Y133        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[43]/Q
                         net (fo=1, routed)           0.622     2.319    Read_Register_Set_Inst/Q[41]
    SLICE_X32Y134        LUT3 (Prop_lut3_I2_O)        0.045     2.364 r  Read_Register_Set_Inst/Shift_64_Bit[43]_i_1/O
                         net (fo=1, routed)           0.000     2.364    Read_Register_Set_Inst/Shift_64_Bit[43]_i_1_n_1
    SLICE_X32Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X32Y134        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[43]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X32Y134        FDCE (Hold_fdce_C_D)         0.092     2.253    Read_Register_Set_Inst/Shift_64_Bit_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.226ns (26.279%)  route 0.634ns (73.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y137        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDCE (Prop_fdce_C_Q)         0.128     1.661 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[7]/Q
                         net (fo=1, routed)           0.634     2.295    Read_Register_Set_Inst/Q[5]
    SLICE_X38Y137        LUT3 (Prop_lut3_I2_O)        0.098     2.393 r  Read_Register_Set_Inst/Shift_64_Bit[7]_i_1/O
                         net (fo=1, routed)           0.000     2.393    Read_Register_Set_Inst/Shift_64_Bit[7]_i_1_n_1
    SLICE_X38Y137        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.832     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X38Y137        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[7]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X38Y137        FDCE (Hold_fdce_C_D)         0.121     2.282    Read_Register_Set_Inst/Shift_64_Bit_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.366%)  route 0.646ns (77.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.553     1.525    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X51Y119        FDPE                                         r  usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  usb_command_interpreter_Inst/Out_Sel_Feedback_Capacitance_reg[2]/Q
                         net (fo=4, routed)           0.646     2.312    Prepare_Register_Inst/Out_Sel_Feedback_Capacitance_reg[3]_1[2]
    SLICE_X55Y114        LUT3 (Prop_lut3_I0_O)        0.045     2.357 r  Prepare_Register_Inst/Para616_Shiftreg[8]_P_i_1/O
                         net (fo=1, routed)           0.000     2.357    Prepare_Register_Inst/Para616_Shiftreg[8]
    SLICE_X55Y114        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.824     2.043    Prepare_Register_Inst/clk_out2
    SLICE_X55Y114        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[8]_P/C
                         clock pessimism             -0.246     1.797    
                         clock uncertainty            0.358     2.154    
    SLICE_X55Y114        FDPE (Hold_fdpe_C_D)         0.091     2.245    Prepare_Register_Inst/Para616_Shiftreg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       17.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.833ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        5.035ns  (logic 0.643ns (12.771%)  route 4.392ns (87.229%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 105.497 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.569    85.598    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.105    85.703 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.379    87.082    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.599   105.497    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074   105.571    
                         clock uncertainty           -0.269   105.302    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   104.915    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        104.915    
                         arrival time                         -87.082    
  -------------------------------------------------------------------
                         slack                                 17.833    

Slack (MET) :             17.936ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.896ns  (logic 0.643ns (13.134%)  route 4.253ns (86.866%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 105.461 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.427    85.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.105    85.561 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.382    86.943    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562   105.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074   105.535    
                         clock uncertainty           -0.269   105.266    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   104.879    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -86.943    
  -------------------------------------------------------------------
                         slack                                 17.936    

Slack (MET) :             17.973ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.535ns  (logic 1.371ns (20.980%)  route 5.164ns (79.020%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 106.431 - 100.000 ) 
    Source Clock Delay      (SCD):    6.846ns = ( 81.846 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.562    81.846    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.379    82.225 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.542    84.768    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.105    84.873 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    84.873    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    85.317 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    85.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    85.508 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.810    86.318    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X8Y76          LUT5 (Prop_lut5_I1_O)        0.252    86.570 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.812    88.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.532   106.431    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.223   106.654    
                         clock uncertainty           -0.269   106.384    
    SLICE_X8Y76          FDPE (Setup_fdpe_C_D)       -0.030   106.354    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        106.354    
                         arrival time                         -88.381    
  -------------------------------------------------------------------
                         slack                                 17.973    

Slack (MET) :             18.097ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.410ns  (logic 1.371ns (21.387%)  route 5.039ns (78.613%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 106.431 - 100.000 ) 
    Source Clock Delay      (SCD):    6.846ns = ( 81.846 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.562    81.846    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.379    82.225 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.542    84.768    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.105    84.873 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    84.873    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    85.317 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    85.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    85.508 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.810    86.318    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X8Y76          LUT5 (Prop_lut5_I1_O)        0.252    86.570 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.687    88.257    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.532   106.431    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.223   106.654    
                         clock uncertainty           -0.269   106.384    
    SLICE_X8Y76          FDPE (Setup_fdpe_C_D)       -0.031   106.353    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        106.353    
                         arrival time                         -88.257    
  -------------------------------------------------------------------
                         slack                                 18.097    

Slack (MET) :             18.166ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.944ns  (logic 0.643ns (13.005%)  route 4.301ns (86.995%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.685ns = ( 105.685 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.427    85.456    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.105    85.561 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.430    86.991    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.786   105.685    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129   105.813    
                         clock uncertainty           -0.269   105.544    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   105.157    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        105.157    
                         arrival time                         -86.991    
  -------------------------------------------------------------------
                         slack                                 18.166    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        5.055ns  (logic 0.643ns (12.721%)  route 4.412ns (87.279%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 105.975 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.435    85.464    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.105    85.569 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.533    87.102    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076   105.975    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129   106.103    
                         clock uncertainty           -0.269   105.834    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   105.447    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        105.447    
                         arrival time                         -87.102    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.883ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.860ns  (logic 0.538ns (13.939%)  route 3.322ns (86.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 105.461 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.877    85.907    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562   105.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074   105.535    
                         clock uncertainty           -0.269   105.266    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   104.790    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        104.790    
                         arrival time                         -85.907    
  -------------------------------------------------------------------
                         slack                                 18.883    

Slack (MET) :             19.052ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.727ns  (logic 0.538ns (14.437%)  route 3.189ns (85.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 105.497 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.744    85.774    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.599   105.497    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074   105.571    
                         clock uncertainty           -0.269   105.302    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   104.826    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        104.826    
                         arrival time                         -85.774    
  -------------------------------------------------------------------
                         slack                                 19.052    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.217ns  (logic 0.538ns (12.758%)  route 3.679ns (87.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 105.975 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.433    82.480 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.444    83.924    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.105    84.029 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.235    86.264    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.076   105.975    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129   106.103    
                         clock uncertainty           -0.269   105.834    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   105.358    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        105.358    
                         arrival time                         -86.264    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.275ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.316ns  (logic 0.348ns (10.495%)  route 2.968ns (89.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 105.461 - 100.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 82.047 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.762    82.047    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.348    82.395 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=6, routed)           2.968    85.363    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.562   105.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074   105.535    
                         clock uncertainty           -0.269   105.266    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.627   104.639    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        104.639    
                         arrival time                         -85.363    
  -------------------------------------------------------------------
                         slack                                 19.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.247ns (16.531%)  route 1.247ns (83.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.427 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.494     2.921    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_rst_busy
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.099     3.020 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.753     3.773    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X8Y76          FDPE (Hold_fdpe_C_D)         0.088     3.707    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.141ns (10.489%)  route 1.203ns (89.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.609     2.416    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     2.557 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           1.203     3.760    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.061     3.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.141ns (10.322%)  route 1.225ns (89.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.609     2.416    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     2.557 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           1.225     3.782    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[10]
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.057     3.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.247ns (15.776%)  route 1.319ns (84.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.427 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.494     2.921    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_rst_busy
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.099     3.020 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.825     3.844    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_1
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X8Y76          FDPE (Hold_fdpe_C_D)         0.089     3.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.246ns (19.388%)  route 1.023ns (80.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.642     2.449    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y73          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.148     2.597 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           1.023     3.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.098     3.718 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.718    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_13
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.439    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.250     3.189    
                         clock uncertainty            0.269     3.458    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121     3.579    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.863%)  route 0.955ns (87.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.542     2.349    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     2.490 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.955     3.445    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[4]
    SLICE_X9Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.762     3.148    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.190     2.958    
                         clock uncertainty            0.269     3.227    
    SLICE_X9Y75          FDCE (Hold_fdce_C_D)         0.059     3.286    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.247ns (18.873%)  route 1.062ns (81.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.642     2.449    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y73          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.148     2.597 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           1.062     3.659    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[1]
    SLICE_X6Y74          LUT5 (Prop_lut5_I2_O)        0.099     3.758 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     3.758    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_12
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.439    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.250     3.189    
                         clock uncertainty            0.269     3.458    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121     3.579    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.231ns (10.123%)  route 2.051ns (89.877%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.538    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.412     2.091    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           0.972     3.108    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.045     3.153 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.667     3.820    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X9Y76          FDCE (Hold_fdce_C_CE)       -0.039     3.580    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.231ns (10.123%)  route 2.051ns (89.877%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.538    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.412     2.091    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           0.972     3.108    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.045     3.153 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.667     3.820    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X9Y76          FDCE (Hold_fdce_C_CE)       -0.039     3.580    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.231ns (10.123%)  route 2.051ns (89.877%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.566     1.538    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.412     2.091    Readout_Dout_Inst/Sig_Parallel_Data_En
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  Readout_Dout_Inst/Ex_Fifo_Insst_i_18/O
                         net (fo=6, routed)           0.972     3.108    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.045     3.153 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.667     3.820    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y76          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X9Y76          FDCE (Hold_fdce_C_CE)       -0.039     3.580    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        5.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.538ns (8.056%)  route 6.140ns (91.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 16.935 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004     8.043    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105     8.148 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.136    11.284    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__1
    SLICE_X3Y78          FDCE                                         f  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.335    16.935    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y78          FDCE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]/C
                         clock pessimism              0.159    17.095    
                         clock uncertainty           -0.035    17.059    
    SLICE_X3Y78          FDCE (Recov_fdce_C_CLR)     -0.331    16.728    USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[0]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.538ns (8.056%)  route 6.140ns (91.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 16.935 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004     8.043    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105     8.148 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.136    11.284    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__1
    SLICE_X3Y78          FDCE                                         f  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.335    16.935    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y78          FDCE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]/C
                         clock pessimism              0.159    17.095    
                         clock uncertainty           -0.035    17.059    
    SLICE_X3Y78          FDCE (Recov_fdce_C_CLR)     -0.331    16.728    USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.538ns (8.056%)  route 6.140ns (91.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 16.935 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004     8.043    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105     8.148 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         3.136    11.284    USB_Con_Inst/SlaveFifoWrite_inst/Rst_n_Delay2_reg_rep__1
    SLICE_X3Y78          FDCE                                         f  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.335    16.935    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X3Y78          FDCE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]/C
                         clock pessimism              0.159    17.095    
                         clock uncertainty           -0.035    17.059    
    SLICE_X3Y78          FDCE (Recov_fdce_C_CLR)     -0.331    16.728    USB_Con_Inst/SlaveFifoWrite_inst/FSM_sequential_presentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Start_Convb_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.538ns (9.137%)  route 5.350ns (90.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 16.910 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         1.683     6.722    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X61Y121        LUT1 (Prop_lut1_I0_O)        0.105     6.827 f  Sci_Acq_Inst/FSM_sequential_State[3]_i_2/O
                         net (fo=171, routed)         3.667    10.494    Sci_Acq_Inst/Cnt_Start_Readout_reg[10]_0
    SLICE_X77Y125        FDCE                                         f  Sci_Acq_Inst/Cnt_Start_Convb_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.309    16.910    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X77Y125        FDCE                                         r  Sci_Acq_Inst/Cnt_Start_Convb_reg[0]/C
                         clock pessimism              0.166    17.076    
                         clock uncertainty           -0.035    17.040    
    SLICE_X77Y125        FDCE (Recov_fdce_C_CLR)     -0.331    16.709    Sci_Acq_Inst/Cnt_Start_Convb_reg[0]
  -------------------------------------------------------------------
                         required time                         16.709    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/End_Readout_Delay1_reg/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.538ns (9.137%)  route 5.350ns (90.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 16.910 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         1.683     6.722    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X61Y121        LUT1 (Prop_lut1_I0_O)        0.105     6.827 f  Sci_Acq_Inst/FSM_sequential_State[3]_i_2/O
                         net (fo=171, routed)         3.667    10.494    Sci_Acq_Inst/Cnt_Start_Readout_reg[10]_0
    SLICE_X76Y125        FDCE                                         f  Sci_Acq_Inst/End_Readout_Delay1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.309    16.910    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X76Y125        FDCE                                         r  Sci_Acq_Inst/End_Readout_Delay1_reg/C
                         clock pessimism              0.166    17.076    
                         clock uncertainty           -0.035    17.040    
    SLICE_X76Y125        FDCE (Recov_fdce_C_CLR)     -0.258    16.782    Sci_Acq_Inst/End_Readout_Delay1_reg
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[3]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.538ns (9.252%)  route 5.277ns (90.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 16.856 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         3.315     8.354    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X54Y114        LUT1 (Prop_lut1_I0_O)        0.105     8.459 f  Prepare_Register_Inst/Para616_Shiftreg[616]_i_3/O
                         net (fo=125, routed)         1.962    10.421    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X31Y112        FDCE                                         f  usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.255    16.856    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y112        FDCE                                         r  usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[3]/C
                         clock pessimism              0.225    17.081    
                         clock uncertainty           -0.035    17.046    
    SLICE_X31Y112        FDCE (Recov_fdce_C_CLR)     -0.331    16.715    usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[3]
  -------------------------------------------------------------------
                         required time                         16.715    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[4]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.538ns (9.252%)  route 5.277ns (90.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 16.856 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         3.315     8.354    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X54Y114        LUT1 (Prop_lut1_I0_O)        0.105     8.459 f  Prepare_Register_Inst/Para616_Shiftreg[616]_i_3/O
                         net (fo=125, routed)         1.962    10.421    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X31Y112        FDCE                                         f  usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.255    16.856    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y112        FDCE                                         r  usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[4]/C
                         clock pessimism              0.225    17.081    
                         clock uncertainty           -0.035    17.046    
    SLICE_X31Y112        FDCE (Recov_fdce_C_CLR)     -0.331    16.715    usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[4]
  -------------------------------------------------------------------
                         required time                         16.715    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[8]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.538ns (9.252%)  route 5.277ns (90.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 16.856 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         3.315     8.354    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X54Y114        LUT1 (Prop_lut1_I0_O)        0.105     8.459 f  Prepare_Register_Inst/Para616_Shiftreg[616]_i_3/O
                         net (fo=125, routed)         1.962    10.421    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X31Y112        FDCE                                         f  usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.255    16.856    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y112        FDCE                                         r  usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[8]/C
                         clock pessimism              0.225    17.081    
                         clock uncertainty           -0.035    17.046    
    SLICE_X31Y112        FDCE (Recov_fdce_C_CLR)     -0.331    16.715    usb_command_interpreter_Inst/Out_Delay_Trig_Temp_reg[8]
  -------------------------------------------------------------------
                         required time                         16.715    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Start_Convb_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.538ns (9.319%)  route 5.235ns (90.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 16.911 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         1.683     6.722    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X61Y121        LUT1 (Prop_lut1_I0_O)        0.105     6.827 f  Sci_Acq_Inst/FSM_sequential_State[3]_i_2/O
                         net (fo=171, routed)         3.552    10.379    Sci_Acq_Inst/Cnt_Start_Readout_reg[10]_0
    SLICE_X77Y126        FDCE                                         f  Sci_Acq_Inst/Cnt_Start_Convb_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.310    16.911    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X77Y126        FDCE                                         r  Sci_Acq_Inst/Cnt_Start_Convb_reg[1]/C
                         clock pessimism              0.166    17.077    
                         clock uncertainty           -0.035    17.041    
    SLICE_X77Y126        FDCE (Recov_fdce_C_CLR)     -0.331    16.710    Sci_Acq_Inst/Cnt_Start_Convb_reg[1]
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Start_Convb_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.538ns (9.319%)  route 5.235ns (90.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 16.911 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346     4.606    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433     5.039 r  Rst_n_Delay2_reg_rep__3/Q
                         net (fo=101, routed)         1.683     6.722    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__3_0
    SLICE_X61Y121        LUT1 (Prop_lut1_I0_O)        0.105     6.827 f  Sci_Acq_Inst/FSM_sequential_State[3]_i_2/O
                         net (fo=171, routed)         3.552    10.379    Sci_Acq_Inst/Cnt_Start_Readout_reg[10]_0
    SLICE_X77Y126        FDCE                                         f  Sci_Acq_Inst/Cnt_Start_Convb_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=3428, routed)        1.310    16.911    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X77Y126        FDCE                                         r  Sci_Acq_Inst/Cnt_Start_Convb_reg[2]/C
                         clock pessimism              0.166    17.077    
                         clock uncertainty           -0.035    17.041    
    SLICE_X77Y126        FDCE (Recov_fdce_C_CLR)     -0.331    16.710    Sci_Acq_Inst/Cnt_Start_Convb_reg[2]
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  6.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.439%)  route 0.123ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.831     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X59Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X59Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.439%)  route 0.123ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.831     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X59Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X59Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.243%)  route 0.150ns (47.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.590     1.562    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDPE (Prop_fdpe_C_Q)         0.164     1.726 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.150     1.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y75          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.859     2.077    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.507    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.243%)  route 0.150ns (47.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.590     1.562    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDPE (Prop_fdpe_C_Q)         0.164     1.726 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.150     1.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y75          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.859     2.077    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y75          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.507    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.696%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X58Y88         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.833     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X58Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.501     1.550    
    SLICE_X58Y88         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.696%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X58Y88         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.833     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X58Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.501     1.550    
    SLICE_X58Y88         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.592     1.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y78          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.128     1.692 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.120     1.812    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y79          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.864     2.082    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y79          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.503     1.579    
    SLICE_X0Y79          FDPE (Remov_fdpe_C_PRE)     -0.149     1.430    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.696%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.833     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X59Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X59Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.696%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.833     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X59Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X59Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.696%)  route 0.182ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.560     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.833     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X59Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X59Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        5.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.509ns  (logic 0.538ns (8.265%)  route 5.971ns (91.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 29.366 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.967    23.615    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y77         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.266    29.366    Readout_Dout_Inst/clk_out1
    SLICE_X11Y77         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
                         clock pessimism              0.159    29.526    
                         clock uncertainty           -0.327    29.198    
    SLICE_X11Y77         FDCE (Recov_fdce_C_CLR)     -0.331    28.867    Readout_Dout_Inst/Sig_Parallel_Data_reg[12]
  -------------------------------------------------------------------
                         required time                         28.867    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.509ns  (logic 0.538ns (8.265%)  route 5.971ns (91.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 29.366 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.967    23.615    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y77         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.266    29.366    Readout_Dout_Inst/clk_out1
    SLICE_X11Y77         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[14]/C
                         clock pessimism              0.159    29.526    
                         clock uncertainty           -0.327    29.198    
    SLICE_X11Y77         FDCE (Recov_fdce_C_CLR)     -0.331    28.867    Readout_Dout_Inst/Sig_Parallel_Data_reg[14]
  -------------------------------------------------------------------
                         required time                         28.867    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.362ns  (logic 0.538ns (8.456%)  route 5.824ns (91.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 29.369 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.820    23.468    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y80         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.269    29.369    Readout_Dout_Inst/clk_out1
    SLICE_X11Y80         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[10]/C
                         clock pessimism              0.159    29.529    
                         clock uncertainty           -0.327    29.201    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.331    28.870    Readout_Dout_Inst/Sig_Parallel_Data_reg[10]
  -------------------------------------------------------------------
                         required time                         28.870    
                         arrival time                         -23.468    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.362ns  (logic 0.538ns (8.456%)  route 5.824ns (91.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 29.369 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.820    23.468    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y80         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.269    29.369    Readout_Dout_Inst/clk_out1
    SLICE_X11Y80         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[1]/C
                         clock pessimism              0.159    29.529    
                         clock uncertainty           -0.327    29.201    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.331    28.870    Readout_Dout_Inst/Sig_Parallel_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         28.870    
                         arrival time                         -23.468    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Slow_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.424ns  (logic 0.538ns (8.375%)  route 5.886ns (91.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 29.435 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.882    23.530    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X7Y79          FDCE                                         f  Readout_Dout_Inst/Slow_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.335    29.435    Readout_Dout_Inst/clk_out1
    SLICE_X7Y79          FDCE                                         r  Readout_Dout_Inst/Slow_Cnt_reg[0]/C
                         clock pessimism              0.159    29.595    
                         clock uncertainty           -0.327    29.267    
    SLICE_X7Y79          FDCE (Recov_fdce_C_CLR)     -0.331    28.936    Readout_Dout_Inst/Slow_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         28.936    
                         arrival time                         -23.530    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Slow_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.424ns  (logic 0.538ns (8.375%)  route 5.886ns (91.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 29.435 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.882    23.530    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X7Y79          FDCE                                         f  Readout_Dout_Inst/Slow_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.335    29.435    Readout_Dout_Inst/clk_out1
    SLICE_X7Y79          FDCE                                         r  Readout_Dout_Inst/Slow_Cnt_reg[1]/C
                         clock pessimism              0.159    29.595    
                         clock uncertainty           -0.327    29.267    
    SLICE_X7Y79          FDCE (Recov_fdce_C_CLR)     -0.331    28.936    Readout_Dout_Inst/Slow_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.936    
                         arrival time                         -23.530    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Cnt_Receive_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.393ns  (logic 0.538ns (8.416%)  route 5.855ns (91.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 29.366 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.851    23.499    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X10Y78         FDCE                                         f  Readout_Dout_Inst/Cnt_Receive_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.266    29.366    Readout_Dout_Inst/clk_out1
    SLICE_X10Y78         FDCE                                         r  Readout_Dout_Inst/Cnt_Receive_reg[1]/C
                         clock pessimism              0.159    29.526    
                         clock uncertainty           -0.327    29.198    
    SLICE_X10Y78         FDCE (Recov_fdce_C_CLR)     -0.292    28.906    Readout_Dout_Inst/Cnt_Receive_reg[1]
  -------------------------------------------------------------------
                         required time                         28.906    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Cnt_Receive_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.393ns  (logic 0.538ns (8.416%)  route 5.855ns (91.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 29.366 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.851    23.499    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X10Y78         FDCE                                         f  Readout_Dout_Inst/Cnt_Receive_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.266    29.366    Readout_Dout_Inst/clk_out1
    SLICE_X10Y78         FDCE                                         r  Readout_Dout_Inst/Cnt_Receive_reg[3]/C
                         clock pessimism              0.159    29.526    
                         clock uncertainty           -0.327    29.198    
    SLICE_X10Y78         FDCE (Recov_fdce_C_CLR)     -0.292    28.906    Readout_Dout_Inst/Cnt_Receive_reg[3]
  -------------------------------------------------------------------
                         required time                         28.906    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Dout_Reg_Delay_reg/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.362ns  (logic 0.538ns (8.456%)  route 5.824ns (91.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 29.369 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.820    23.468    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y80         FDPE                                         f  Readout_Dout_Inst/Dout_Reg_Delay_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.269    29.369    Readout_Dout_Inst/clk_out1
    SLICE_X11Y80         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_Delay_reg/C
                         clock pessimism              0.159    29.529    
                         clock uncertainty           -0.327    29.201    
    SLICE_X11Y80         FDPE (Recov_fdpe_C_PRE)     -0.292    28.909    Readout_Dout_Inst/Dout_Reg_Delay_reg
  -------------------------------------------------------------------
                         required time                         28.909    
                         arrival time                         -23.468    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Dout_Reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.362ns  (logic 0.538ns (8.456%)  route 5.824ns (91.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 29.369 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 17.106 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    17.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    17.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         3.004    20.543    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.105    20.648 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         2.820    23.468    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X10Y80         FDPE                                         f  Readout_Dout_Inst/Dout_Reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.269    29.369    Readout_Dout_Inst/clk_out1
    SLICE_X10Y80         FDPE                                         r  Readout_Dout_Inst/Dout_Reg_reg/C
                         clock pessimism              0.159    29.529    
                         clock uncertainty           -0.327    29.201    
    SLICE_X10Y80         FDPE (Recov_fdpe_C_PRE)     -0.292    28.909    Readout_Dout_Inst/Dout_Reg_reg
  -------------------------------------------------------------------
                         required time                         28.909    
                         arrival time                         -23.468    
  -------------------------------------------------------------------
                         slack                                  5.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.209ns (6.799%)  route 2.865ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.336     4.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X8Y80          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X8Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     2.066    Readout_Dout_Inst/Sig_Parallel_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.209ns (6.799%)  route 2.865ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.336     4.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X8Y80          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X8Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[7]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     2.066    Readout_Dout_Inst/Sig_Parallel_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.554ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_En_reg/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.209ns (6.801%)  route 2.864ns (93.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.335     4.596    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y81         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.835     2.053    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X11Y81         FDCE (Remov_fdce_C_CLR)     -0.092     2.042    Readout_Dout_Inst/Sig_Parallel_Data_En_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.596    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.209ns (6.799%)  route 2.865ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.336     4.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X9Y80          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X9Y80          FDCE (Remov_fdce_C_CLR)     -0.092     2.041    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.209ns (6.799%)  route 2.865ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.336     4.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X9Y80          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[2]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X9Y80          FDCE (Remov_fdce_C_CLR)     -0.092     2.041    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.209ns (6.799%)  route 2.865ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.336     4.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X9Y80          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[8]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X9Y80          FDCE (Remov_fdce_C_CLR)     -0.092     2.041    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.209ns (6.799%)  route 2.865ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.336     4.597    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X9Y80          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.834     2.052    Readout_Dout_Inst/clk_out1
    SLICE_X9Y80          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X9Y80          FDCE (Remov_fdce_C_CLR)     -0.092     2.041    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Transmitonb_Reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.209ns (6.801%)  route 2.864ns (93.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.335     4.596    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X11Y81         FDPE                                         f  Readout_Dout_Inst/Transmitonb_Reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.835     2.053    Readout_Dout_Inst/clk_out1
    SLICE_X11Y81         FDPE                                         r  Readout_Dout_Inst/Transmitonb_Reg_reg/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X11Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     2.039    Readout_Dout_Inst/Transmitonb_Reg_reg
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           4.596    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.673ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.209ns (6.555%)  route 2.979ns (93.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.451     4.711    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X9Y77          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.831     2.049    Readout_Dout_Inst/clk_out1
    SLICE_X9Y77          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.327     2.130    
    SLICE_X9Y77          FDCE (Remov_fdce_C_CLR)     -0.092     2.038    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           4.711    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.209ns (6.555%)  route 2.979ns (93.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         1.529     3.216    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__1_1
    SLICE_X6Y110         LUT1 (Prop_lut1_I0_O)        0.045     3.261 f  usb_command_interpreter_Inst/PLL_40M_Inst_i_1/O
                         net (fo=128, routed)         1.451     4.711    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__1
    SLICE_X9Y77          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.831     2.049    Readout_Dout_Inst/clk_out1
    SLICE_X9Y77          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.327     2.130    
    SLICE_X9Y77          FDCE (Remov_fdce_C_CLR)     -0.092     2.038    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           4.711    
  -------------------------------------------------------------------
                         slack                                  2.673    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       19.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.818ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 31.011 - 25.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900     6.184    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433     6.617 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001     9.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105     9.724 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    11.174    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118    31.011    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.391    31.403    
                         clock uncertainty           -0.119    31.284    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292    30.992    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                 19.818    

Slack (MET) :             19.818ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 31.011 - 25.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900     6.184    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433     6.617 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001     9.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105     9.724 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    11.174    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118    31.011    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.391    31.403    
                         clock uncertainty           -0.119    31.284    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292    30.992    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                 19.818    

Slack (MET) :             19.818ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 31.011 - 25.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900     6.184    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433     6.617 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001     9.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105     9.724 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    11.174    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118    31.011    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.391    31.403    
                         clock uncertainty           -0.119    31.284    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292    30.992    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                 19.818    

Slack (MET) :             20.665ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.711    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         30.711    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.665    

Slack (MET) :             20.665ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.711    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         30.711    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.665    

Slack (MET) :             20.665ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.711    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         30.711    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.665    

Slack (MET) :             20.665ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.711    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         30.711    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.665    

Slack (MET) :             20.699ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258    30.745    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         30.745    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.699    

Slack (MET) :             20.699ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258    30.745    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         30.745    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.699    

Slack (MET) :             20.699ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.572ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920     5.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105     5.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.391    31.122    
                         clock uncertainty           -0.119    31.003    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258    30.745    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         30.745    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 20.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.917%)  route 1.208ns (89.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.427 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.208     3.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y76          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.577     2.961    
    SLICE_X8Y76          FDPE (Remov_fdpe_C_PRE)     -0.124     2.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.917%)  route 1.208ns (89.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.427 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.208     3.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y76          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.577     2.961    
    SLICE_X8Y76          FDPE (Remov_fdpe_C_PRE)     -0.124     2.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.633     2.292    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.167    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.633     2.292    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.167    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.633     2.292    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.167    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.633     2.292    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.167    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.577     2.860    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     2.793    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.577     2.860    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     2.793    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.577     2.860    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     2.793    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.577     2.860    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     2.793    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  1.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       19.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.344ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 31.011 - 25.000 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900     6.190    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433     6.623 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001     9.625    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105     9.730 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    11.180    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118    31.011    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.074    31.085    
                         clock uncertainty           -0.269    30.816    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292    30.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         30.524    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                 19.344    

Slack (MET) :             19.344ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 31.011 - 25.000 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900     6.190    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433     6.623 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001     9.625    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105     9.730 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    11.180    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118    31.011    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.074    31.085    
                         clock uncertainty           -0.269    30.816    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292    30.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         30.524    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                 19.344    

Slack (MET) :             19.344ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 31.011 - 25.000 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900     6.190    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433     6.623 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001     9.625    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105     9.730 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    11.180    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118    31.011    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.074    31.085    
                         clock uncertainty           -0.269    30.816    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292    30.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.524    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                 19.344    

Slack (MET) :             20.191ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.191    

Slack (MET) :             20.191ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.191    

Slack (MET) :             20.191ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.191    

Slack (MET) :             20.191ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292    30.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.191    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258    30.277    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         30.277    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258    30.277    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         30.277    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 30.731 - 25.000 ) 
    Source Clock Delay      (SCD):    6.578ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.926     5.186    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.105     5.291 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287     6.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433     7.011 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    10.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    29.810    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.084    29.894 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837    30.731    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.074    30.804    
                         clock uncertainty           -0.269    30.535    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258    30.277    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         30.277    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 20.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.917%)  route 1.208ns (89.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.429 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.208     3.636    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y76          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X8Y76          FDPE (Remov_fdpe_C_PRE)     -0.124     3.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.917%)  route 1.208ns (89.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.429 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.208     3.636    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y76          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.190     3.348    
                         clock uncertainty            0.269     3.617    
    SLICE_X8Y76          FDPE (Remov_fdpe_C_PRE)     -0.124     3.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.409 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.269    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.246     2.679    
                         clock uncertainty            0.269     2.948    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.823    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.409 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.269    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.246     2.679    
                         clock uncertainty            0.269     2.948    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.823    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.409 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.269    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.246     2.679    
                         clock uncertainty            0.269     2.948    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.823    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.409 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.269    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.246     2.679    
                         clock uncertainty            0.269     2.948    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.823    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.690 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.958    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.190     3.247    
                         clock uncertainty            0.269     3.516    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.449    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.690 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.958    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.190     3.247    
                         clock uncertainty            0.269     3.516    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.449    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.690 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.958    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.190     3.247    
                         clock uncertainty            0.269     3.516    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.449    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.792     1.764    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.690 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.958    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.110     2.328    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.056     2.384 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.190     3.247    
                         clock uncertainty            0.269     3.516    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.449    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.490ns  (logic 0.538ns (6.337%)  route 7.952ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.538   100.077    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.105   100.182 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_LDC_i_2__1/O
                         net (fo=2, routed)           0.414   100.596    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_LDC_i_2__1_n_1
    SLICE_X13Y78         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.266   104.366    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X13Y78         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C/C
                         clock pessimism              0.159   104.526    
                         clock uncertainty           -0.358   104.168    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.331   103.837    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C
  -------------------------------------------------------------------
                         required time                        103.837    
                         arrival time                        -100.596    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[51]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.494ns  (logic 0.538ns (6.334%)  route 7.956ns (93.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.523   100.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X14Y81         LUT4 (Prop_lut4_I0_O)        0.105   100.167 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[51]_LDC_i_1__1/O
                         net (fo=2, routed)           0.433   100.601    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[51]_LDC_i_1__1_n_1
    SLICE_X14Y82         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[51]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X14Y82         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[51]_P/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X14Y82         FDPE (Recov_fdpe_C_PRE)     -0.292   103.881    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[51]_P
  -------------------------------------------------------------------
                         required time                        103.881    
                         arrival time                        -100.600    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[51]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.421ns  (logic 0.538ns (6.389%)  route 7.883ns (93.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 104.370 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.495   100.034    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.105   100.139 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[51]_LDC_i_2__0/O
                         net (fo=2, routed)           0.388   100.527    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[51]_LDC_i_2__0_n_1
    SLICE_X9Y81          FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[51]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.270   104.370    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X9Y81          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[51]_C/C
                         clock pessimism              0.159   104.530    
                         clock uncertainty           -0.358   104.172    
    SLICE_X9Y81          FDCE (Recov_fdce_C_CLR)     -0.331   103.841    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[51]_C
  -------------------------------------------------------------------
                         required time                        103.841    
                         arrival time                        -100.527    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.457ns  (logic 0.538ns (6.361%)  route 7.919ns (93.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.617   100.156    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.105   100.261 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_LDC_i_1__1/O
                         net (fo=2, routed)           0.302   100.563    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_LDC_i_1__1_n_1
    SLICE_X11Y82         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X11Y82         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X11Y82         FDPE (Recov_fdpe_C_PRE)     -0.292   103.881    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_P
  -------------------------------------------------------------------
                         required time                        103.881    
                         arrival time                        -100.563    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[34]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.473ns  (logic 0.538ns (6.349%)  route 7.935ns (93.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.501   100.040    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.105   100.145 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[34]_LDC_i_2__1/O
                         net (fo=2, routed)           0.434   100.579    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[34]_LDC_i_2__1_n_1
    SLICE_X10Y82         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[34]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X10Y82         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[34]_C/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X10Y82         FDCE (Recov_fdce_C_CLR)     -0.258   103.915    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[34]_C
  -------------------------------------------------------------------
                         required time                        103.915    
                         arrival time                        -100.579    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[21]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.421ns  (logic 0.538ns (6.389%)  route 7.883ns (93.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 104.436 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.592   100.131    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105   100.236 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[21]_LDC_i_2__0/O
                         net (fo=2, routed)           0.291   100.527    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[21]_LDC_i_2__0_n_1
    SLICE_X4Y80          FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.336   104.436    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X4Y80          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[21]_C/C
                         clock pessimism              0.159   104.596    
                         clock uncertainty           -0.358   104.238    
    SLICE_X4Y80          FDCE (Recov_fdce_C_CLR)     -0.331   103.907    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[21]_C
  -------------------------------------------------------------------
                         required time                        103.907    
                         arrival time                        -100.527    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[36]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.330ns  (logic 0.538ns (6.459%)  route 7.792ns (93.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 104.368 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.403    99.942    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X12Y80         LUT2 (Prop_lut2_I1_O)        0.105   100.047 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[36]_LDC_i_1__1/O
                         net (fo=2, routed)           0.388   100.436    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[36]_LDC_i_1__1_n_1
    SLICE_X12Y79         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[36]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.268   104.368    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X12Y79         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[36]_P/C
                         clock pessimism              0.159   104.528    
                         clock uncertainty           -0.358   104.170    
    SLICE_X12Y79         FDPE (Recov_fdpe_C_PRE)     -0.292   103.878    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[36]_P
  -------------------------------------------------------------------
                         required time                        103.878    
                         arrival time                        -100.436    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.318ns  (logic 0.538ns (6.468%)  route 7.780ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.336    99.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.105    99.980 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_LDC_i_1__1/O
                         net (fo=2, routed)           0.444   100.424    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_LDC_i_1__1_n_1
    SLICE_X12Y78         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.266   104.366    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X12Y78         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_P/C
                         clock pessimism              0.159   104.526    
                         clock uncertainty           -0.358   104.168    
    SLICE_X12Y78         FDPE (Recov_fdpe_C_PRE)     -0.292   103.876    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_P
  -------------------------------------------------------------------
                         required time                        103.876    
                         arrival time                        -100.424    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[21]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.283ns  (logic 0.538ns (6.495%)  route 7.745ns (93.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 104.370 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.255    99.794    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_N
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.105    99.899 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[21]_LDC_i_1__1/O
                         net (fo=2, routed)           0.490   100.389    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[21]_LDC_i_1__1_n_1
    SLICE_X13Y81         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[21]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.270   104.370    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Clk_10MHz
    SLICE_X13Y81         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[21]_P/C
                         clock pessimism              0.159   104.530    
                         clock uncertainty           -0.358   104.172    
    SLICE_X13Y81         FDPE (Recov_fdpe_C_PRE)     -0.292   103.880    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[21]_P
  -------------------------------------------------------------------
                         required time                        103.880    
                         arrival time                        -100.389    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[56]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        8.315ns  (logic 0.538ns (6.470%)  route 7.777ns (93.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 104.433 - 100.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 92.106 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=3428, routed)        1.346    92.106    Clk_Out_2_All
    SLICE_X42Y125        FDRE                                         r  Rst_n_Delay2_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.433    92.539 r  Rst_n_Delay2_reg_rep__1/Q
                         net (fo=401, routed)         7.279    99.818    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_N
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.105    99.923 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[56]_LDC_i_1__0/O
                         net (fo=2, routed)           0.498   100.421    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[56]_LDC_i_1__0_n_1
    SLICE_X6Y78          FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[56]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.333   104.433    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Clk_10MHz
    SLICE_X6Y78          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[56]_P/C
                         clock pessimism              0.159   104.593    
                         clock uncertainty           -0.358   104.235    
    SLICE_X6Y78          FDPE (Recov_fdpe_C_PRE)     -0.292   103.943    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[56]_P
  -------------------------------------------------------------------
                         required time                        103.943    
                         arrival time                        -100.421    
  -------------------------------------------------------------------
                         slack                                  3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[82]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.223%)  route 0.450ns (70.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/Q
                         net (fo=3, routed)           0.268     1.939    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[81]
    SLICE_X15Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.984 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[82]_LDC_i_2/O
                         net (fo=2, routed)           0.182     2.166    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]_0
    SLICE_X14Y120        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[82]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.049    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X14Y120        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[82]_C/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X14Y120        FDCE (Remov_fdce_C_CLR)     -0.067     2.093    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[82]_C
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.246ns (38.539%)  route 0.392ns (61.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X30Y135        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDCE (Prop_fdce_C_Q)         0.148     1.683 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q
                         net (fo=3, routed)           0.212     1.895    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[34]
    SLICE_X29Y135        LUT2 (Prop_lut2_I0_O)        0.098     1.993 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[35]_LDC_i_2/O
                         net (fo=2, routed)           0.180     2.173    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]_0
    SLICE_X28Y135        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.832     2.051    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X28Y135        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_C/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.358     2.162    
    SLICE_X28Y135        FDCE (Remov_fdce_C_CLR)     -0.092     2.070    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_C
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[107]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.189ns (32.708%)  route 0.389ns (67.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y121        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDCE (Prop_fdce_C_Q)         0.141     1.667 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/Q
                         net (fo=3, routed)           0.201     1.868    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[106]
    SLICE_X40Y119        LUT2 (Prop_lut2_I0_O)        0.048     1.916 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[107]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.104    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]
    SLICE_X41Y119        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[107]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.826     2.044    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X41Y119        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[107]_P/C
                         clock pessimism             -0.246     1.798    
                         clock uncertainty            0.358     2.155    
    SLICE_X41Y119        FDPE (Remov_fdpe_C_PRE)     -0.157     1.998    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[107]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[83]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.189ns (32.497%)  route 0.393ns (67.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y121        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.141     1.671 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/Q
                         net (fo=3, routed)           0.201     1.872    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[82]
    SLICE_X32Y120        LUT2 (Prop_lut2_I0_O)        0.048     1.920 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[83]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.112    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]
    SLICE_X32Y120        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[83]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.826     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X32Y120        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[83]_P/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X32Y120        FDPE (Remov_fdpe_C_PRE)     -0.157     1.999    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[83]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[90]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.229ns (39.168%)  route 0.356ns (60.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDCE (Prop_fdce_C_Q)         0.128     1.658 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/Q
                         net (fo=3, routed)           0.169     1.827    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[89]
    SLICE_X28Y121        LUT2 (Prop_lut2_I0_O)        0.101     1.928 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[90]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.115    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]
    SLICE_X28Y120        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[90]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.826     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X28Y120        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[90]_P/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X28Y120        FDPE (Remov_fdpe_C_PRE)     -0.157     1.999    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[90]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[154]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.230ns (38.951%)  route 0.360ns (61.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.551     1.523    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X40Y125        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDCE (Prop_fdce_C_Q)         0.128     1.651 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/Q
                         net (fo=3, routed)           0.169     1.820    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[153]
    SLICE_X40Y126        LUT2 (Prop_lut2_I0_O)        0.102     1.922 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[154]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.113    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]
    SLICE_X40Y126        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[154]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.821     2.039    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X40Y126        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[154]_P/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X40Y126        FDPE (Remov_fdpe_C_PRE)     -0.157     1.993    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[154]_P
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[142]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.840%)  route 0.396ns (65.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.549     1.521    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X46Y125        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDCE (Prop_fdce_C_Q)         0.164     1.685 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/Q
                         net (fo=3, routed)           0.209     1.894    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[141]
    SLICE_X50Y126        LUT2 (Prop_lut2_I0_O)        0.048     1.942 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[142]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.129    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]
    SLICE_X50Y126        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[142]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.816     2.034    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y126        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[142]_P/C
                         clock pessimism             -0.246     1.788    
                         clock uncertainty            0.358     2.145    
    SLICE_X50Y126        FDPE (Remov_fdpe_C_PRE)     -0.137     2.008    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[142]_P
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.990%)  route 0.344ns (58.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X30Y135        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDCE (Prop_fdce_C_Q)         0.148     1.683 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q
                         net (fo=3, routed)           0.212     1.895    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[34]
    SLICE_X29Y135        LUT2 (Prop_lut2_I0_O)        0.101     1.996 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[35]_LDC_i_1/O
                         net (fo=2, routed)           0.132     2.128    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]
    SLICE_X28Y136        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.832     2.051    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X28Y136        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.358     2.162    
    SLICE_X28Y136        FDPE (Remov_fdpe_C_PRE)     -0.157     2.005    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1261]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.190ns (32.386%)  route 0.397ns (67.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.558     1.530    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X51Y137        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDCE (Prop_fdce_C_Q)         0.141     1.671 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/Q
                         net (fo=3, routed)           0.203     1.874    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[108]
    SLICE_X52Y137        LUT2 (Prop_lut2_I0_O)        0.049     1.923 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1261]_LDC_i_1/O
                         net (fo=2, routed)           0.194     2.117    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[109]
    SLICE_X52Y136        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1261]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.824     2.043    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y136        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1261]_P/C
                         clock pessimism             -0.246     1.797    
                         clock uncertainty            0.358     2.154    
    SLICE_X52Y136        FDPE (Remov_fdpe_C_PRE)     -0.162     1.992    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1261]_P
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[482]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.313%)  route 0.495ns (72.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.141     1.675 f  usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/Q
                         net (fo=5, routed)           0.286     1.961    usb_command_interpreter_Inst/Sig_Set_Mask64[3]
    SLICE_X46Y107        LUT4 (Prop_lut4_I0_O)        0.045     2.006 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[482]_LDC_i_1/O
                         net (fo=2, routed)           0.209     2.215    Prepare_Register_Inst/Out_Set_Mask64_reg[3]
    SLICE_X46Y107        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[482]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.831     2.050    Prepare_Register_Inst/clk_out2
    SLICE_X46Y107        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[482]_P/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X46Y107        FDPE (Remov_fdpe_C_PRE)     -0.071     2.090    Prepare_Register_Inst/Para616_Shiftreg_reg[482]_P
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       19.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.355ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 106.016 - 100.000 ) 
    Source Clock Delay      (SCD):    6.184ns = ( 81.184 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900    81.184    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433    81.617 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001    84.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105    84.724 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    86.174    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118   106.016    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.074   106.090    
                         clock uncertainty           -0.269   105.821    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292   105.529    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        105.529    
                         arrival time                         -86.174    
  -------------------------------------------------------------------
                         slack                                 19.355    

Slack (MET) :             19.355ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 106.016 - 100.000 ) 
    Source Clock Delay      (SCD):    6.184ns = ( 81.184 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900    81.184    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433    81.617 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001    84.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105    84.724 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    86.174    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118   106.016    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.074   106.090    
                         clock uncertainty           -0.269   105.821    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292   105.529    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        105.529    
                         arrival time                         -86.174    
  -------------------------------------------------------------------
                         slack                                 19.355    

Slack (MET) :             19.355ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 106.016 - 100.000 ) 
    Source Clock Delay      (SCD):    6.184ns = ( 81.184 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.900    81.184    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.433    81.617 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           3.001    84.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.105    84.724 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.450    86.174    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X8Y77          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.118   106.016    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.074   106.090    
                         clock uncertainty           -0.269   105.821    
    SLICE_X8Y77          FDPE (Recov_fdpe_C_PRE)     -0.292   105.529    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        105.529    
                         arrival time                         -86.174    
  -------------------------------------------------------------------
                         slack                                 19.355    

Slack (MET) :             20.202ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292   105.248    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                        105.248    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.202    

Slack (MET) :             20.202ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292   105.248    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                        105.248    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.202    

Slack (MET) :             20.202ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292   105.248    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                        105.248    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.202    

Slack (MET) :             20.202ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.292   105.248    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                        105.248    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.202    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258   105.282    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                        105.282    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258   105.282    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                        105.282    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.236    

Slack (MET) :             20.236ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.474ns  (logic 0.433ns (12.463%)  route 3.041ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 105.736 - 100.000 ) 
    Source Clock Delay      (SCD):    6.572ns = ( 81.572 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          1.920    80.180    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.105    80.285 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.287    81.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.433    82.005 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          3.041    85.046    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y72          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.714   104.815    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.084   104.899 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.837   105.736    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.074   105.809    
                         clock uncertainty           -0.269   105.540    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.258   105.282    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                        105.282    
                         arrival time                         -85.046    
  -------------------------------------------------------------------
                         slack                                 20.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.917%)  route 1.208ns (89.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.427 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.208     3.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y76          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X8Y76          FDPE (Remov_fdpe_C_PRE)     -0.124     3.495    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.917%)  route 1.208ns (89.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.427 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.208     3.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y76          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.153     3.540    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y76          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.190     3.350    
                         clock uncertainty            0.269     3.619    
    SLICE_X8Y76          FDPE (Remov_fdpe_C_PRE)     -0.124     3.495    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.246     2.681    
                         clock uncertainty            0.269     2.950    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.825    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.246     2.681    
                         clock uncertainty            0.269     2.950    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.825    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.246     2.681    
                         clock uncertainty            0.269     2.950    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.825    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.128ns (12.953%)  route 0.860ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.472     2.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.128     2.407 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.860     3.267    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.541     2.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.246     2.681    
                         clock uncertainty            0.269     2.950    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.125     2.825    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.439    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.190     3.249    
                         clock uncertainty            0.269     3.518    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.439    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.190     3.249    
                         clock uncertainty            0.269     3.518    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.439    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.190     3.249    
                         clock uncertainty            0.269     3.518    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.454%)  route 1.268ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=47, routed)          0.790     1.762    Clk_40M
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         0.717     2.524    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y77          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     2.688 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          1.268     3.956    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y74          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.112     2.330    Clk_10M
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.056     2.386 r  Ex_Fifo_Insst_i_1/O
                         net (fo=110, routed)         1.053     3.439    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y74          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.190     3.249    
                         clock uncertainty            0.269     3.518    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     3.451    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       92.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.197ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.663ns (9.430%)  route 6.368ns (90.570%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.528    10.872    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y108        LUT4 (Prop_lut4_I1_O)        0.125    10.997 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[493]_LDC_i_2/O
                         net (fo=2, routed)           0.667    11.664    Prepare_Register_Inst/Out_Set_Mask64_reg[14]_0
    SLICE_X53Y106        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X53Y106        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/C
                         clock pessimism              0.166   104.511    
                         clock uncertainty           -0.149   104.362    
    SLICE_X53Y106        FDCE (Recov_fdce_C_CLR)     -0.501   103.861    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C
  -------------------------------------------------------------------
                         required time                        103.861    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                 92.197    

Slack (MET) :             92.284ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 0.643ns (8.989%)  route 6.510ns (91.011%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.528    10.872    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y108        LUT4 (Prop_lut4_I1_O)        0.105    10.977 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[493]_LDC_i_1/O
                         net (fo=2, routed)           0.809    11.786    Prepare_Register_Inst/Out_Set_Mask64_reg[14]
    SLICE_X54Y106        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X54Y106        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P/C
                         clock pessimism              0.166   104.511    
                         clock uncertainty           -0.149   104.362    
    SLICE_X54Y106        FDPE (Recov_fdpe_C_PRE)     -0.292   104.070    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_P
  -------------------------------------------------------------------
                         required time                        104.070    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                 92.284    

Slack (MET) :             92.366ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[495]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.643ns (9.096%)  route 6.426ns (90.904%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 104.343 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.390    10.734    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X55Y109        LUT4 (Prop_lut4_I1_O)        0.105    10.839 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[495]_LDC_i_1/O
                         net (fo=2, routed)           0.863    11.702    Prepare_Register_Inst/Out_Set_Mask64_reg[16]
    SLICE_X54Y110        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[495]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.242   104.343    Prepare_Register_Inst/clk_out2
    SLICE_X54Y110        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[495]_P/C
                         clock pessimism              0.166   104.509    
                         clock uncertainty           -0.149   104.360    
    SLICE_X54Y110        FDPE (Recov_fdpe_C_PRE)     -0.292   104.068    Prepare_Register_Inst/Para616_Shiftreg_reg[495]_P
  -------------------------------------------------------------------
                         required time                        104.068    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                 92.366    

Slack (MET) :             92.490ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[485]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.643ns (9.257%)  route 6.303ns (90.743%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.251    10.595    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y110        LUT4 (Prop_lut4_I1_O)        0.105    10.700 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[485]_LDC_i_1/O
                         net (fo=2, routed)           0.880    11.579    Prepare_Register_Inst/Out_Set_Mask64_reg[6]
    SLICE_X52Y105        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[485]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X52Y105        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[485]_P/C
                         clock pessimism              0.166   104.511    
                         clock uncertainty           -0.149   104.362    
    SLICE_X52Y105        FDPE (Recov_fdpe_C_PRE)     -0.292   104.070    Prepare_Register_Inst/Para616_Shiftreg_reg[485]_P
  -------------------------------------------------------------------
                         required time                        104.070    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 92.490    

Slack (MET) :             92.539ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[512]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.653ns (9.564%)  route 6.175ns (90.436%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.258    10.602    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.115    10.717 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[512]_LDC_i_2/O
                         net (fo=2, routed)           0.744    11.461    Prepare_Register_Inst/Out_Set_Mask64_reg[33]_0
    SLICE_X42Y111        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[512]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.251   104.352    Prepare_Register_Inst/clk_out2
    SLICE_X42Y111        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[512]_C/C
                         clock pessimism              0.225   104.577    
                         clock uncertainty           -0.149   104.428    
    SLICE_X42Y111        FDCE (Recov_fdce_C_CLR)     -0.428   104.000    Prepare_Register_Inst/Para616_Shiftreg_reg[512]_C
  -------------------------------------------------------------------
                         required time                        104.000    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 92.539    

Slack (MET) :             92.541ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.657ns (9.720%)  route 6.102ns (90.280%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 104.344 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.390    10.734    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X55Y109        LUT4 (Prop_lut4_I1_O)        0.119    10.853 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[495]_LDC_i_2/O
                         net (fo=2, routed)           0.540    11.392    Prepare_Register_Inst/Out_Set_Mask64_reg[16]_0
    SLICE_X54Y109        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.243   104.344    Prepare_Register_Inst/clk_out2
    SLICE_X54Y109        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C/C
                         clock pessimism              0.166   104.510    
                         clock uncertainty           -0.149   104.361    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.427   103.934    Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C
  -------------------------------------------------------------------
                         required time                        103.934    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                 92.541    

Slack (MET) :             92.543ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.659ns (9.739%)  route 6.107ns (90.261%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 104.347 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.140    10.485    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y109        LUT4 (Prop_lut4_I1_O)        0.121    10.606 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[486]_LDC_i_2/O
                         net (fo=2, routed)           0.794    11.399    Prepare_Register_Inst/Out_Set_Mask64_reg[7]_0
    SLICE_X56Y106        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.246   104.347    Prepare_Register_Inst/clk_out2
    SLICE_X56Y106        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C/C
                         clock pessimism              0.166   104.513    
                         clock uncertainty           -0.149   104.364    
    SLICE_X56Y106        FDCE (Recov_fdce_C_CLR)     -0.421   103.943    Prepare_Register_Inst/Para616_Shiftreg_reg[486]_C
  -------------------------------------------------------------------
                         required time                        103.943    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                 92.543    

Slack (MET) :             92.595ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[485]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.657ns (9.904%)  route 5.977ns (90.096%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.251    10.595    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X49Y110        LUT4 (Prop_lut4_I1_O)        0.119    10.714 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[485]_LDC_i_2/O
                         net (fo=2, routed)           0.553    11.267    Prepare_Register_Inst/Out_Set_Mask64_reg[6]_0
    SLICE_X53Y107        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[485]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X53Y107        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[485]_C/C
                         clock pessimism              0.166   104.511    
                         clock uncertainty           -0.149   104.362    
    SLICE_X53Y107        FDCE (Recov_fdce_C_CLR)     -0.500   103.862    Prepare_Register_Inst/Para616_Shiftreg_reg[485]_C
  -------------------------------------------------------------------
                         required time                        103.862    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                 92.595    

Slack (MET) :             92.633ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.643ns (9.448%)  route 6.163ns (90.552%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 104.347 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.140    10.485    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X48Y109        LUT4 (Prop_lut4_I1_O)        0.105    10.590 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[486]_LDC_i_1/O
                         net (fo=2, routed)           0.849    11.439    Prepare_Register_Inst/Out_Set_Mask64_reg[7]
    SLICE_X56Y105        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.246   104.347    Prepare_Register_Inst/clk_out2
    SLICE_X56Y105        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P/C
                         clock pessimism              0.166   104.513    
                         clock uncertainty           -0.149   104.364    
    SLICE_X56Y105        FDPE (Recov_fdpe_C_PRE)     -0.292   104.072    Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P
  -------------------------------------------------------------------
                         required time                        104.072    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 92.633    

Slack (MET) :             92.709ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[497]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.643ns (9.557%)  route 6.085ns (90.443%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=3428, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.373     4.633    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X12Y109        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.433     5.066 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=17, routed)          2.173     7.239    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[2]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.105     7.344 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_All_INST_0/O
                         net (fo=255, routed)         3.296    10.641    usb_command_interpreter_Inst/Out_Token_All
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.105    10.746 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[497]_LDC_i_1/O
                         net (fo=2, routed)           0.615    11.361    Prepare_Register_Inst/Out_Set_Mask64_reg[18]
    SLICE_X52Y104        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[497]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=3428, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X52Y104        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[497]_P/C
                         clock pessimism              0.166   104.511    
                         clock uncertainty           -0.149   104.362    
    SLICE_X52Y104        FDPE (Recov_fdpe_C_PRE)     -0.292   104.070    Prepare_Register_Inst/Para616_Shiftreg_reg[497]_P
  -------------------------------------------------------------------
                         required time                        104.070    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 92.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[35]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.094%)  route 0.376ns (66.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.600     1.572    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X5Y102         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDPE (Prop_fdpe_C_Q)         0.141     1.713 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/Q
                         net (fo=4, routed)           0.137     1.850    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Q[2]
    SLICE_X2Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.895 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[35]_LDC_i_2__2/O
                         net (fo=2, routed)           0.239     2.134    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[35]_LDC_i_2__2_n_1
    SLICE_X2Y98          FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[35]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.876     2.094    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X2Y98          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[35]_C/C
                         clock pessimism             -0.246     1.848    
    SLICE_X2Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.781    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[35]_C
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.244%)  route 0.357ns (65.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.599     1.571    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X5Y103         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.712 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q
                         net (fo=4, routed)           0.230     1.942    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Q[4]
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.045     1.987 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_LDC_i_1__2/O
                         net (fo=2, routed)           0.127     2.114    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_LDC_i_1__2_n_1
    SLICE_X0Y96          FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.875     2.093    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X0Y96          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_P/C
                         clock pessimism             -0.246     1.847    
    SLICE_X0Y96          FDPE (Remov_fdpe_C_PRE)     -0.095     1.752    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_P
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[56]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.345%)  route 0.427ns (69.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.602     1.574    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X5Y98          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.715 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/Q
                         net (fo=5, routed)           0.247     1.962    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg_n_1_[7]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.045     2.007 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[56]_LDC_i_2__2/O
                         net (fo=2, routed)           0.180     2.187    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[56]_LDC_i_2__2_n_1
    SLICE_X6Y103         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[56]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.869     2.088    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X6Y103         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[56]_C/C
                         clock pessimism             -0.246     1.842    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.775    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[56]_C
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.079%)  route 0.412ns (68.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.599     1.571    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X5Y103         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.712 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q
                         net (fo=4, routed)           0.229     1.941    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Q[4]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.045     1.986 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_LDC_i_2__2/O
                         net (fo=2, routed)           0.183     2.169    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_LDC_i_2__2_n_1
    SLICE_X1Y97          FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.876     2.094    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X1Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_C/C
                         clock pessimism             -0.246     1.848    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.756    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[37]_C
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[34]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.882%)  route 0.436ns (70.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.569     1.541    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X29Y102        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDPE (Prop_fdpe_C_Q)         0.141     1.682 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/Q
                         net (fo=7, routed)           0.268     1.950    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[44]_P_0[1]
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.995 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[34]_LDC_i_1/O
                         net (fo=2, routed)           0.168     2.163    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[34]_LDC_i_1_n_1
    SLICE_X30Y96         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[34]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.840     2.058    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Clk_10MHz
    SLICE_X30Y96         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[34]_P/C
                         clock pessimism             -0.246     1.812    
    SLICE_X30Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     1.741    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[34]_P
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[34]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.712%)  route 0.420ns (69.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.600     1.572    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X5Y102         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDPE (Prop_fdpe_C_Q)         0.141     1.713 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/Q
                         net (fo=4, routed)           0.241     1.954    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Q[1]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.045     1.999 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[34]_LDC_i_1__2/O
                         net (fo=2, routed)           0.179     2.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[34]_LDC_i_1__2_n_1
    SLICE_X1Y96          FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[34]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.875     2.093    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Clk_10MHz
    SLICE_X1Y96          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[34]_P/C
                         clock pessimism             -0.246     1.847    
    SLICE_X1Y96          FDPE (Remov_fdpe_C_PRE)     -0.095     1.752    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[34]_P
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.670%)  route 0.165ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.559     1.531    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.659 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.165     1.824    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y116        FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.829     2.047    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     1.396    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.670%)  route 0.165ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.559     1.531    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.659 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.165     1.824    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y116        FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.829     2.047    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     1.396    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.670%)  route 0.165ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.559     1.531    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.659 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.165     1.824    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y116        FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.829     2.047    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     1.396    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.670%)  route 0.165ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=3428, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.559     1.531    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.659 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.165     1.824    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y116        FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=3428, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3679, routed)        0.829     2.047    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y116        FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     1.396    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.331    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.701    

Slack (MET) :             29.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.331    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.701    

Slack (MET) :             29.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.331    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.701    

Slack (MET) :             29.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.331    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.701    

Slack (MET) :             29.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.292    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.740    

Slack (MET) :             29.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.258    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.774    

Slack (MET) :             29.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.258    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.774    

Slack (MET) :             29.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.258    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.774    

Slack (MET) :             29.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.589ns (20.416%)  route 2.296ns (79.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 35.703 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.553     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.255    35.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.299    36.002    
                         clock uncertainty           -0.035    35.967    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.258    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 29.774    

Slack (MET) :             29.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.589ns (21.469%)  route 2.155ns (78.531%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 35.704 - 33.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.369     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.379     3.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.189     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.105     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.105     5.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.412     5.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X37Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.256    35.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.299    36.003    
                         clock uncertainty           -0.035    35.968    
    SLICE_X37Y75         FDCE (Recov_fdce_C_CLR)     -0.331    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.637    
                         arrival time                          -5.794    
  -------------------------------------------------------------------
                         slack                                 29.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.866%)  route 0.131ns (48.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.131     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.379     1.351    
    SLICE_X60Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.866%)  route 0.131ns (48.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.131     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.379     1.351    
    SLICE_X60Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.866%)  route 0.131ns (48.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.131     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X60Y81         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X60Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.379     1.351    
    SLICE_X60Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.866%)  route 0.131ns (48.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.131     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X60Y81         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X60Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.379     1.351    
    SLICE_X60Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.866%)  route 0.131ns (48.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.131     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X61Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X61Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.379     1.351    
    SLICE_X61Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.379     1.350    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.379     1.350    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.379     1.350    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.379     1.350    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X60Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.379     1.350    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.367    





