Netlist file: reports/fpga/EPFL/sa/net/ctrl_k6_0.net Architecture file: arch/k6-n1.xml
Array size: 9 x 9 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
0	8	6	0	#0
1	9	8	0	#1
2	7	5	0	#2
3	9	7	0	#3
4	7	3	0	#4
5	8	10	0	#5
6	9	1	0	#6
7	9	5	0	#7
8	10	5	0	#8
9	10	3	0	#9
10	7	4	0	#10
11	6	4	0	#11
12	8	7	0	#12
13	6	5	0	#13
14	9	2	0	#14
15	8	3	0	#15
16	10	6	0	#16
17	6	6	0	#17
18	7	6	0	#18
19	10	4	0	#19
20	8	4	0	#20
21	9	3	0	#21
22	7	7	0	#22
23	9	6	0	#23
24	8	9	0	#24
25	9	9	0	#25
out_26:5	4	10	0	#26
27	9	10	0	#27
28	8	5	0	#28
out_29:17	3	10	0	#29
30	8	2	0	#30
31	9	4	0	#31
32	8	8	0	#32
out_33:0	0	7	0	#33
out_34:1	10	8	0	#34
out_35:2	0	5	0	#35
out_36:4	7	0	0	#36
out_37:6	9	0	0	#37
out_38:7	10	9	0	#38
out_39:10	0	4	0	#39
out_40:11	3	0	0	#40
out_41:12	7	10	0	#41
out_42:13	5	0	0	#42
out_43:14	10	2	0	#43
out_44:15	6	0	0	#44
out_45:18	0	6	0	#45
out_46:20	0	3	0	#46
out_47:21	10	1	0	#47
out_48:22	0	8	0	#48
out_49:23	10	7	0	#49
out_50:24	6	10	0	#50
out_51:30	4	0	0	#51
out_52:31	8	0	0	#52
out_53:32	5	10	0	#53
