Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 22:27:52 2025
| Host         : C27-5CG31326RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 5.328ns (48.705%)  route 5.612ns (51.295%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.700     5.164    THE_SEVENSEG_DECOER/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.152     5.316 r  THE_SEVENSEG_DECOER/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     7.228    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.940 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.940    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.916ns  (logic 5.359ns (49.097%)  route 5.557ns (50.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.699     5.163    THE_SEVENSEG_DECOER/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.152     5.315 r  THE_SEVENSEG_DECOER/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.857     7.172    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.916 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.916    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.698ns  (logic 5.117ns (47.830%)  route 5.581ns (52.170%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.700     5.164    THE_SEVENSEG_DECOER/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     5.288 r  THE_SEVENSEG_DECOER/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     7.169    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.698 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.698    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 5.323ns (49.945%)  route 5.334ns (50.055%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.658     5.119    THE_SEVENSEG_DECOER/sw_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.154     5.273 r  THE_SEVENSEG_DECOER/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     6.950    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    10.657 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.657    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.567ns  (logic 5.105ns (48.314%)  route 5.462ns (51.687%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.658     5.119    THE_SEVENSEG_DECOER/sw_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     5.243 r  THE_SEVENSEG_DECOER/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     7.047    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.567 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.567    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 5.123ns (48.591%)  route 5.420ns (51.409%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.699     5.163    THE_SEVENSEG_DECOER/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.287 r  THE_SEVENSEG_DECOER/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.721     7.008    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.543 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.543    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 5.068ns (48.122%)  route 5.464ns (51.878%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.351     3.792    btnC_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.916 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.113     7.029    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.532 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.532    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 5.119ns (50.720%)  route 4.974ns (49.280%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.315     4.779    sw_IBUF[2]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     4.903 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.659     6.562    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.093 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.093    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.498ns (47.732%)  route 1.641ns (52.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.315     1.536    sw_IBUF[0]
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.581 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.907    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.139 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.139    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.543ns (47.081%)  route 1.734ns (52.919%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.402     1.623    THE_SEVENSEG_DECOER/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.051     1.674 r  THE_SEVENSEG_DECOER/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.006    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.276 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.276    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.281ns  (logic 1.487ns (45.319%)  route 1.794ns (54.681%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.402     1.623    THE_SEVENSEG_DECOER/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.668 r  THE_SEVENSEG_DECOER/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.060    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.281 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.281    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.498ns (44.955%)  route 1.834ns (55.045%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.471     1.687    THE_SEVENSEG_DECOER/sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.732 r  THE_SEVENSEG_DECOER/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.095    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.331 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.331    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.492ns (44.097%)  route 1.891ns (55.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.469     1.685    THE_SEVENSEG_DECOER/sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.730 r  THE_SEVENSEG_DECOER/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.153    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.383 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.383    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.442ns  (logic 1.532ns (44.520%)  route 1.910ns (55.480%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.469     1.685    THE_SEVENSEG_DECOER/sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.042     1.727 r  THE_SEVENSEG_DECOER/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.168    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.442 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.442    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.446ns  (logic 1.563ns (45.354%)  route 1.883ns (54.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.471     1.687    THE_SEVENSEG_DECOER/sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.043     1.730 r  THE_SEVENSEG_DECOER/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.143    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.446 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.446    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.527ns  (logic 1.459ns (41.350%)  route 2.069ns (58.650%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.240    btnC_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.323    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.527 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





