// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        zext_ln88,
        sext_ln90,
        spikes
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [15:0] zext_ln88;
input  [61:0] sext_ln90;
input  [63:0] spikes;

reg ap_idle;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln90_reg_1904;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] ref_4oPi_table_100_address0;
wire   [99:0] ref_4oPi_table_100_q0;
wire   [7:0] second_order_float_sin_cos_K0_address0;
wire   [29:0] second_order_float_sin_cos_K0_q0;
wire   [7:0] second_order_float_sin_cos_K1_address0;
wire   [22:0] second_order_float_sin_cos_K1_q0;
wire   [7:0] second_order_float_sin_cos_K2_address0;
wire   [14:0] second_order_float_sin_cos_K2_q0;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage2;
reg    gmem_blk_n_AW;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    gmem_blk_n_B;
reg    ap_block_state82_pp0_stage0_iter27;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] i_1_reg_1899;
reg    ap_block_pp0_stage1_11001;
reg   [9:0] i_1_reg_1899_pp0_iter1_reg;
reg   [9:0] i_1_reg_1899_pp0_iter2_reg;
reg   [9:0] i_1_reg_1899_pp0_iter3_reg;
reg   [9:0] i_1_reg_1899_pp0_iter4_reg;
reg   [9:0] i_1_reg_1899_pp0_iter5_reg;
reg   [9:0] i_1_reg_1899_pp0_iter6_reg;
reg   [9:0] i_1_reg_1899_pp0_iter7_reg;
reg   [9:0] i_1_reg_1899_pp0_iter8_reg;
reg   [9:0] i_1_reg_1899_pp0_iter9_reg;
reg   [9:0] i_1_reg_1899_pp0_iter10_reg;
reg   [9:0] i_1_reg_1899_pp0_iter11_reg;
reg   [9:0] i_1_reg_1899_pp0_iter12_reg;
reg   [9:0] i_1_reg_1899_pp0_iter13_reg;
reg   [9:0] i_1_reg_1899_pp0_iter14_reg;
reg   [9:0] i_1_reg_1899_pp0_iter15_reg;
reg   [9:0] i_1_reg_1899_pp0_iter16_reg;
reg   [9:0] i_1_reg_1899_pp0_iter17_reg;
reg   [9:0] i_1_reg_1899_pp0_iter18_reg;
reg   [9:0] i_1_reg_1899_pp0_iter19_reg;
reg   [9:0] i_1_reg_1899_pp0_iter20_reg;
reg   [9:0] i_1_reg_1899_pp0_iter21_reg;
reg   [9:0] i_1_reg_1899_pp0_iter22_reg;
reg   [9:0] i_1_reg_1899_pp0_iter23_reg;
wire   [0:0] icmp_ln90_fu_505_p2;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter1_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter2_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter3_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter4_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter5_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter6_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter7_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter8_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter9_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter10_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter11_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter12_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter13_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter14_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter15_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter16_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter17_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter18_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter19_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter20_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter21_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter22_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter23_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter24_reg;
reg   [0:0] icmp_ln90_reg_1904_pp0_iter25_reg;
reg   [30:0] lshr_ln_reg_1908;
wire   [0:0] xor_ln18_fu_570_p2;
reg   [0:0] xor_ln18_reg_1913;
reg   [29:0] tmp_4_reg_1919;
wire   [0:0] xor_ln18_1_fu_622_p2;
reg   [0:0] xor_ln18_1_reg_1924;
reg   [31:0] gmem_addr_read_reg_1929;
reg    ap_block_pp0_stage2_11001;
wire   [31:0] or_ln_fu_639_p3;
wire   [31:0] intensity_fu_646_p1;
wire   [31:0] or_ln18_1_fu_650_p4;
wire   [31:0] grp_fu_430_p2;
reg   [31:0] sub_reg_1949;
wire   [31:0] grp_fu_454_p1;
reg   [31:0] conv_i_i_reg_1954;
reg   [31:0] conv_i11_i_reg_1959;
wire   [31:0] grp_fu_436_p2;
reg   [31:0] mu_reg_1964;
reg   [31:0] mu_reg_1964_pp0_iter4_reg;
reg   [31:0] mu_reg_1964_pp0_iter5_reg;
reg   [31:0] mu_reg_1964_pp0_iter6_reg;
reg   [31:0] mu_reg_1964_pp0_iter7_reg;
reg   [31:0] mu_reg_1964_pp0_iter8_reg;
reg   [31:0] mu_reg_1964_pp0_iter9_reg;
reg   [31:0] mu_reg_1964_pp0_iter10_reg;
reg   [31:0] mu_reg_1964_pp0_iter11_reg;
reg   [31:0] mu_reg_1964_pp0_iter12_reg;
reg   [31:0] mu_reg_1964_pp0_iter13_reg;
reg   [31:0] mu_reg_1964_pp0_iter14_reg;
reg   [31:0] mu_reg_1964_pp0_iter15_reg;
reg   [31:0] mu_reg_1964_pp0_iter16_reg;
reg   [31:0] mu_reg_1964_pp0_iter17_reg;
wire   [31:0] grp_fu_441_p2;
reg   [31:0] u1_reg_1969;
reg   [31:0] u2_reg_1976;
wire   [31:0] u1_1_fu_704_p3;
reg   [31:0] u1_1_reg_1981;
reg   [31:0] x_assign_reg_1986;
reg   [0:0] din_sign_reg_1991;
reg   [0:0] din_sign_reg_1991_pp0_iter6_reg;
reg   [0:0] din_sign_reg_1991_pp0_iter7_reg;
wire   [7:0] din_exp_fu_722_p4;
reg   [7:0] din_exp_reg_1996;
reg   [7:0] din_exp_reg_1996_pp0_iter6_reg;
reg   [7:0] din_exp_reg_1996_pp0_iter7_reg;
wire   [22:0] din_sig_fu_732_p1;
reg   [22:0] din_sig_reg_2003;
wire   [0:0] closepath_fu_736_p2;
reg   [0:0] closepath_reg_2009;
reg   [0:0] closepath_reg_2009_pp0_iter6_reg;
reg   [0:0] closepath_reg_2009_pp0_iter7_reg;
wire   [3:0] trunc_ln379_fu_771_p1;
reg   [3:0] trunc_ln379_reg_2020;
reg  signed [79:0] Med_reg_2025;
wire   [0:0] icmp_ln271_1_fu_806_p2;
reg   [0:0] icmp_ln271_1_reg_2035;
reg   [0:0] icmp_ln271_1_reg_2035_pp0_iter7_reg;
reg   [57:0] Mx_bits_reg_2041;
reg   [2:0] k_reg_2047;
wire   [57:0] Mx_bits_2_fu_846_p3;
reg   [57:0] Mx_bits_2_reg_2052;
wire   [5:0] Mx_zeros_fu_901_p1;
reg   [5:0] Mx_zeros_reg_2057;
wire   [0:0] sin_basis_fu_905_p19;
reg   [0:0] sin_basis_reg_2063;
reg   [0:0] sin_basis_reg_2063_pp0_iter9_reg;
reg   [0:0] sin_basis_reg_2063_pp0_iter10_reg;
reg   [0:0] sin_basis_reg_2063_pp0_iter11_reg;
wire   [0:0] and_ln271_fu_1109_p2;
reg   [0:0] and_ln271_reg_2070;
reg   [0:0] and_ln271_reg_2070_pp0_iter9_reg;
reg   [0:0] and_ln271_reg_2070_pp0_iter10_reg;
reg   [0:0] and_ln271_reg_2070_pp0_iter11_reg;
wire   [0:0] icmp_ln282_fu_1114_p2;
reg   [0:0] icmp_ln282_reg_2076;
reg   [0:0] icmp_ln282_reg_2076_pp0_iter9_reg;
reg   [0:0] icmp_ln282_reg_2076_pp0_iter10_reg;
reg   [0:0] icmp_ln282_reg_2076_pp0_iter11_reg;
wire   [0:0] results_sign_2_fu_1142_p2;
reg   [0:0] results_sign_2_reg_2083;
reg   [0:0] results_sign_2_reg_2083_pp0_iter9_reg;
reg   [0:0] results_sign_2_reg_2083_pp0_iter10_reg;
reg   [0:0] results_sign_2_reg_2083_pp0_iter11_reg;
reg   [28:0] Mx_reg_2088;
wire   [7:0] Ex_1_fu_1181_p2;
reg   [7:0] Ex_1_reg_2094;
reg   [7:0] Ex_1_reg_2094_pp0_iter9_reg;
reg   [7:0] Ex_1_reg_2094_pp0_iter10_reg;
reg   [0:0] tmp_16_reg_2100;
wire   [7:0] sub_ln506_fu_1195_p2;
reg   [7:0] sub_ln506_reg_2106;
wire   [31:0] grp_fu_467_p2;
reg   [31:0] tmp_reg_2111;
wire   [21:0] B_fu_1232_p1;
reg   [21:0] B_reg_2116;
wire   [28:0] Mx_1_fu_1236_p3;
reg   [28:0] Mx_1_reg_2121;
reg   [28:0] Mx_1_reg_2121_pp0_iter9_reg;
reg   [6:0] tmp_7_i_reg_2126;
reg   [14:0] B_trunc_reg_2131;
reg   [14:0] B_squared_reg_2136;
reg   [28:0] t1_reg_2156;
reg  signed [22:0] second_order_float_sin_cos_K1_load_reg_2161;
reg  signed [14:0] second_order_float_sin_cos_K2_load_reg_2166;
reg   [21:0] trunc_ln4_reg_2171;
reg   [13:0] trunc_ln5_reg_2176;
reg   [31:0] mul_i_reg_2181;
wire   [29:0] add_ln32_1_fu_1359_p2;
reg  signed [29:0] add_ln32_1_reg_2186;
reg   [28:0] result_reg_2201;
reg   [15:0] tmp_8_i_reg_2207;
reg   [12:0] tmp_9_i_reg_2212;
reg   [31:0] c_fu_1427_p3;
reg   [31:0] c_reg_2217;
reg   [31:0] c_1_fu_1445_p3;
reg   [31:0] c_1_reg_2222;
wire   [31:0] shl_ln291_fu_1456_p2;
reg   [31:0] shl_ln291_reg_2227;
wire   [27:0] in_shift_1_fu_1462_p1;
reg   [27:0] in_shift_1_reg_2232;
wire   [0:0] icmp_ln292_fu_1466_p2;
reg   [0:0] icmp_ln292_reg_2237;
wire   [31:0] shift_1_fu_1472_p2;
reg   [31:0] shift_1_reg_2243;
wire   [0:0] icmp_ln306_fu_1478_p2;
reg   [0:0] icmp_ln306_reg_2248;
wire   [31:0] t_2_fu_1614_p4;
reg   [31:0] t_2_reg_2253;
reg   [31:0] t_2_reg_2253_pp0_iter12_reg;
reg   [31:0] t_2_reg_2253_pp0_iter13_reg;
reg   [31:0] t_2_reg_2253_pp0_iter14_reg;
reg   [31:0] t_2_reg_2253_pp0_iter15_reg;
wire   [31:0] grp_fu_462_p2;
reg   [31:0] tmp_1_reg_2258;
wire   [31:0] bitcast_ln327_fu_1623_p1;
wire   [31:0] grp_fu_449_p2;
reg   [31:0] z0_reg_2268;
reg   [31:0] noise_reg_2273;
reg   [31:0] latency_float_reg_2278;
reg   [31:0] dc_reg_2283;
reg   [0:0] xs_sign_reg_2288;
wire   [22:0] trunc_ln342_fu_1648_p1;
reg   [22:0] trunc_ln342_reg_2293;
wire   [0:0] tmp_19_fu_1662_p3;
reg   [0:0] tmp_19_reg_2298;
wire   [8:0] select_ln18_fu_1680_p3;
reg   [8:0] select_ln18_reg_2303;
wire   [31:0] val_fu_1740_p3;
reg   [31:0] val_reg_2308;
wire   [4:0] trunc_ln104_fu_1778_p1;
reg   [4:0] trunc_ln104_reg_2314;
wire   [0:0] icmp_ln106_fu_1782_p2;
reg   [0:0] icmp_ln106_reg_2319;
wire   [4:0] spike_time_2_fu_1788_p3;
reg   [4:0] spike_time_2_reg_2324;
wire   [14:0] mul_ln108_fu_1797_p2;
reg   [14:0] mul_ln108_reg_2329;
wire   [1:0] trunc_ln108_fu_1820_p1;
reg   [1:0] trunc_ln108_reg_2334;
wire   [3:0] shl_ln108_fu_1828_p2;
reg   [3:0] shl_ln108_reg_2339;
reg   [63:0] gmem_addr_1_reg_2344;
wire   [24:0] shl_ln108_2_fu_1865_p2;
reg   [24:0] shl_ln108_2_reg_2350;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln378_fu_766_p1;
wire   [63:0] zext_ln28_fu_1287_p1;
wire  signed [63:0] sext_ln108_fu_1844_p1;
wire    ap_block_pp0_stage1_01001;
reg   [9:0] i_fu_332;
wire   [9:0] add_ln90_fu_511_p2;
wire    ap_loop_init;
reg   [31:0] or_i10_i12_fu_336;
wire   [31:0] zext_ln88_cast_fu_488_p1;
reg    ref_4oPi_table_100_ce0_local;
reg    second_order_float_sin_cos_K0_ce0_local;
reg    second_order_float_sin_cos_K1_ce0_local;
reg    second_order_float_sin_cos_K2_ce0_local;
reg   [31:0] grp_fu_430_p0;
reg   [31:0] grp_fu_430_p1;
reg   [31:0] grp_fu_436_p0;
reg   [31:0] grp_fu_436_p1;
reg   [31:0] grp_fu_441_p0;
reg   [31:0] grp_fu_441_p1;
reg   [31:0] grp_fu_449_p0;
reg   [31:0] grp_fu_449_p1;
reg   [31:0] grp_fu_454_p0;
wire   [21:0] mul_ln29_fu_472_p1;
wire   [28:0] grp_fu_476_p1;
wire   [23:0] grp_fu_480_p1;
wire   [0:0] tmp_10_fu_532_p3;
wire   [0:0] tmp_11_fu_540_p3;
wire   [0:0] xor_ln18_3_fu_558_p2;
wire   [0:0] tmp_6_fu_524_p3;
wire   [0:0] xor_ln18_2_fu_564_p2;
wire   [0:0] trunc_ln17_fu_520_p1;
wire   [0:0] tmp_12_fu_576_p3;
wire   [0:0] tmp_13_fu_584_p3;
wire   [0:0] tmp_14_fu_592_p3;
wire   [0:0] xor_ln18_5_fu_616_p2;
wire   [0:0] xor_ln18_4_fu_610_p2;
wire   [31:0] bitcast_ln31_fu_663_p1;
wire   [7:0] tmp_2_fu_666_p4;
wire   [22:0] trunc_ln31_fu_676_p1;
wire   [0:0] icmp_ln31_1_fu_686_p2;
wire   [0:0] icmp_ln31_fu_680_p2;
wire   [0:0] or_ln31_fu_692_p2;
wire   [0:0] grp_fu_457_p2;
wire   [0:0] and_ln31_fu_698_p2;
wire   [31:0] data_1_fu_711_p1;
wire   [7:0] add_ln376_fu_742_p2;
wire   [7:0] addr_fu_748_p3;
wire   [3:0] lshr_ln1_fu_756_p4;
wire   [99:0] zext_ln379_fu_775_p1;
wire   [99:0] shl_ln379_fu_778_p2;
wire   [23:0] X_fu_794_p3;
wire   [79:0] grp_fu_480_p2;
wire   [2:0] k_1_fu_831_p3;
wire   [0:0] trunc_ln491_fu_837_p1;
wire   [57:0] Mx_bits_1_fu_841_p2;
wire   [28:0] tmp_3_i8_fu_853_p4;
wire   [29:0] t_fu_863_p3;
reg   [29:0] tmp_4_i_fu_871_p4;
wire   [30:0] tmp_5_i_fu_881_p3;
wire  signed [31:0] sext_ln75_fu_889_p1;
reg   [31:0] tmp_6_i_fu_893_p3;
wire   [0:0] sin_basis_fu_905_p17;
wire   [0:0] tmp_11_i_fu_952_p33;
wire   [3:0] index_fu_945_p3;
wire   [0:0] tmp_12_i_fu_1024_p33;
wire   [0:0] tmp_11_i_fu_952_p35;
wire   [0:0] tmp_12_i_fu_1024_p35;
wire   [0:0] icmp_ln271_fu_1104_p2;
wire   [0:0] results_sign_fu_1096_p3;
wire   [0:0] xor_ln282_fu_1119_p2;
wire   [0:0] not_and_ln271_i_demorgan_fu_1131_p2;
wire   [0:0] results_sign_1_fu_1125_p2;
wire   [0:0] not_and_ln271_i_fu_1136_p2;
wire   [7:0] Ex_fu_1148_p2;
wire   [57:0] zext_ln504_fu_1160_p1;
wire   [57:0] shl_ln504_fu_1163_p2;
wire   [7:0] select_ln453_fu_1153_p3;
wire   [7:0] zext_ln505_fu_1178_p1;
wire   [7:0] select_ln506_fu_1201_p3;
wire   [31:0] zext_ln506_1_fu_1210_p1;
wire   [31:0] zext_ln506_fu_1206_p1;
wire   [31:0] lshr_ln506_fu_1213_p2;
wire   [31:0] shl_ln506_fu_1219_p2;
wire   [31:0] select_ln506_1_fu_1225_p3;
wire   [14:0] mul_ln23_fu_1265_p0;
wire   [29:0] zext_ln23_fu_1262_p1;
wire   [14:0] mul_ln23_fu_1265_p1;
wire   [29:0] mul_ln23_fu_1265_p2;
wire   [7:0] A_fu_1281_p3;
wire   [44:0] mul_ln29_fu_472_p2;
wire   [14:0] mul_ln30_fu_1328_p0;
wire   [29:0] mul_ln30_fu_1328_p2;
wire  signed [29:0] sext_ln32_fu_1344_p1;
wire  signed [29:0] sext_ln32_1_fu_1347_p1;
wire   [29:0] add_ln32_fu_1350_p2;
wire  signed [29:0] sext_ln32_2_fu_1356_p1;
wire   [57:0] grp_fu_476_p2;
wire   [31:0] out_bits_fu_1403_p3;
reg   [31:0] tmp_1_i_fu_1417_p4;
wire   [31:0] out_bits_2_fu_1410_p3;
reg   [31:0] tmp_10_i_fu_1435_p4;
wire   [31:0] zext_ln291_fu_1453_p1;
wire   [7:0] Ex_2_fu_1483_p3;
wire   [31:0] zext_ln291_1_fu_1493_p1;
wire  signed [8:0] sext_ln252_fu_1489_p1;
wire   [8:0] add_ln300_fu_1506_p2;
wire  signed [31:0] sext_ln300_fu_1512_p1;
wire   [31:0] shift_2_fu_1501_p3;
wire   [31:0] newexp_fu_1516_p2;
wire   [0:0] tmp_17_fu_1522_p3;
wire   [31:0] shl_ln291_1_fu_1496_p2;
wire   [22:0] tmp_5_fu_1539_p4;
wire   [22:0] tmp_7_fu_1549_p4;
wire   [0:0] or_ln306_fu_1530_p2;
wire   [0:0] or_ln282_fu_1572_p2;
wire   [7:0] select_ln282_fu_1565_p3;
wire   [7:0] empty_fu_1535_p1;
wire   [22:0] select_ln282_2_fu_1585_p3;
wire   [22:0] empty_37_fu_1558_p3;
wire   [7:0] results_exp_fu_1577_p3;
wire   [22:0] results_sig_fu_1592_p3;
wire   [7:0] results_exp_1_fu_1600_p3;
wire   [22:0] results_sig_1_fu_1607_p3;
wire   [31:0] data_fu_1627_p1;
wire   [7:0] xs_exp_fu_1638_p4;
wire   [8:0] zext_ln317_fu_1652_p1;
wire   [8:0] add_ln317_fu_1656_p2;
wire   [7:0] sub_ln18_fu_1670_p2;
wire  signed [8:0] sext_ln18_fu_1676_p1;
wire   [24:0] mantissa_fu_1688_p4;
wire  signed [31:0] sext_ln18_1_fu_1701_p1;
wire   [78:0] zext_ln15_fu_1697_p1;
wire   [78:0] zext_ln18_fu_1704_p1;
wire   [78:0] lshr_ln18_fu_1708_p2;
wire   [78:0] shl_ln18_fu_1714_p2;
wire   [31:0] tmp_8_fu_1720_p4;
wire   [31:0] tmp_9_fu_1730_p4;
wire   [31:0] result_4_fu_1747_p2;
wire   [31:0] result_5_fu_1752_p3;
wire   [0:0] tmp_20_fu_1762_p3;
wire   [30:0] trunc_ln58_fu_1758_p1;
wire   [30:0] spike_time_1_fu_1770_p3;
wire   [4:0] mul_ln108_fu_1797_p0;
wire   [10:0] mul_ln108_fu_1797_p1;
wire   [63:0] zext_ln108_2_fu_1806_p1;
wire   [63:0] add_ln108_fu_1809_p2;
wire   [63:0] zext_ln90_fu_1803_p1;
wire   [63:0] add_ln108_1_fu_1814_p2;
wire   [3:0] zext_ln108_fu_1824_p1;
wire   [61:0] trunc_ln108_1_fu_1834_p4;
wire   [4:0] shl_ln108_1_fu_1854_p3;
wire   [24:0] zext_ln108_3_fu_1861_p1;
reg   [1:0] grp_fu_430_opcode;
wire    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage0_00001;
reg    grp_fu_430_ce;
reg    grp_fu_436_ce;
reg    grp_fu_441_ce;
reg    grp_fu_449_ce;
reg    grp_fu_454_ce;
reg    grp_fu_457_ce;
reg    grp_fu_462_ce;
reg    grp_fu_467_ce;
reg    grp_fu_476_ce;
reg    grp_fu_480_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter26_stage0;
reg    ap_idle_pp0_0to25;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to27;
reg    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [57:0] grp_fu_476_p10;
wire   [79:0] grp_fu_480_p10;
wire   [14:0] mul_ln108_fu_1797_p00;
wire   [44:0] mul_ln29_fu_472_p10;
wire   [29:0] mul_ln30_fu_1328_p00;
wire   [2:0] sin_basis_fu_905_p1;
wire   [2:0] sin_basis_fu_905_p3;
wire   [2:0] sin_basis_fu_905_p5;
wire   [2:0] sin_basis_fu_905_p7;
wire  signed [2:0] sin_basis_fu_905_p9;
wire  signed [2:0] sin_basis_fu_905_p11;
wire  signed [2:0] sin_basis_fu_905_p13;
wire  signed [2:0] sin_basis_fu_905_p15;
wire   [3:0] tmp_11_i_fu_952_p1;
wire   [3:0] tmp_11_i_fu_952_p3;
wire   [3:0] tmp_11_i_fu_952_p5;
wire   [3:0] tmp_11_i_fu_952_p7;
wire   [3:0] tmp_11_i_fu_952_p9;
wire   [3:0] tmp_11_i_fu_952_p11;
wire   [3:0] tmp_11_i_fu_952_p13;
wire   [3:0] tmp_11_i_fu_952_p15;
wire  signed [3:0] tmp_11_i_fu_952_p17;
wire  signed [3:0] tmp_11_i_fu_952_p19;
wire  signed [3:0] tmp_11_i_fu_952_p21;
wire  signed [3:0] tmp_11_i_fu_952_p23;
wire  signed [3:0] tmp_11_i_fu_952_p25;
wire  signed [3:0] tmp_11_i_fu_952_p27;
wire  signed [3:0] tmp_11_i_fu_952_p29;
wire  signed [3:0] tmp_11_i_fu_952_p31;
wire   [3:0] tmp_12_i_fu_1024_p1;
wire   [3:0] tmp_12_i_fu_1024_p3;
wire   [3:0] tmp_12_i_fu_1024_p5;
wire   [3:0] tmp_12_i_fu_1024_p7;
wire   [3:0] tmp_12_i_fu_1024_p9;
wire   [3:0] tmp_12_i_fu_1024_p11;
wire   [3:0] tmp_12_i_fu_1024_p13;
wire   [3:0] tmp_12_i_fu_1024_p15;
wire  signed [3:0] tmp_12_i_fu_1024_p17;
wire  signed [3:0] tmp_12_i_fu_1024_p19;
wire  signed [3:0] tmp_12_i_fu_1024_p21;
wire  signed [3:0] tmp_12_i_fu_1024_p23;
wire  signed [3:0] tmp_12_i_fu_1024_p25;
wire  signed [3:0] tmp_12_i_fu_1024_p27;
wire  signed [3:0] tmp_12_i_fu_1024_p29;
wire  signed [3:0] tmp_12_i_fu_1024_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_332 = 10'd0;
#0 or_i10_i12_fu_336 = 32'd0;
#0 ap_done_reg = 1'b0;
end

latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
ref_4oPi_table_100_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_4oPi_table_100_address0),
    .ce0(ref_4oPi_table_100_ce0_local),
    .q0(ref_4oPi_table_100_q0)
);

latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K0_address0),
    .ce0(second_order_float_sin_cos_K0_ce0_local),
    .q0(second_order_float_sin_cos_K0_q0)
);

latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K1_address0),
    .ce0(second_order_float_sin_cos_K1_ce0_local),
    .q0(second_order_float_sin_cos_K1_q0)
);

latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K2_address0),
    .ce0(second_order_float_sin_cos_K2_ce0_local),
    .q0(second_order_float_sin_cos_K2_q0)
);

latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_430_p0),
    .din1(grp_fu_430_p1),
    .opcode(grp_fu_430_opcode),
    .ce(grp_fu_430_ce),
    .dout(grp_fu_430_p2)
);

latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_436_p0),
    .din1(grp_fu_436_p1),
    .ce(grp_fu_436_ce),
    .dout(grp_fu_436_p2)
);

latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_441_p0),
    .din1(grp_fu_441_p1),
    .ce(grp_fu_441_ce),
    .dout(grp_fu_441_p2)
);

latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_449_p0),
    .din1(grp_fu_449_p1),
    .ce(grp_fu_449_ce),
    .dout(grp_fu_449_p2)
);

latency_encoding_uitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_6_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_454_p0),
    .ce(grp_fu_454_ce),
    .dout(grp_fu_454_p1)
);

latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(u1_reg_1969),
    .din1(32'd786163455),
    .ce(grp_fu_457_ce),
    .opcode(5'd4),
    .dout(grp_fu_457_p2)
);

latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_16_no_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(mul_i_reg_2181),
    .ce(grp_fu_462_ce),
    .dout(grp_fu_462_p2)
);

latency_encoding_flog_32ns_32ns_32_13_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flog_32ns_32ns_32_13_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(u1_1_reg_1981),
    .ce(grp_fu_467_ce),
    .dout(grp_fu_467_p2)
);

latency_encoding_mul_23s_22ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 45 ))
mul_23s_22ns_45_1_1_U13(
    .din0(second_order_float_sin_cos_K1_load_reg_2161),
    .din1(mul_ln29_fu_472_p1),
    .dout(mul_ln29_fu_472_p2)
);

latency_encoding_mul_30s_29ns_58_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 58 ))
mul_30s_29ns_58_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln32_1_reg_2186),
    .din1(grp_fu_476_p1),
    .ce(grp_fu_476_ce),
    .dout(grp_fu_476_p2)
);

latency_encoding_mul_80s_24ns_80_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 80 ))
mul_80s_24ns_80_5_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Med_reg_2025),
    .din1(grp_fu_480_p1),
    .ce(grp_fu_480_ce),
    .dout(grp_fu_480_p2)
);

(* dissolve_hierarchy = "yes" *) latency_encoding_sparsemux_17_3_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
sparsemux_17_3_1_1_1_U16(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .def(sin_basis_fu_905_p17),
    .sel(k_1_fu_831_p3),
    .dout(sin_basis_fu_905_p19)
);

(* dissolve_hierarchy = "yes" *) latency_encoding_sparsemux_33_4_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 1 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 1 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 1 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 1 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 1 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 1 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 1 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 1 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
sparsemux_33_4_1_1_1_U17(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd0),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .def(tmp_11_i_fu_952_p33),
    .sel(index_fu_945_p3),
    .dout(tmp_11_i_fu_952_p35)
);

(* dissolve_hierarchy = "yes" *) latency_encoding_sparsemux_33_4_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 1 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 1 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 1 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 1 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 1 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 1 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 1 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 1 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
sparsemux_33_4_1_1_1_U18(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd0),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd0),
    .def(tmp_12_i_fu_1024_p33),
    .sel(index_fu_945_p3),
    .dout(tmp_12_i_fu_1024_p35)
);

latency_encoding_mul_15ns_15ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_15ns_15ns_30_1_1_U19(
    .din0(mul_ln23_fu_1265_p0),
    .din1(mul_ln23_fu_1265_p1),
    .dout(mul_ln23_fu_1265_p2)
);

latency_encoding_mul_15ns_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_15ns_15s_30_1_1_U20(
    .din0(mul_ln30_fu_1328_p0),
    .din1(second_order_float_sin_cos_K2_load_reg_2166),
    .dout(mul_ln30_fu_1328_p2)
);

latency_encoding_mul_5ns_11ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
mul_5ns_11ns_15_1_1_U21(
    .din0(mul_ln108_fu_1797_p0),
    .din1(mul_ln108_fu_1797_p1),
    .dout(mul_ln108_fu_1797_p2)
);

latency_encoding_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
            ap_enable_reg_pp0_iter27 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_fu_332 <= 10'd0;
    end else if (((icmp_ln90_fu_505_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        i_fu_332 <= add_ln90_fu_511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            or_i10_i12_fu_336 <= zext_ln88_cast_fu_488_p1;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln90_reg_1904 == 1'd0))) begin
            or_i10_i12_fu_336 <= or_ln18_1_fu_650_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        B_reg_2116 <= B_fu_1232_p1;
        B_trunc_reg_2131 <= {{select_ln506_1_fu_1225_p3[21:7]}};
        Mx_1_reg_2121 <= Mx_1_fu_1236_p3;
        Mx_1_reg_2121_pp0_iter9_reg <= Mx_1_reg_2121;
        Mx_bits_reg_2041 <= {{grp_fu_480_p2[76:19]}};
        closepath_reg_2009 <= closepath_fu_736_p2;
        closepath_reg_2009_pp0_iter6_reg <= closepath_reg_2009;
        closepath_reg_2009_pp0_iter7_reg <= closepath_reg_2009_pp0_iter6_reg;
        din_exp_reg_1996 <= {{data_1_fu_711_p1[30:23]}};
        din_exp_reg_1996_pp0_iter6_reg <= din_exp_reg_1996;
        din_exp_reg_1996_pp0_iter7_reg <= din_exp_reg_1996_pp0_iter6_reg;
        din_sig_reg_2003 <= din_sig_fu_732_p1;
        din_sign_reg_1991 <= data_1_fu_711_p1[32'd31];
        din_sign_reg_1991_pp0_iter6_reg <= din_sign_reg_1991;
        din_sign_reg_1991_pp0_iter7_reg <= din_sign_reg_1991_pp0_iter6_reg;
        gmem_addr_read_reg_1929 <= m_axi_gmem_RDATA;
        k_reg_2047 <= {{grp_fu_480_p2[79:77]}};
        mu_reg_1964_pp0_iter10_reg <= mu_reg_1964_pp0_iter9_reg;
        mu_reg_1964_pp0_iter11_reg <= mu_reg_1964_pp0_iter10_reg;
        mu_reg_1964_pp0_iter12_reg <= mu_reg_1964_pp0_iter11_reg;
        mu_reg_1964_pp0_iter13_reg <= mu_reg_1964_pp0_iter12_reg;
        mu_reg_1964_pp0_iter14_reg <= mu_reg_1964_pp0_iter13_reg;
        mu_reg_1964_pp0_iter15_reg <= mu_reg_1964_pp0_iter14_reg;
        mu_reg_1964_pp0_iter16_reg <= mu_reg_1964_pp0_iter15_reg;
        mu_reg_1964_pp0_iter17_reg <= mu_reg_1964_pp0_iter16_reg;
        mu_reg_1964_pp0_iter4_reg <= mu_reg_1964;
        mu_reg_1964_pp0_iter5_reg <= mu_reg_1964_pp0_iter4_reg;
        mu_reg_1964_pp0_iter6_reg <= mu_reg_1964_pp0_iter5_reg;
        mu_reg_1964_pp0_iter7_reg <= mu_reg_1964_pp0_iter6_reg;
        mu_reg_1964_pp0_iter8_reg <= mu_reg_1964_pp0_iter7_reg;
        mu_reg_1964_pp0_iter9_reg <= mu_reg_1964_pp0_iter8_reg;
        result_reg_2201 <= {{grp_fu_476_p2[57:29]}};
        tmp_7_i_reg_2126 <= {{select_ln506_1_fu_1225_p3[28:22]}};
        tmp_8_i_reg_2207 <= {{grp_fu_476_p2[57:42]}};
        tmp_9_i_reg_2212 <= {{grp_fu_476_p2[41:29]}};
        tmp_reg_2111 <= grp_fu_467_p2;
        trunc_ln379_reg_2020 <= trunc_ln379_fu_771_p1;
        trunc_ln4_reg_2171 <= {{mul_ln29_fu_472_p2[44:23]}};
        trunc_ln5_reg_2176 <= {{mul_ln30_fu_1328_p2[29:16]}};
        val_reg_2308 <= val_fu_1740_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_squared_reg_2136 <= {{mul_ln23_fu_1265_p2[29:15]}};
        Med_reg_2025 <= {{shl_ln379_fu_778_p2[99:20]}};
        Mx_bits_2_reg_2052 <= Mx_bits_2_fu_846_p3;
        Mx_zeros_reg_2057 <= Mx_zeros_fu_901_p1;
        add_ln32_1_reg_2186 <= add_ln32_1_fu_1359_p2;
        and_ln271_reg_2070 <= and_ln271_fu_1109_p2;
        and_ln271_reg_2070_pp0_iter10_reg <= and_ln271_reg_2070_pp0_iter9_reg;
        and_ln271_reg_2070_pp0_iter11_reg <= and_ln271_reg_2070_pp0_iter10_reg;
        and_ln271_reg_2070_pp0_iter9_reg <= and_ln271_reg_2070;
        c_1_reg_2222 <= c_1_fu_1445_p3;
        c_reg_2217 <= c_fu_1427_p3;
        icmp_ln106_reg_2319 <= icmp_ln106_fu_1782_p2;
        icmp_ln282_reg_2076 <= icmp_ln282_fu_1114_p2;
        icmp_ln282_reg_2076_pp0_iter10_reg <= icmp_ln282_reg_2076_pp0_iter9_reg;
        icmp_ln282_reg_2076_pp0_iter11_reg <= icmp_ln282_reg_2076_pp0_iter10_reg;
        icmp_ln282_reg_2076_pp0_iter9_reg <= icmp_ln282_reg_2076;
        icmp_ln292_reg_2237 <= icmp_ln292_fu_1466_p2;
        icmp_ln306_reg_2248 <= icmp_ln306_fu_1478_p2;
        in_shift_1_reg_2232 <= in_shift_1_fu_1462_p1;
        mul_ln108_reg_2329 <= mul_ln108_fu_1797_p2;
        results_sign_2_reg_2083 <= results_sign_2_fu_1142_p2;
        results_sign_2_reg_2083_pp0_iter10_reg <= results_sign_2_reg_2083_pp0_iter9_reg;
        results_sign_2_reg_2083_pp0_iter11_reg <= results_sign_2_reg_2083_pp0_iter10_reg;
        results_sign_2_reg_2083_pp0_iter9_reg <= results_sign_2_reg_2083;
        shift_1_reg_2243 <= shift_1_fu_1472_p2;
        shl_ln108_2_reg_2350 <= shl_ln108_2_fu_1865_p2;
        shl_ln291_reg_2227 <= shl_ln291_fu_1456_p2;
        sin_basis_reg_2063 <= sin_basis_fu_905_p19;
        sin_basis_reg_2063_pp0_iter10_reg <= sin_basis_reg_2063_pp0_iter9_reg;
        sin_basis_reg_2063_pp0_iter11_reg <= sin_basis_reg_2063_pp0_iter10_reg;
        sin_basis_reg_2063_pp0_iter9_reg <= sin_basis_reg_2063;
        trunc_ln104_reg_2314 <= trunc_ln104_fu_1778_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        Ex_1_reg_2094 <= Ex_1_fu_1181_p2;
        Ex_1_reg_2094_pp0_iter10_reg <= Ex_1_reg_2094_pp0_iter9_reg;
        Ex_1_reg_2094_pp0_iter9_reg <= Ex_1_reg_2094;
        Mx_reg_2088 <= {{shl_ln504_fu_1163_p2[57:29]}};
        gmem_addr_1_reg_2344 <= sext_ln108_fu_1844_p1;
        i_1_reg_1899 <= i_fu_332;
        i_1_reg_1899_pp0_iter10_reg <= i_1_reg_1899_pp0_iter9_reg;
        i_1_reg_1899_pp0_iter11_reg <= i_1_reg_1899_pp0_iter10_reg;
        i_1_reg_1899_pp0_iter12_reg <= i_1_reg_1899_pp0_iter11_reg;
        i_1_reg_1899_pp0_iter13_reg <= i_1_reg_1899_pp0_iter12_reg;
        i_1_reg_1899_pp0_iter14_reg <= i_1_reg_1899_pp0_iter13_reg;
        i_1_reg_1899_pp0_iter15_reg <= i_1_reg_1899_pp0_iter14_reg;
        i_1_reg_1899_pp0_iter16_reg <= i_1_reg_1899_pp0_iter15_reg;
        i_1_reg_1899_pp0_iter17_reg <= i_1_reg_1899_pp0_iter16_reg;
        i_1_reg_1899_pp0_iter18_reg <= i_1_reg_1899_pp0_iter17_reg;
        i_1_reg_1899_pp0_iter19_reg <= i_1_reg_1899_pp0_iter18_reg;
        i_1_reg_1899_pp0_iter1_reg <= i_1_reg_1899;
        i_1_reg_1899_pp0_iter20_reg <= i_1_reg_1899_pp0_iter19_reg;
        i_1_reg_1899_pp0_iter21_reg <= i_1_reg_1899_pp0_iter20_reg;
        i_1_reg_1899_pp0_iter22_reg <= i_1_reg_1899_pp0_iter21_reg;
        i_1_reg_1899_pp0_iter23_reg <= i_1_reg_1899_pp0_iter22_reg;
        i_1_reg_1899_pp0_iter2_reg <= i_1_reg_1899_pp0_iter1_reg;
        i_1_reg_1899_pp0_iter3_reg <= i_1_reg_1899_pp0_iter2_reg;
        i_1_reg_1899_pp0_iter4_reg <= i_1_reg_1899_pp0_iter3_reg;
        i_1_reg_1899_pp0_iter5_reg <= i_1_reg_1899_pp0_iter4_reg;
        i_1_reg_1899_pp0_iter6_reg <= i_1_reg_1899_pp0_iter5_reg;
        i_1_reg_1899_pp0_iter7_reg <= i_1_reg_1899_pp0_iter6_reg;
        i_1_reg_1899_pp0_iter8_reg <= i_1_reg_1899_pp0_iter7_reg;
        i_1_reg_1899_pp0_iter9_reg <= i_1_reg_1899_pp0_iter8_reg;
        icmp_ln271_1_reg_2035 <= icmp_ln271_1_fu_806_p2;
        icmp_ln271_1_reg_2035_pp0_iter7_reg <= icmp_ln271_1_reg_2035;
        icmp_ln90_reg_1904 <= icmp_ln90_fu_505_p2;
        icmp_ln90_reg_1904_pp0_iter10_reg <= icmp_ln90_reg_1904_pp0_iter9_reg;
        icmp_ln90_reg_1904_pp0_iter11_reg <= icmp_ln90_reg_1904_pp0_iter10_reg;
        icmp_ln90_reg_1904_pp0_iter12_reg <= icmp_ln90_reg_1904_pp0_iter11_reg;
        icmp_ln90_reg_1904_pp0_iter13_reg <= icmp_ln90_reg_1904_pp0_iter12_reg;
        icmp_ln90_reg_1904_pp0_iter14_reg <= icmp_ln90_reg_1904_pp0_iter13_reg;
        icmp_ln90_reg_1904_pp0_iter15_reg <= icmp_ln90_reg_1904_pp0_iter14_reg;
        icmp_ln90_reg_1904_pp0_iter16_reg <= icmp_ln90_reg_1904_pp0_iter15_reg;
        icmp_ln90_reg_1904_pp0_iter17_reg <= icmp_ln90_reg_1904_pp0_iter16_reg;
        icmp_ln90_reg_1904_pp0_iter18_reg <= icmp_ln90_reg_1904_pp0_iter17_reg;
        icmp_ln90_reg_1904_pp0_iter19_reg <= icmp_ln90_reg_1904_pp0_iter18_reg;
        icmp_ln90_reg_1904_pp0_iter1_reg <= icmp_ln90_reg_1904;
        icmp_ln90_reg_1904_pp0_iter20_reg <= icmp_ln90_reg_1904_pp0_iter19_reg;
        icmp_ln90_reg_1904_pp0_iter21_reg <= icmp_ln90_reg_1904_pp0_iter20_reg;
        icmp_ln90_reg_1904_pp0_iter22_reg <= icmp_ln90_reg_1904_pp0_iter21_reg;
        icmp_ln90_reg_1904_pp0_iter23_reg <= icmp_ln90_reg_1904_pp0_iter22_reg;
        icmp_ln90_reg_1904_pp0_iter24_reg <= icmp_ln90_reg_1904_pp0_iter23_reg;
        icmp_ln90_reg_1904_pp0_iter25_reg <= icmp_ln90_reg_1904_pp0_iter24_reg;
        icmp_ln90_reg_1904_pp0_iter2_reg <= icmp_ln90_reg_1904_pp0_iter1_reg;
        icmp_ln90_reg_1904_pp0_iter3_reg <= icmp_ln90_reg_1904_pp0_iter2_reg;
        icmp_ln90_reg_1904_pp0_iter4_reg <= icmp_ln90_reg_1904_pp0_iter3_reg;
        icmp_ln90_reg_1904_pp0_iter5_reg <= icmp_ln90_reg_1904_pp0_iter4_reg;
        icmp_ln90_reg_1904_pp0_iter6_reg <= icmp_ln90_reg_1904_pp0_iter5_reg;
        icmp_ln90_reg_1904_pp0_iter7_reg <= icmp_ln90_reg_1904_pp0_iter6_reg;
        icmp_ln90_reg_1904_pp0_iter8_reg <= icmp_ln90_reg_1904_pp0_iter7_reg;
        icmp_ln90_reg_1904_pp0_iter9_reg <= icmp_ln90_reg_1904_pp0_iter8_reg;
        lshr_ln_reg_1908 <= {{or_i10_i12_fu_336[31:1]}};
        second_order_float_sin_cos_K1_load_reg_2161 <= second_order_float_sin_cos_K1_q0;
        second_order_float_sin_cos_K2_load_reg_2166 <= second_order_float_sin_cos_K2_q0;
        select_ln18_reg_2303 <= select_ln18_fu_1680_p3;
        shl_ln108_reg_2339 <= shl_ln108_fu_1828_p2;
        spike_time_2_reg_2324 <= spike_time_2_fu_1788_p3;
        sub_ln506_reg_2106 <= sub_ln506_fu_1195_p2;
        t1_reg_2156 <= {{second_order_float_sin_cos_K0_q0[29:1]}};
        t_2_reg_2253 <= t_2_fu_1614_p4;
        t_2_reg_2253_pp0_iter12_reg <= t_2_reg_2253;
        t_2_reg_2253_pp0_iter13_reg <= t_2_reg_2253_pp0_iter12_reg;
        t_2_reg_2253_pp0_iter14_reg <= t_2_reg_2253_pp0_iter13_reg;
        t_2_reg_2253_pp0_iter15_reg <= t_2_reg_2253_pp0_iter14_reg;
        tmp_16_reg_2100 <= Ex_1_fu_1181_p2[32'd7];
        tmp_19_reg_2298 <= add_ln317_fu_1656_p2[32'd8];
        tmp_1_reg_2258 <= grp_fu_462_p2;
        tmp_4_reg_1919 <= {{or_i10_i12_fu_336[31:2]}};
        trunc_ln108_reg_2334 <= trunc_ln108_fu_1820_p1;
        trunc_ln342_reg_2293 <= trunc_ln342_fu_1648_p1;
        u1_1_reg_1981 <= u1_1_fu_704_p3;
        xor_ln18_1_reg_1924 <= xor_ln18_1_fu_622_p2;
        xor_ln18_reg_1913 <= xor_ln18_fu_570_p2;
        xs_sign_reg_2288 <= data_fu_1627_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        conv_i11_i_reg_1959 <= grp_fu_454_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_i_i_reg_1954 <= grp_fu_454_p1;
        sub_reg_1949 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dc_reg_2283 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        latency_float_reg_2278 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mu_reg_1964 <= grp_fu_436_p2;
        u1_reg_1969 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_i_reg_2181 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        noise_reg_2273 <= grp_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        u2_reg_1976 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        x_assign_reg_1986 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        z0_reg_2268 <= grp_fu_449_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln90_reg_1904 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (icmp_ln90_reg_1904_pp0_iter25_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter26_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter26_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to25 = 1'b1;
    end else begin
        ap_idle_pp0_0to25 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_1to27 = 1'b1;
    end else begin
        ap_idle_pp0_1to27 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln90_reg_1904 == 1'd0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_430_ce = 1'b1;
    end else begin
        grp_fu_430_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln90_reg_1904 == 1'd0))) begin
        grp_fu_430_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_00001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_00001)))) begin
        grp_fu_430_opcode = 2'd0;
    end else begin
        grp_fu_430_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_430_p0 = latency_float_reg_2278;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_430_p0 = mu_reg_1964_pp0_iter17_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_430_p0 = 32'd1065353216;
    end else begin
        grp_fu_430_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_430_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_430_p1 = noise_reg_2273;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_430_p1 = intensity_fu_646_p1;
    end else begin
        grp_fu_430_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_436_ce = 1'b1;
    end else begin
        grp_fu_436_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_436_p0 = u2_reg_1976;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_436_p0 = conv_i11_i_reg_1959;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_436_p0 = sub_reg_1949;
    end else begin
        grp_fu_436_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_436_p1 = 32'd1086918619;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_436_p1 = 32'd796917760;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_436_p1 = 32'd1103101952;
    end else begin
        grp_fu_436_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_441_ce = 1'b1;
    end else begin
        grp_fu_441_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_441_p0 = tmp_reg_2111;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_441_p0 = conv_i_i_reg_1954;
    end else begin
        grp_fu_441_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_441_p1 = 32'd3221225472;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_441_p1 = 32'd796917760;
    end else begin
        grp_fu_441_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_449_ce = 1'b1;
    end else begin
        grp_fu_449_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_449_p0 = z0_reg_2268;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_449_p0 = tmp_1_reg_2258;
    end else begin
        grp_fu_449_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_449_p1 = 32'd1069547520;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_449_p1 = bitcast_ln327_fu_1623_p1;
    end else begin
        grp_fu_449_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_454_ce = 1'b1;
    end else begin
        grp_fu_454_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_454_p0 = or_ln18_1_fu_650_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_454_p0 = or_ln_fu_639_p3;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_457_ce = 1'b1;
    end else begin
        grp_fu_457_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_462_ce = 1'b1;
    end else begin
        grp_fu_462_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_467_ce = 1'b1;
    end else begin
        grp_fu_467_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_476_ce = 1'b1;
    end else begin
        grp_fu_476_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_480_ce = 1'b1;
    end else begin
        grp_fu_480_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln90_reg_1904 == 1'd0))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ref_4oPi_table_100_ce0_local = 1'b1;
    end else begin
        ref_4oPi_table_100_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        second_order_float_sin_cos_K0_ce0_local = 1'b1;
    end else begin
        second_order_float_sin_cos_K0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        second_order_float_sin_cos_K1_ce0_local = 1'b1;
    end else begin
        second_order_float_sin_cos_K1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        second_order_float_sin_cos_K2_ce0_local = 1'b1;
    end else begin
        second_order_float_sin_cos_K2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to27 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_fu_1281_p3 = {{sin_basis_reg_2063}, {tmp_7_i_reg_2126}};

assign B_fu_1232_p1 = select_ln506_1_fu_1225_p3[21:0];

assign Ex_1_fu_1181_p2 = (select_ln453_fu_1153_p3 - zext_ln505_fu_1178_p1);

assign Ex_2_fu_1483_p3 = ((sin_basis_reg_2063_pp0_iter11_reg[0:0] == 1'b1) ? Ex_1_reg_2094_pp0_iter10_reg : 8'd0);

assign Ex_fu_1148_p2 = ($signed(din_exp_reg_1996_pp0_iter7_reg) + $signed(8'd131));

assign Mx_1_fu_1236_p3 = ((sin_basis_reg_2063[0:0] == 1'b1) ? Mx_reg_2088 : 29'd536870911);

assign Mx_bits_1_fu_841_p2 = (58'd0 - Mx_bits_reg_2041);

assign Mx_bits_2_fu_846_p3 = ((trunc_ln491_fu_837_p1[0:0] == 1'b1) ? Mx_bits_1_fu_841_p2 : Mx_bits_reg_2041);

assign Mx_zeros_fu_901_p1 = tmp_6_i_fu_893_p3[5:0];

assign X_fu_794_p3 = {{1'd1}, {din_sig_reg_2003}};

assign add_ln108_1_fu_1814_p2 = (add_ln108_fu_1809_p2 + zext_ln90_fu_1803_p1);

assign add_ln108_fu_1809_p2 = (zext_ln108_2_fu_1806_p1 + spikes);

assign add_ln300_fu_1506_p2 = ($signed(sext_ln252_fu_1489_p1) + $signed(9'd127));

assign add_ln317_fu_1656_p2 = ($signed(zext_ln317_fu_1652_p1) + $signed(9'd385));

assign add_ln32_1_fu_1359_p2 = ($signed(add_ln32_fu_1350_p2) + $signed(sext_ln32_2_fu_1356_p1));

assign add_ln32_fu_1350_p2 = ($signed(sext_ln32_fu_1344_p1) + $signed(sext_ln32_1_fu_1347_p1));

assign add_ln376_fu_742_p2 = ($signed(din_exp_fu_722_p4) + $signed(8'd194));

assign add_ln90_fu_511_p2 = (i_fu_332 + 10'd1);

assign addr_fu_748_p3 = ((closepath_fu_736_p2[0:0] == 1'b1) ? 8'd63 : add_ln376_fu_742_p2);

assign and_ln271_fu_1109_p2 = (icmp_ln271_fu_1104_p2 & icmp_ln271_1_reg_2035_pp0_iter7_reg);

assign and_ln31_fu_698_p2 = (or_ln31_fu_692_p2 & grp_fu_457_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((1'b1 == ap_block_state82_pp0_stage0_iter27) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state82_pp0_stage0_iter27) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state82_pp0_stage0_iter27) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_WREADY == 1'b0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((icmp_ln90_reg_1904 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state82_pp0_stage0_iter27 = (m_axi_gmem_BVALID == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign bitcast_ln31_fu_663_p1 = u1_reg_1969;

assign bitcast_ln327_fu_1623_p1 = t_2_reg_2253_pp0_iter15_reg;


always @ (tmp_10_i_fu_1435_p4) begin
    if (tmp_10_i_fu_1435_p4[0] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd0;
    end else if (tmp_10_i_fu_1435_p4[1] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd1;
    end else if (tmp_10_i_fu_1435_p4[2] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd2;
    end else if (tmp_10_i_fu_1435_p4[3] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd3;
    end else if (tmp_10_i_fu_1435_p4[4] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd4;
    end else if (tmp_10_i_fu_1435_p4[5] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd5;
    end else if (tmp_10_i_fu_1435_p4[6] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd6;
    end else if (tmp_10_i_fu_1435_p4[7] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd7;
    end else if (tmp_10_i_fu_1435_p4[8] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd8;
    end else if (tmp_10_i_fu_1435_p4[9] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd9;
    end else if (tmp_10_i_fu_1435_p4[10] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd10;
    end else if (tmp_10_i_fu_1435_p4[11] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd11;
    end else if (tmp_10_i_fu_1435_p4[12] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd12;
    end else if (tmp_10_i_fu_1435_p4[13] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd13;
    end else if (tmp_10_i_fu_1435_p4[14] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd14;
    end else if (tmp_10_i_fu_1435_p4[15] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd15;
    end else if (tmp_10_i_fu_1435_p4[16] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd16;
    end else if (tmp_10_i_fu_1435_p4[17] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd17;
    end else if (tmp_10_i_fu_1435_p4[18] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd18;
    end else if (tmp_10_i_fu_1435_p4[19] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd19;
    end else if (tmp_10_i_fu_1435_p4[20] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd20;
    end else if (tmp_10_i_fu_1435_p4[21] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd21;
    end else if (tmp_10_i_fu_1435_p4[22] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd22;
    end else if (tmp_10_i_fu_1435_p4[23] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd23;
    end else if (tmp_10_i_fu_1435_p4[24] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd24;
    end else if (tmp_10_i_fu_1435_p4[25] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd25;
    end else if (tmp_10_i_fu_1435_p4[26] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd26;
    end else if (tmp_10_i_fu_1435_p4[27] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd27;
    end else if (tmp_10_i_fu_1435_p4[28] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd28;
    end else if (tmp_10_i_fu_1435_p4[29] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd29;
    end else if (tmp_10_i_fu_1435_p4[30] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd30;
    end else if (tmp_10_i_fu_1435_p4[31] == 1'b1) begin
        c_1_fu_1445_p3 = 32'd31;
    end else begin
        c_1_fu_1445_p3 = 32'd32;
    end
end


always @ (tmp_1_i_fu_1417_p4) begin
    if (tmp_1_i_fu_1417_p4[0] == 1'b1) begin
        c_fu_1427_p3 = 32'd0;
    end else if (tmp_1_i_fu_1417_p4[1] == 1'b1) begin
        c_fu_1427_p3 = 32'd1;
    end else if (tmp_1_i_fu_1417_p4[2] == 1'b1) begin
        c_fu_1427_p3 = 32'd2;
    end else if (tmp_1_i_fu_1417_p4[3] == 1'b1) begin
        c_fu_1427_p3 = 32'd3;
    end else if (tmp_1_i_fu_1417_p4[4] == 1'b1) begin
        c_fu_1427_p3 = 32'd4;
    end else if (tmp_1_i_fu_1417_p4[5] == 1'b1) begin
        c_fu_1427_p3 = 32'd5;
    end else if (tmp_1_i_fu_1417_p4[6] == 1'b1) begin
        c_fu_1427_p3 = 32'd6;
    end else if (tmp_1_i_fu_1417_p4[7] == 1'b1) begin
        c_fu_1427_p3 = 32'd7;
    end else if (tmp_1_i_fu_1417_p4[8] == 1'b1) begin
        c_fu_1427_p3 = 32'd8;
    end else if (tmp_1_i_fu_1417_p4[9] == 1'b1) begin
        c_fu_1427_p3 = 32'd9;
    end else if (tmp_1_i_fu_1417_p4[10] == 1'b1) begin
        c_fu_1427_p3 = 32'd10;
    end else if (tmp_1_i_fu_1417_p4[11] == 1'b1) begin
        c_fu_1427_p3 = 32'd11;
    end else if (tmp_1_i_fu_1417_p4[12] == 1'b1) begin
        c_fu_1427_p3 = 32'd12;
    end else if (tmp_1_i_fu_1417_p4[13] == 1'b1) begin
        c_fu_1427_p3 = 32'd13;
    end else if (tmp_1_i_fu_1417_p4[14] == 1'b1) begin
        c_fu_1427_p3 = 32'd14;
    end else if (tmp_1_i_fu_1417_p4[15] == 1'b1) begin
        c_fu_1427_p3 = 32'd15;
    end else if (tmp_1_i_fu_1417_p4[16] == 1'b1) begin
        c_fu_1427_p3 = 32'd16;
    end else if (tmp_1_i_fu_1417_p4[17] == 1'b1) begin
        c_fu_1427_p3 = 32'd17;
    end else if (tmp_1_i_fu_1417_p4[18] == 1'b1) begin
        c_fu_1427_p3 = 32'd18;
    end else if (tmp_1_i_fu_1417_p4[19] == 1'b1) begin
        c_fu_1427_p3 = 32'd19;
    end else if (tmp_1_i_fu_1417_p4[20] == 1'b1) begin
        c_fu_1427_p3 = 32'd20;
    end else if (tmp_1_i_fu_1417_p4[21] == 1'b1) begin
        c_fu_1427_p3 = 32'd21;
    end else if (tmp_1_i_fu_1417_p4[22] == 1'b1) begin
        c_fu_1427_p3 = 32'd22;
    end else if (tmp_1_i_fu_1417_p4[23] == 1'b1) begin
        c_fu_1427_p3 = 32'd23;
    end else if (tmp_1_i_fu_1417_p4[24] == 1'b1) begin
        c_fu_1427_p3 = 32'd24;
    end else if (tmp_1_i_fu_1417_p4[25] == 1'b1) begin
        c_fu_1427_p3 = 32'd25;
    end else if (tmp_1_i_fu_1417_p4[26] == 1'b1) begin
        c_fu_1427_p3 = 32'd26;
    end else if (tmp_1_i_fu_1417_p4[27] == 1'b1) begin
        c_fu_1427_p3 = 32'd27;
    end else if (tmp_1_i_fu_1417_p4[28] == 1'b1) begin
        c_fu_1427_p3 = 32'd28;
    end else if (tmp_1_i_fu_1417_p4[29] == 1'b1) begin
        c_fu_1427_p3 = 32'd29;
    end else if (tmp_1_i_fu_1417_p4[30] == 1'b1) begin
        c_fu_1427_p3 = 32'd30;
    end else if (tmp_1_i_fu_1417_p4[31] == 1'b1) begin
        c_fu_1427_p3 = 32'd31;
    end else begin
        c_fu_1427_p3 = 32'd32;
    end
end

assign closepath_fu_736_p2 = ((din_exp_fu_722_p4 < 8'd126) ? 1'b1 : 1'b0);

assign data_1_fu_711_p1 = x_assign_reg_1986;

assign data_fu_1627_p1 = dc_reg_2283;

assign din_exp_fu_722_p4 = {{data_1_fu_711_p1[30:23]}};

assign din_sig_fu_732_p1 = data_1_fu_711_p1[22:0];

assign empty_37_fu_1558_p3 = ((icmp_ln292_reg_2237[0:0] == 1'b1) ? tmp_5_fu_1539_p4 : tmp_7_fu_1549_p4);

assign empty_fu_1535_p1 = newexp_fu_1516_p2[7:0];

assign grp_fu_476_p1 = grp_fu_476_p10;

assign grp_fu_476_p10 = Mx_1_reg_2121_pp0_iter9_reg;

assign grp_fu_480_p1 = grp_fu_480_p10;

assign grp_fu_480_p10 = X_fu_794_p3;

assign icmp_ln106_fu_1782_p2 = ((spike_time_1_fu_1770_p3 > 31'd24) ? 1'b1 : 1'b0);

assign icmp_ln271_1_fu_806_p2 = ((din_sig_reg_2003 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1104_p2 = ((din_exp_reg_1996_pp0_iter7_reg == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln282_fu_1114_p2 = ((din_exp_reg_1996_pp0_iter7_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_1466_p2 = ((c_fu_1427_p3 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln306_fu_1478_p2 = ((result_reg_2201 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_1_fu_686_p2 = ((trunc_ln31_fu_676_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_680_p2 = ((tmp_2_fu_666_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_505_p2 = ((i_fu_332 == 10'd784) ? 1'b1 : 1'b0);

assign in_shift_1_fu_1462_p1 = shl_ln291_fu_1456_p2[27:0];

assign index_fu_945_p3 = {{din_sign_reg_1991_pp0_iter7_reg}, {k_1_fu_831_p3}};

assign intensity_fu_646_p1 = gmem_addr_read_reg_1929;

assign k_1_fu_831_p3 = ((closepath_reg_2009_pp0_iter7_reg[0:0] == 1'b1) ? 3'd0 : k_reg_2047);

assign lshr_ln18_fu_1708_p2 = zext_ln15_fu_1697_p1 >> zext_ln18_fu_1704_p1;

assign lshr_ln1_fu_756_p4 = {{addr_fu_748_p3[7:4]}};

assign lshr_ln506_fu_1213_p2 = zext_ln506_1_fu_1210_p1 >> zext_ln506_fu_1206_p1;

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = gmem_addr_1_reg_2344;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 64'd1;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_WDATA = shl_ln108_2_reg_2350;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = shl_ln108_reg_2339;

assign m_axi_gmem_WUSER = 1'd0;

assign mantissa_fu_1688_p4 = {{{{1'd1}, {trunc_ln342_reg_2293}}}, {1'd0}};

assign mul_ln108_fu_1797_p0 = mul_ln108_fu_1797_p00;

assign mul_ln108_fu_1797_p00 = spike_time_2_reg_2324;

assign mul_ln108_fu_1797_p1 = 15'd784;

assign mul_ln23_fu_1265_p0 = zext_ln23_fu_1262_p1;

assign mul_ln23_fu_1265_p1 = zext_ln23_fu_1262_p1;

assign mul_ln29_fu_472_p1 = mul_ln29_fu_472_p10;

assign mul_ln29_fu_472_p10 = B_reg_2116;

assign mul_ln30_fu_1328_p0 = mul_ln30_fu_1328_p00;

assign mul_ln30_fu_1328_p00 = B_squared_reg_2136;

assign newexp_fu_1516_p2 = ($signed(sext_ln300_fu_1512_p1) - $signed(shift_2_fu_1501_p3));

assign not_and_ln271_i_demorgan_fu_1131_p2 = (icmp_ln271_fu_1104_p2 & icmp_ln271_1_reg_2035_pp0_iter7_reg);

assign not_and_ln271_i_fu_1136_p2 = (not_and_ln271_i_demorgan_fu_1131_p2 ^ 1'd1);

assign or_ln18_1_fu_650_p4 = {{{xor_ln18_1_reg_1924}, {xor_ln18_reg_1913}}, {tmp_4_reg_1919}};

assign or_ln282_fu_1572_p2 = (or_ln306_fu_1530_p2 | icmp_ln282_reg_2076_pp0_iter11_reg);

assign or_ln306_fu_1530_p2 = (tmp_17_fu_1522_p3 | icmp_ln306_reg_2248);

assign or_ln31_fu_692_p2 = (icmp_ln31_fu_680_p2 | icmp_ln31_1_fu_686_p2);

assign or_ln_fu_639_p3 = {{xor_ln18_reg_1913}, {lshr_ln_reg_1908}};

assign out_bits_2_fu_1410_p3 = {{tmp_9_i_reg_2212}, {19'd262144}};

assign out_bits_fu_1403_p3 = {{tmp_8_i_reg_2207}, {16'd32768}};

assign ref_4oPi_table_100_address0 = zext_ln378_fu_766_p1;

assign result_4_fu_1747_p2 = (32'd0 - val_reg_2308);

assign result_5_fu_1752_p3 = ((xs_sign_reg_2288[0:0] == 1'b1) ? result_4_fu_1747_p2 : val_reg_2308);

assign results_exp_1_fu_1600_p3 = ((and_ln271_reg_2070_pp0_iter11_reg[0:0] == 1'b1) ? 8'd127 : results_exp_fu_1577_p3);

assign results_exp_fu_1577_p3 = ((or_ln282_fu_1572_p2[0:0] == 1'b1) ? select_ln282_fu_1565_p3 : empty_fu_1535_p1);

assign results_sig_1_fu_1607_p3 = ((and_ln271_reg_2070_pp0_iter11_reg[0:0] == 1'b1) ? 23'd0 : results_sig_fu_1592_p3);

assign results_sig_fu_1592_p3 = ((or_ln282_fu_1572_p2[0:0] == 1'b1) ? select_ln282_2_fu_1585_p3 : empty_37_fu_1558_p3);

assign results_sign_1_fu_1125_p2 = (xor_ln282_fu_1119_p2 & results_sign_fu_1096_p3);

assign results_sign_2_fu_1142_p2 = (results_sign_1_fu_1125_p2 & not_and_ln271_i_fu_1136_p2);

assign results_sign_fu_1096_p3 = ((sin_basis_fu_905_p19[0:0] == 1'b1) ? tmp_11_i_fu_952_p35 : tmp_12_i_fu_1024_p35);

assign second_order_float_sin_cos_K0_address0 = zext_ln28_fu_1287_p1;

assign second_order_float_sin_cos_K1_address0 = zext_ln28_fu_1287_p1;

assign second_order_float_sin_cos_K2_address0 = zext_ln28_fu_1287_p1;

assign select_ln18_fu_1680_p3 = ((tmp_19_fu_1662_p3[0:0] == 1'b1) ? sext_ln18_fu_1676_p1 : add_ln317_fu_1656_p2);

assign select_ln282_2_fu_1585_p3 = ((icmp_ln282_reg_2076_pp0_iter11_reg[0:0] == 1'b1) ? 23'd8388607 : 23'd0);

assign select_ln282_fu_1565_p3 = ((icmp_ln282_reg_2076_pp0_iter11_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln453_fu_1153_p3 = ((closepath_reg_2009_pp0_iter7_reg[0:0] == 1'b1) ? Ex_fu_1148_p2 : 8'd0);

assign select_ln506_1_fu_1225_p3 = ((tmp_16_reg_2100[0:0] == 1'b1) ? lshr_ln506_fu_1213_p2 : shl_ln506_fu_1219_p2);

assign select_ln506_fu_1201_p3 = ((tmp_16_reg_2100[0:0] == 1'b1) ? sub_ln506_reg_2106 : Ex_1_reg_2094);

assign sext_ln108_fu_1844_p1 = $signed(trunc_ln108_1_fu_1834_p4);

assign sext_ln18_1_fu_1701_p1 = $signed(select_ln18_reg_2303);

assign sext_ln18_fu_1676_p1 = $signed(sub_ln18_fu_1670_p2);

assign sext_ln252_fu_1489_p1 = $signed(Ex_2_fu_1483_p3);

assign sext_ln300_fu_1512_p1 = $signed(add_ln300_fu_1506_p2);

assign sext_ln32_1_fu_1347_p1 = $signed(trunc_ln4_reg_2171);

assign sext_ln32_2_fu_1356_p1 = $signed(trunc_ln5_reg_2176);

assign sext_ln32_fu_1344_p1 = $signed(t1_reg_2156);

assign sext_ln75_fu_889_p1 = $signed(tmp_5_i_fu_881_p3);

assign shift_1_fu_1472_p2 = (c_1_fu_1445_p3 + 32'd16);

assign shift_2_fu_1501_p3 = ((icmp_ln292_reg_2237[0:0] == 1'b1) ? shift_1_reg_2243 : c_reg_2217);

assign shl_ln108_1_fu_1854_p3 = {{trunc_ln108_reg_2334}, {3'd0}};

assign shl_ln108_2_fu_1865_p2 = 25'd1 << zext_ln108_3_fu_1861_p1;

assign shl_ln108_fu_1828_p2 = 4'd1 << zext_ln108_fu_1824_p1;

assign shl_ln18_fu_1714_p2 = zext_ln15_fu_1697_p1 << zext_ln18_fu_1704_p1;

assign shl_ln291_1_fu_1496_p2 = zext_ln291_1_fu_1493_p1 << c_1_reg_2222;

assign shl_ln291_fu_1456_p2 = zext_ln291_fu_1453_p1 << c_fu_1427_p3;

assign shl_ln379_fu_778_p2 = ref_4oPi_table_100_q0 << zext_ln379_fu_775_p1;

assign shl_ln504_fu_1163_p2 = Mx_bits_2_reg_2052 << zext_ln504_fu_1160_p1;

assign shl_ln506_fu_1219_p2 = zext_ln506_1_fu_1210_p1 << zext_ln506_fu_1206_p1;

assign sin_basis_fu_905_p17 = 'bx;

assign spike_time_1_fu_1770_p3 = ((tmp_20_fu_1762_p3[0:0] == 1'b1) ? 31'd0 : trunc_ln58_fu_1758_p1);

assign spike_time_2_fu_1788_p3 = ((icmp_ln106_reg_2319[0:0] == 1'b1) ? 5'd24 : trunc_ln104_reg_2314);

assign sub_ln18_fu_1670_p2 = (8'd127 - xs_exp_fu_1638_p4);

assign sub_ln506_fu_1195_p2 = (8'd0 - Ex_1_fu_1181_p2);

assign t_2_fu_1614_p4 = {{{results_sign_2_reg_2083_pp0_iter11_reg}, {results_exp_1_fu_1600_p3}}, {results_sig_1_fu_1607_p3}};

assign t_fu_863_p3 = {{tmp_3_i8_fu_853_p4}, {1'd1}};

assign tmp_10_fu_532_p3 = or_i10_i12_fu_336[32'd2];

integer ap_tvar_int_0;

always @ (out_bits_2_fu_1410_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            tmp_10_i_fu_1435_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_10_i_fu_1435_p4[ap_tvar_int_0] = out_bits_2_fu_1410_p3[31 - ap_tvar_int_0];
        end
    end
end

assign tmp_11_fu_540_p3 = or_i10_i12_fu_336[32'd5];

assign tmp_11_i_fu_952_p33 = 'bx;

assign tmp_12_fu_576_p3 = or_i10_i12_fu_336[32'd4];

assign tmp_12_i_fu_1024_p33 = 'bx;

assign tmp_13_fu_584_p3 = or_i10_i12_fu_336[32'd1];

assign tmp_14_fu_592_p3 = or_i10_i12_fu_336[32'd6];

assign tmp_17_fu_1522_p3 = newexp_fu_1516_p2[32'd31];

assign tmp_19_fu_1662_p3 = add_ln317_fu_1656_p2[32'd8];

integer ap_tvar_int_1;

always @ (out_bits_fu_1403_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            tmp_1_i_fu_1417_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_1_i_fu_1417_p4[ap_tvar_int_1] = out_bits_fu_1403_p3[31 - ap_tvar_int_1];
        end
    end
end

assign tmp_20_fu_1762_p3 = result_5_fu_1752_p3[32'd31];

assign tmp_2_fu_666_p4 = {{bitcast_ln31_fu_663_p1[30:23]}};

assign tmp_3_i8_fu_853_p4 = {{Mx_bits_2_fu_846_p3[57:29]}};

integer ap_tvar_int_2;

always @ (t_fu_863_p3) begin
    for (ap_tvar_int_2 = 30 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 29 - 0) begin
            tmp_4_i_fu_871_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_4_i_fu_871_p4[ap_tvar_int_2] = t_fu_863_p3[29 - ap_tvar_int_2];
        end
    end
end

assign tmp_5_fu_1539_p4 = {{shl_ln291_1_fu_1496_p2[27:5]}};

assign tmp_5_i_fu_881_p3 = {{1'd1}, {tmp_4_i_fu_871_p4}};

assign tmp_6_fu_524_p3 = or_i10_i12_fu_336[32'd3];


always @ (sext_ln75_fu_889_p1) begin
    if (sext_ln75_fu_889_p1[0] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd0;
    end else if (sext_ln75_fu_889_p1[1] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd1;
    end else if (sext_ln75_fu_889_p1[2] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd2;
    end else if (sext_ln75_fu_889_p1[3] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd3;
    end else if (sext_ln75_fu_889_p1[4] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd4;
    end else if (sext_ln75_fu_889_p1[5] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd5;
    end else if (sext_ln75_fu_889_p1[6] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd6;
    end else if (sext_ln75_fu_889_p1[7] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd7;
    end else if (sext_ln75_fu_889_p1[8] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd8;
    end else if (sext_ln75_fu_889_p1[9] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd9;
    end else if (sext_ln75_fu_889_p1[10] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd10;
    end else if (sext_ln75_fu_889_p1[11] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd11;
    end else if (sext_ln75_fu_889_p1[12] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd12;
    end else if (sext_ln75_fu_889_p1[13] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd13;
    end else if (sext_ln75_fu_889_p1[14] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd14;
    end else if (sext_ln75_fu_889_p1[15] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd15;
    end else if (sext_ln75_fu_889_p1[16] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd16;
    end else if (sext_ln75_fu_889_p1[17] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd17;
    end else if (sext_ln75_fu_889_p1[18] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd18;
    end else if (sext_ln75_fu_889_p1[19] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd19;
    end else if (sext_ln75_fu_889_p1[20] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd20;
    end else if (sext_ln75_fu_889_p1[21] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd21;
    end else if (sext_ln75_fu_889_p1[22] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd22;
    end else if (sext_ln75_fu_889_p1[23] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd23;
    end else if (sext_ln75_fu_889_p1[24] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd24;
    end else if (sext_ln75_fu_889_p1[25] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd25;
    end else if (sext_ln75_fu_889_p1[26] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd26;
    end else if (sext_ln75_fu_889_p1[27] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd27;
    end else if (sext_ln75_fu_889_p1[28] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd28;
    end else if (sext_ln75_fu_889_p1[29] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd29;
    end else if (sext_ln75_fu_889_p1[30] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd30;
    end else if (sext_ln75_fu_889_p1[31] == 1'b1) begin
        tmp_6_i_fu_893_p3 = 32'd31;
    end else begin
        tmp_6_i_fu_893_p3 = 32'd32;
    end
end

assign tmp_7_fu_1549_p4 = {{shl_ln291_reg_2227[27:5]}};

assign tmp_8_fu_1720_p4 = {{lshr_ln18_fu_1708_p2[55:24]}};

assign tmp_9_fu_1730_p4 = {{shl_ln18_fu_1714_p2[55:24]}};

assign trunc_ln104_fu_1778_p1 = spike_time_1_fu_1770_p3[4:0];

assign trunc_ln108_1_fu_1834_p4 = {{add_ln108_1_fu_1814_p2[63:2]}};

assign trunc_ln108_fu_1820_p1 = add_ln108_1_fu_1814_p2[1:0];

assign trunc_ln17_fu_520_p1 = or_i10_i12_fu_336[0:0];

assign trunc_ln31_fu_676_p1 = bitcast_ln31_fu_663_p1[22:0];

assign trunc_ln342_fu_1648_p1 = data_fu_1627_p1[22:0];

assign trunc_ln379_fu_771_p1 = addr_fu_748_p3[3:0];

assign trunc_ln491_fu_837_p1 = k_1_fu_831_p3[0:0];

assign trunc_ln58_fu_1758_p1 = result_5_fu_1752_p3[30:0];

assign u1_1_fu_704_p3 = ((and_ln31_fu_698_p2[0:0] == 1'b1) ? 32'd786163455 : u1_reg_1969);

assign val_fu_1740_p3 = ((tmp_19_reg_2298[0:0] == 1'b1) ? tmp_8_fu_1720_p4 : tmp_9_fu_1730_p4);

assign xor_ln18_1_fu_622_p2 = (xor_ln18_5_fu_616_p2 ^ xor_ln18_4_fu_610_p2);

assign xor_ln18_2_fu_564_p2 = (xor_ln18_3_fu_558_p2 ^ tmp_6_fu_524_p3);

assign xor_ln18_3_fu_558_p2 = (tmp_11_fu_540_p3 ^ tmp_10_fu_532_p3);

assign xor_ln18_4_fu_610_p2 = (tmp_6_fu_524_p3 ^ tmp_12_fu_576_p3);

assign xor_ln18_5_fu_616_p2 = (tmp_14_fu_592_p3 ^ tmp_13_fu_584_p3);

assign xor_ln18_fu_570_p2 = (xor_ln18_2_fu_564_p2 ^ trunc_ln17_fu_520_p1);

assign xor_ln282_fu_1119_p2 = (icmp_ln282_fu_1114_p2 ^ 1'd1);

assign xs_exp_fu_1638_p4 = {{data_fu_1627_p1[30:23]}};

assign zext_ln108_2_fu_1806_p1 = mul_ln108_reg_2329;

assign zext_ln108_3_fu_1861_p1 = shl_ln108_1_fu_1854_p3;

assign zext_ln108_fu_1824_p1 = trunc_ln108_fu_1820_p1;

assign zext_ln15_fu_1697_p1 = mantissa_fu_1688_p4;

assign zext_ln18_fu_1704_p1 = $unsigned(sext_ln18_1_fu_1701_p1);

assign zext_ln23_fu_1262_p1 = B_trunc_reg_2131;

assign zext_ln28_fu_1287_p1 = A_fu_1281_p3;

assign zext_ln291_1_fu_1493_p1 = in_shift_1_reg_2232;

assign zext_ln291_fu_1453_p1 = result_reg_2201;

assign zext_ln317_fu_1652_p1 = xs_exp_fu_1638_p4;

assign zext_ln378_fu_766_p1 = lshr_ln1_fu_756_p4;

assign zext_ln379_fu_775_p1 = trunc_ln379_reg_2020;

assign zext_ln504_fu_1160_p1 = Mx_zeros_reg_2057;

assign zext_ln505_fu_1178_p1 = Mx_zeros_reg_2057;

assign zext_ln506_1_fu_1210_p1 = Mx_reg_2088;

assign zext_ln506_fu_1206_p1 = select_ln506_fu_1201_p3;

assign zext_ln88_cast_fu_488_p1 = zext_ln88;

assign zext_ln90_fu_1803_p1 = i_1_reg_1899_pp0_iter23_reg;

endmodule //latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP
