5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (hier1.vcd) 2 -o (hier1.cdd) 2 -v (hier1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 hier1.v 1 14 1
2 1 1 3 f0013 1 1004 0 0 2 1 foo.a
2 2 1 3 b000b 0 1410 0 0 2 1 a
2 3 36 3 b0013 2 6 1 2
1 a 1 3 6000b 1 0 1 0 2 17 3 3 0 0 0 0
4 3 3 11 f 3 3 3
3 0 bar "main.foo" 0 hier1.v 17 30 1
2 4 3d 21 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 5 3d 25 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 2 19 107000a 1 0 1 0 2 17 0 3 0 0 0 0
4 4 21 8 1 0 0 4
4 5 25 8 1 0 0 5
3 1 bar.$u0 "main.foo.$u0" 0 hier1.v 0 23 1
2 6 0 22 50009 1 21004 0 0 2 16 0 0
2 7 1 22 10001 0 1410 0 0 2 1 a
2 8 37 22 10009 1 16 6 7
4 8 22 1 11 0 0 8
3 1 bar.$u1 "main.foo.$u1" 0 hier1.v 0 28 1
2 9 0 26 20002 1 1008 0 0 32 48 5 0
2 10 2c 26 10002 2 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 10 26 1 11 11 0 10
4 11 27 0 0 0 0 10
3 1 main.$u0 "main.$u0" 0 hier1.v 0 12 1
