<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemtoReg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RFALUDM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RFALUDM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RFALUDM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RFALUDM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RFALUDM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RFALUDM_TestFixure_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RFALUDM_TestFixure_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RFALUDM_TestFixure_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RFALUDM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RFALUDM_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RFALUDM_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RFALUDMtest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RFALUDMtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RFALUDMtest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RFALUDMtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489290211" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489290211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290211" xil_pn:in_ck="-7968884506740162883" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489290211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUSrc.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="MemtoReg.v"/>
      <outfile xil_pn:name="RF-ALU.v"/>
      <outfile xil_pn:name="RFALUDM.v"/>
      <outfile xil_pn:name="RFALUDM_TestFixure.v"/>
      <outfile xil_pn:name="SE.v"/>
      <outfile xil_pn:name="registerfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1489290211" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3686966070626013804" xil_pn:start_ts="1489290211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290211" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6147833595800751402" xil_pn:start_ts="1489290211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290211" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6966127031824531403" xil_pn:start_ts="1489290211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290211" xil_pn:in_ck="-7968884506740162883" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489290211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUSrc.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="MemtoReg.v"/>
      <outfile xil_pn:name="RF-ALU.v"/>
      <outfile xil_pn:name="RFALUDM.v"/>
      <outfile xil_pn:name="RFALUDM_TestFixure.v"/>
      <outfile xil_pn:name="SE.v"/>
      <outfile xil_pn:name="registerfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1489513592" xil_pn:in_ck="-7968884506740162883" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6159798295305868151" xil_pn:start_ts="1489513588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RFALUDM_TestFixure_beh.prj"/>
      <outfile xil_pn:name="RFALUDM_TestFixure_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1489513592" xil_pn:in_ck="-5478544688764966513" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="50519245908006764" xil_pn:start_ts="1489513592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RFALUDM_TestFixure_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4582435312439674716" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6966127031824531403" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7315069327315975774" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213714" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2477855729932606571" xil_pn:start_ts="1489213714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489213724" xil_pn:in_ck="2100784465444708636" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="9084681293690852926" xil_pn:start_ts="1489213714">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="RFALUDM.lso"/>
      <outfile xil_pn:name="RFALUDM.prj"/>
      <outfile xil_pn:name="RFALUDM.syr"/>
      <outfile xil_pn:name="RFALUDM.xst"/>
      <outfile xil_pn:name="RFALUDM_xst.xrpt"/>
      <outfile xil_pn:name="RFALUDMtest_beh.prj"/>
      <outfile xil_pn:name="RFALUDMtest_stx_beh.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1489213724" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981238664895309" xil_pn:start_ts="1489213724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
