{
  "module_name": "mce_amd.h",
  "hash_id": "63d55d34905bc4a87234e648724cf62601b1adae528d3a973503c3fa53fe80de",
  "original_prompt": "Ingested from linux-6.6.14/drivers/edac/mce_amd.h",
  "human_readable_source": " \n#ifndef _EDAC_MCE_AMD_H\n#define _EDAC_MCE_AMD_H\n\n#include <linux/notifier.h>\n\n#include <asm/mce.h>\n\n#define EC(x)\t\t\t\t((x) & 0xffff)\n\n#define LOW_SYNDROME(x)\t\t\t(((x) >> 15) & 0xff)\n#define HIGH_SYNDROME(x)\t\t(((x) >> 24) & 0xff)\n\n#define TLB_ERROR(x)\t\t\t(((x) & 0xFFF0) == 0x0010)\n#define MEM_ERROR(x)\t\t\t(((x) & 0xFF00) == 0x0100)\n#define BUS_ERROR(x)\t\t\t(((x) & 0xF800) == 0x0800)\n#define INT_ERROR(x)\t\t\t(((x) & 0xF4FF) == 0x0400)\n\n#define TT(x)\t\t\t\t(((x) >> 2) & 0x3)\n#define TT_MSG(x)\t\t\ttt_msgs[TT(x)]\n#define II(x)\t\t\t\t(((x) >> 2) & 0x3)\n#define II_MSG(x)\t\t\tii_msgs[II(x)]\n#define LL(x)\t\t\t\t((x) & 0x3)\n#define LL_MSG(x)\t\t\tll_msgs[LL(x)]\n#define TO(x)\t\t\t\t(((x) >> 8) & 0x1)\n#define TO_MSG(x)\t\t\tto_msgs[TO(x)]\n#define PP(x)\t\t\t\t(((x) >> 9) & 0x3)\n#define PP_MSG(x)\t\t\tpp_msgs[PP(x)]\n#define UU(x)\t\t\t\t(((x) >> 8) & 0x3)\n#define UU_MSG(x)\t\t\tuu_msgs[UU(x)]\n\n#define R4(x)\t\t\t\t(((x) >> 4) & 0xf)\n#define R4_MSG(x)\t\t\t((R4(x) < 9) ?  rrrr_msgs[R4(x)] : \"Wrong R4!\")\n\nextern const char * const pp_msgs[];\n\nenum tt_ids {\n\tTT_INSTR = 0,\n\tTT_DATA,\n\tTT_GEN,\n\tTT_RESV,\n};\n\nenum ll_ids {\n\tLL_RESV = 0,\n\tLL_L1,\n\tLL_L2,\n\tLL_LG,\n};\n\nenum ii_ids {\n\tII_MEM = 0,\n\tII_RESV,\n\tII_IO,\n\tII_GEN,\n};\n\nenum rrrr_ids {\n\tR4_GEN\t= 0,\n\tR4_RD,\n\tR4_WR,\n\tR4_DRD,\n\tR4_DWR,\n\tR4_IRD,\n\tR4_PREF,\n\tR4_EVICT,\n\tR4_SNOOP,\n};\n\n \nstruct amd_decoder_ops {\n\tbool (*mc0_mce)(u16, u8);\n\tbool (*mc1_mce)(u16, u8);\n\tbool (*mc2_mce)(u16, u8);\n};\n\nvoid amd_register_ecc_decoder(void (*f)(int, struct mce *));\nvoid amd_unregister_ecc_decoder(void (*f)(int, struct mce *));\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}