Running: E:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/FPGA/ALU_design/top_test_isim_beh.exe -prj D:/FPGA/ALU_design/top_test_beh.prj work.top_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA/ALU_design/OP.v" into library work
Analyzing Verilog file "D:/FPGA/ALU_design/LED_choice.v" into library work
Analyzing Verilog file "D:/FPGA/ALU_design/data_test.v" into library work
Analyzing Verilog file "D:/FPGA/ALU_design/ALU_TOP.v" into library work
Analyzing Verilog file "D:/FPGA/ALU_design/top_test.v" into library work
Analyzing Verilog file "E:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module data_test
Compiling module OP
Compiling module LED_choice
Compiling module ALU_TOP
Compiling module top_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/FPGA/ALU_design/top_test_isim_beh.exe
Fuse Memory Usage: 27216 KB
Fuse CPU Usage: 546 ms
