<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="LLSSineReconstruction" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="" src_name="din" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="3841">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="din" hw_bitwidth="32" hw_size_or_depth="3841">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="n_samples" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="n_samples" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="" src_name="amplitudes_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="12">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="amplitudes_out" hw_bitwidth="32" hw_size_or_depth="12">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="" src_name="phases_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="12">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="phases_out" hw_bitwidth="32" hw_size_or_depth="12">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
