--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17913 paths analyzed, 3608 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.323ns.
--------------------------------------------------------------------------------
Slack:                  9.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.773ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X12Y32.A5      net (fanout=20)       2.379   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X12Y32.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.C4       net (fanout=1)        1.613   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.773ns (2.524ns logic, 8.249ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  9.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.761ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X12Y32.A6      net (fanout=19)       2.272   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X12Y32.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.C4       net (fanout=1)        1.613   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.761ns (2.619ns logic, 8.142ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.736ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y30.A3       net (fanout=20)       2.196   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y29.D5       net (fanout=1)        0.755   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (2.528ns logic, 7.208ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X8Y28.A5       net (fanout=20)       1.912   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X8Y28.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.C1       net (fanout=1)        1.042   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (2.524ns logic, 7.211ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  10.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.660ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X3Y32.A3       net (fanout=20)       1.338   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X3Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.D2       net (fanout=1)        1.537   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.660ns (2.528ns logic, 7.132ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  10.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X8Y28.A4       net (fanout=19)       1.719   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X8Y28.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.C1       net (fanout=1)        1.042   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.637ns (2.619ns logic, 7.018ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y36.A3       net (fanout=20)       1.523   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y29.D4       net (fanout=1)        1.208   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.528ns logic, 6.988ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  11.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_28 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (1.150 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_28 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_28
    SLICE_X12Y32.A3      net (fanout=1)        0.953   fifo_manager/serial_tx_TDC/data_q[28]
    SLICE_X12Y32.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.C4       net (fanout=1)        1.613   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (2.619ns logic, 6.823ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  11.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.346ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X6Y29.A3       net (fanout=19)       1.577   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X6Y29.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y29.C2       net (fanout=1)        0.912   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.346ns (2.600ns logic, 6.746ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  11.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_31 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.264ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (1.150 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_31 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_31
    SLICE_X12Y32.A1      net (fanout=1)        0.775   fifo_manager/serial_tx_TDC/data_q[31]
    SLICE_X12Y32.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.C4       net (fanout=1)        1.613   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (2.619ns logic, 6.645ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  11.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X3Y32.A5       net (fanout=19)       0.765   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X3Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.D2       net (fanout=1)        1.537   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (2.623ns logic, 6.559ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  11.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y34.A6       net (fanout=20)       1.279   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.C5       net (fanout=1)        1.067   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.132ns (2.529ns logic, 6.603ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  11.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X9Y30.A5       net (fanout=19)       1.455   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y29.D5       net (fanout=1)        0.755   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.090ns (2.623ns logic, 6.467ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  11.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_51 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.480ns (1.150 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_51 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/data_q_51
    SLICE_X3Y32.A2       net (fanout=1)        0.751   fifo_manager/serial_tx_TDC/data_q[51]
    SLICE_X3Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.D2       net (fanout=1)        1.537   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.073ns (2.528ns logic, 6.545ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.027ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y34.A5       net (fanout=19)       1.079   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.C5       net (fanout=1)        1.067   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.027ns (2.624ns logic, 6.403ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  11.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_29 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (1.150 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_29 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_29
    SLICE_X12Y32.A2      net (fanout=1)        0.516   fifo_manager/serial_tx_TDC/data_q[29]
    SLICE_X12Y32.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.C4       net (fanout=1)        1.613   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.005ns (2.619ns logic, 6.386ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  11.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.963ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.150 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X6Y29.A6       net (fanout=20)       1.289   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X6Y29.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y29.C2       net (fanout=1)        0.912   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.963ns (2.505ns logic, 6.458ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.955ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y36.A5       net (fanout=19)       0.867   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y29.D4       net (fanout=1)        1.208   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.955ns (2.623ns logic, 6.332ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  11.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X6Y29.B5       net (fanout=19)       1.473   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X6Y29.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
    SLICE_X6Y29.D1       net (fanout=1)        0.548   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (2.599ns logic, 6.278ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  11.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_49 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 3)
  Clock Path Skew:      0.480ns (1.150 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_49 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/data_q_49
    SLICE_X3Y32.A1       net (fanout=1)        0.543   fifo_manager/serial_tx_TDC/data_q[49]
    SLICE_X3Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.D2       net (fanout=1)        1.537   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (2.528ns logic, 6.337ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  11.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_62 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.238 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_62 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/data_q_62
    SLICE_X8Y28.A1       net (fanout=1)        0.958   fifo_manager/serial_tx_TDC/data_q[62]
    SLICE_X8Y28.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.C1       net (fanout=1)        1.042   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (2.619ns logic, 6.257ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_20 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.486ns (1.238 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_20 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_20
    SLICE_X6Y29.A2       net (fanout=1)        1.187   fifo_manager/serial_tx_TDC/data_q[20]
    SLICE_X6Y29.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y29.C2       net (fanout=1)        0.912   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.861ns (2.505ns logic, 6.356ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  11.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.150 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y31.A5       net (fanout=19)       1.441   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X0Y34.D5       net (fanout=1)        1.298   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X0Y34.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X1Y40.D5       net (fanout=1)        0.914   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (2.677ns logic, 6.178ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  11.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_30 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.802ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (1.150 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_30 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_30
    SLICE_X12Y32.A4      net (fanout=1)        0.313   fifo_manager/serial_tx_TDC/data_q[30]
    SLICE_X12Y32.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.C4       net (fanout=1)        1.613   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.802ns (2.619ns logic, 6.183ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  11.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_59 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.744ns (Levels of Logic = 3)
  Clock Path Skew:      0.494ns (1.150 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_59 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y36.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/data_q_59
    SLICE_X7Y36.A2       net (fanout=1)        0.751   fifo_manager/serial_tx_TDC/data_q[59]
    SLICE_X7Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y29.D4       net (fanout=1)        1.208   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.744ns (2.528ns logic, 6.216ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  11.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_52 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.670ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.150 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_52 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/data_q_52
    SLICE_X7Y34.A3       net (fanout=1)        0.817   fifo_manager/serial_tx_TDC/data_q[52]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.C5       net (fanout=1)        1.067   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.670ns (2.529ns logic, 6.141ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_63 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.639ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.238 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_63 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/data_q_63
    SLICE_X8Y28.A2       net (fanout=1)        0.721   fifo_manager/serial_tx_TDC/data_q[63]
    SLICE_X8Y28.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.C1       net (fanout=1)        1.042   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.639ns (2.619ns logic, 6.020ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  11.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_50 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.480ns (1.150 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_50 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.CQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/data_q_50
    SLICE_X3Y32.A4       net (fanout=1)        0.302   fifo_manager/serial_tx_TDC/data_q[50]
    SLICE_X3Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.D2       net (fanout=1)        1.537   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y29.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (2.528ns logic, 6.096ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  11.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_8 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.610ns (Levels of Logic = 3)
  Clock Path Skew:      0.483ns (1.238 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_8 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/data_q_8
    SLICE_X5Y31.A3       net (fanout=1)        1.291   fifo_manager/serial_tx_TDC/data_q[8]
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X0Y34.D5       net (fanout=1)        1.298   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X0Y34.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X1Y40.D5       net (fanout=1)        0.914   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.610ns (2.582ns logic, 6.028ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  11.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_55 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.150 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_55 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/data_q_55
    SLICE_X7Y34.A2       net (fanout=1)        0.751   fifo_manager/serial_tx_TDC/data_q[55]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.C5       net (fanout=1)        1.067   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y29.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D3       net (fanout=1)        1.732   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X1Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.525   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.604ns (2.529ns logic, 6.075ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/DP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/DP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/DP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem9/DP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/SP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/SP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/SP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem9/SP/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem5/DP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem3/DP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/DP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem2/SP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem5/SP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem3/SP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/SP/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[51]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem51/DP/CLK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[51]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem52/DP/CLK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[51]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem51/SP/CLK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[51]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem52/SP/CLK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[41]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem41/DP/CLK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[41]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem39/DP/CLK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.323|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17913 paths, 0 nets, and 3959 connections

Design statistics:
   Minimum period:  10.323ns{1}   (Maximum frequency:  96.871MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 16 20:23:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



