--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml picoblaze_controller.twx picoblaze_controller.ncd -o
picoblaze_controller.twr picoblaze_controller.pcf -ucf Anvyl_Master.ucf

Design file:              picoblaze_controller.ncd
Physical constraint file: picoblaze_controller.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24323 paths analyzed, 1586 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.846ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.625ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.269ns (1.875 - 3.144)
  Source Clock:         RAMRapper/u_memory_interface/c3_sysclk_2x_180 rising at 12.499ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.562   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.063   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.625ns (1.063ns logic, 0.562ns route)
                                                           (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (SLICE_X5Y56.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.676ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.231 - 0.256)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X10Y57.B2      net (fanout=12)       1.263   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X10Y57.BMUX    Tilo                  0.261   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X10Y57.A3      net (fanout=1)        0.333   N67
    SLICE_X10Y57.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B6       net (fanout=2)        0.684   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0
    SLICE_X8Y61.A5       net (fanout=1)        0.169   N89
    SLICE_X8Y61.A        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.C3       net (fanout=2)        0.509   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.CMUX     Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X8Y63.B6       net (fanout=1)        0.146   N121
    SLICE_X8Y63.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X1Y57.A5       net (fanout=10)       1.616   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X1Y57.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C2       net (fanout=2)        0.433   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv
    SLICE_X5Y56.CE       net (fanout=4)        0.888   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
    SLICE_X5Y56.CLK      Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (2.635ns logic, 6.041ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.379ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CQ       Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
    SLICE_X10Y57.B3      net (fanout=8)        1.022   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
    SLICE_X10Y57.BMUX    Tilo                  0.261   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X10Y57.A3      net (fanout=1)        0.333   N67
    SLICE_X10Y57.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B6       net (fanout=2)        0.684   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0
    SLICE_X8Y61.A5       net (fanout=1)        0.169   N89
    SLICE_X8Y61.A        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.C3       net (fanout=2)        0.509   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.CMUX     Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X8Y63.B6       net (fanout=1)        0.146   N121
    SLICE_X8Y63.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X1Y57.A5       net (fanout=10)       1.616   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X1Y57.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C2       net (fanout=2)        0.433   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv
    SLICE_X5Y56.CE       net (fanout=4)        0.888   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
    SLICE_X5Y56.CLK      Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      8.379ns (2.579ns logic, 5.800ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.349ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.231 - 0.258)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.AMUX     Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y57.B4      net (fanout=6)        0.922   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y57.BMUX    Tilo                  0.261   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X10Y57.A3      net (fanout=1)        0.333   N67
    SLICE_X10Y57.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B6       net (fanout=2)        0.684   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0
    SLICE_X8Y61.A5       net (fanout=1)        0.169   N89
    SLICE_X8Y61.A        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.C3       net (fanout=2)        0.509   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.CMUX     Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X8Y63.B6       net (fanout=1)        0.146   N121
    SLICE_X8Y63.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X1Y57.A5       net (fanout=10)       1.616   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X1Y57.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C2       net (fanout=2)        0.433   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv
    SLICE_X5Y56.CE       net (fanout=4)        0.888   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
    SLICE_X5Y56.CLK      Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      8.349ns (2.649ns logic, 5.700ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (SLICE_X5Y56.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.631ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.231 - 0.256)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X10Y57.B2      net (fanout=12)       1.263   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X10Y57.BMUX    Tilo                  0.261   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X10Y57.A3      net (fanout=1)        0.333   N67
    SLICE_X10Y57.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B6       net (fanout=2)        0.684   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0
    SLICE_X8Y61.A5       net (fanout=1)        0.169   N89
    SLICE_X8Y61.A        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.C3       net (fanout=2)        0.509   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.CMUX     Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X8Y63.B6       net (fanout=1)        0.146   N121
    SLICE_X8Y63.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X1Y57.A5       net (fanout=10)       1.616   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X1Y57.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C2       net (fanout=2)        0.433   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv
    SLICE_X5Y56.CE       net (fanout=4)        0.888   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
    SLICE_X5Y56.CLK      Tceck                 0.295   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (2.590ns logic, 6.041ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.334ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CQ       Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
    SLICE_X10Y57.B3      net (fanout=8)        1.022   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
    SLICE_X10Y57.BMUX    Tilo                  0.261   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X10Y57.A3      net (fanout=1)        0.333   N67
    SLICE_X10Y57.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B6       net (fanout=2)        0.684   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0
    SLICE_X8Y61.A5       net (fanout=1)        0.169   N89
    SLICE_X8Y61.A        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.C3       net (fanout=2)        0.509   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.CMUX     Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X8Y63.B6       net (fanout=1)        0.146   N121
    SLICE_X8Y63.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X1Y57.A5       net (fanout=10)       1.616   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X1Y57.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C2       net (fanout=2)        0.433   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv
    SLICE_X5Y56.CE       net (fanout=4)        0.888   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
    SLICE_X5Y56.CLK      Tceck                 0.295   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      8.334ns (2.534ns logic, 5.800ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.304ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.231 - 0.258)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.AMUX     Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y57.B4      net (fanout=6)        0.922   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y57.BMUX    Tilo                  0.261   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X10Y57.A3      net (fanout=1)        0.333   N67
    SLICE_X10Y57.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B6       net (fanout=2)        0.684   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X8Y61.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0
    SLICE_X8Y61.A5       net (fanout=1)        0.169   N89
    SLICE_X8Y61.A        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.C3       net (fanout=2)        0.509   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002
    SLICE_X8Y63.CMUX     Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X8Y63.B6       net (fanout=1)        0.146   N121
    SLICE_X8Y63.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X1Y57.A5       net (fanout=10)       1.616   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X1Y57.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C2       net (fanout=2)        0.433   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1
    SLICE_X1Y57.C        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv
    SLICE_X5Y56.CE       net (fanout=4)        0.888   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv
    SLICE_X5Y56.CLK      Tceck                 0.295   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      8.304ns (2.604ns logic, 5.700ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (SLICE_X9Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y57.SR       net (fanout=83)       0.326   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y57.CLK      Tcksr       (-Th)     0.139   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.059ns logic, 0.326ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X5Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.068 - 0.063)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X5Y57.SR       net (fanout=83)       0.326   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X5Y57.CLK      Tcksr       (-Th)     0.131   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.067ns logic, 0.326ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X5Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.068 - 0.063)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X5Y57.SR       net (fanout=83)       0.326   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X5Y57.CLK      Tcksr       (-Th)     0.128   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.070ns logic, 0.326ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.665ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.613ns (Levels of Logic = 0)
  Clock Path Skew:      1.172ns (3.175 - 2.003)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_sysclk_2x rising at 1.666ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y80.AMUX     Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        1.463   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Toscck_TRAIN          0.689   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (1.150ns logic, 1.463ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 0)
  Clock Path Skew:      1.322ns (2.270 - 0.948)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_sysclk_2x rising at 0.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y80.AMUX     Tshcko                0.244   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.927   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Tosckc_TRAIN(-Th)    -0.403   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.647ns logic, 0.927ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 27 failing endpoints
 27 timing errors detected. (27 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  45.851ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          3.333ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.244ns (1.206 - 3.450)
  Source Clock:         pb_clk rising at 50.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Maximum Data Path at Slow Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.AQ       Tcko                  0.408   address<3>
                                                       address_0
    SLICE_X0Y56.B6       net (fanout=5)        1.446   address<0>
    SLICE_X0Y56.B        Tilo                  0.205   RAMRapper/_n0033
                                                       RAMRapper/_n0033<0>1_INV_0
    MCB_X0Y1.P0RWRMASK0  net (fanout=2)        0.435   RAMRapper/_n0033
    MCB_X0Y1.P0WRCLK     Tmcbdck_RWRMASK       0.511   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.124ns logic, 1.881ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          3.333ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.244ns (1.206 - 3.450)
  Source Clock:         pb_clk rising at 50.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Maximum Data Path at Slow Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.AQ       Tcko                  0.408   address<3>
                                                       address_0
    SLICE_X0Y56.B6       net (fanout=5)        1.446   address<0>
    SLICE_X0Y56.B        Tilo                  0.205   RAMRapper/_n0033
                                                       RAMRapper/_n0033<0>1_INV_0
    MCB_X0Y1.P0RWRMASK1  net (fanout=2)        0.435   RAMRapper/_n0033
    MCB_X0Y1.P0WRCLK     Tmcbdck_RWRMASK       0.511   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.124ns logic, 1.881ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          3.333ns
  Data Path Delay:      2.385ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.244ns (1.206 - 3.450)
  Source Clock:         pb_clk rising at 50.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Maximum Data Path at Slow Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.AQ       Tcko                  0.408   address<3>
                                                       address_0
    MCB_X0Y1.P0RWRMASK2  net (fanout=5)        1.466   address<0>
    MCB_X0Y1.P0WRCLK     Tmcbdck_RWRMASK       0.511   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.919ns logic, 1.466ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_22 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          6.667ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      -1.079ns (0.715 - 1.794)
  Source Clock:         pb_clk rising at 60.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Minimum Data Path at Fast Process Corner: address_22 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.CQ       Tcko                  0.200   address<23>
                                                       address_22
    MCB_X0Y1.P0CMDRA9    net (fanout=3)        0.234   address<22>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.229ns logic, 0.234ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_17 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          6.667ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      -1.080ns (0.715 - 1.795)
  Source Clock:         pb_clk rising at 60.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Minimum Data Path at Fast Process Corner: address_17 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.BQ       Tcko                  0.200   address<19>
                                                       address_17
    MCB_X0Y1.P0CMDRA4    net (fanout=3)        0.248   address<17>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.229ns logic, 0.248ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_23 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          6.667ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      -1.079ns (0.715 - 1.794)
  Source Clock:         pb_clk rising at 60.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Minimum Data Path at Fast Process Corner: address_23 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.DQ       Tcko                  0.200   address<23>
                                                       address_23
    MCB_X0Y1.P0CMDRA10   net (fanout=3)        0.251   address<23>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.229ns logic, 0.251ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_generator/dcm_sp_inst/CLKFX
  Logical resource: clock_generator/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clock_generator/clkfx
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkfx = PERIOD TIMEGRP 
"clock_generator_clkfx"         
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27489 paths analyzed, 1659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.143ns.
--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer1_flop (SLICE_X54Y26.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.900ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y27.A4      net (fanout=1)        0.833   CPU/pblaze_rom/n0017<5>
    SLICE_X55Y27.A       Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y24.C2      net (fanout=7)        1.310   CPU/instruction<5>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.D3      net (fanout=5)        0.476   write_to_uart
    SLICE_X54Y26.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X54Y26.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X54Y26.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.900ns (3.482ns logic, 5.418ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y14.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X55Y27.A3      net (fanout=1)        0.800   CPU/pblaze_rom/n0013<5>
    SLICE_X55Y27.A       Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y24.C2      net (fanout=7)        1.310   CPU/instruction<5>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.D3      net (fanout=5)        0.476   write_to_uart
    SLICE_X54Y26.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X54Y26.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X54Y26.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (3.482ns logic, 5.385ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.866ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y27.A5      net (fanout=1)        0.881   CPU/pblaze_rom/n0017<4>
    SLICE_X55Y27.AMUX    Tilo                  0.313   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X56Y24.C1      net (fanout=7)        1.174   CPU/instruction<4>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.D3      net (fanout=5)        0.476   write_to_uart
    SLICE_X54Y26.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X54Y26.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X54Y26.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.866ns (3.536ns logic, 5.330ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer0_flop (SLICE_X54Y26.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.772ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y27.A4      net (fanout=1)        0.833   CPU/pblaze_rom/n0017<5>
    SLICE_X55Y27.A       Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y24.C2      net (fanout=7)        1.310   CPU/instruction<5>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.D3      net (fanout=5)        0.476   write_to_uart
    SLICE_X54Y26.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X54Y26.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X54Y26.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.772ns (3.354ns logic, 5.418ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y14.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X55Y27.A3      net (fanout=1)        0.800   CPU/pblaze_rom/n0013<5>
    SLICE_X55Y27.A       Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y24.C2      net (fanout=7)        1.310   CPU/instruction<5>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.D3      net (fanout=5)        0.476   write_to_uart
    SLICE_X54Y26.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X54Y26.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X54Y26.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (3.354ns logic, 5.385ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y27.A5      net (fanout=1)        0.881   CPU/pblaze_rom/n0017<4>
    SLICE_X55Y27.AMUX    Tilo                  0.313   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X56Y24.C1      net (fanout=7)        1.174   CPU/instruction<4>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.D3      net (fanout=5)        0.476   write_to_uart
    SLICE_X54Y26.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X54Y26.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X54Y26.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.738ns (3.408ns logic, 5.330ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer1_flop (SLICE_X54Y26.C2), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.752ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y27.A4      net (fanout=1)        0.833   CPU/pblaze_rom/n0017<5>
    SLICE_X55Y27.A       Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y24.C2      net (fanout=7)        1.310   CPU/instruction<5>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.C2      net (fanout=5)        0.953   write_to_uart
    SLICE_X54Y26.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.752ns (3.231ns logic, 5.521ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.719ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y14.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X55Y27.A3      net (fanout=1)        0.800   CPU/pblaze_rom/n0013<5>
    SLICE_X55Y27.A       Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y24.C2      net (fanout=7)        1.310   CPU/instruction<5>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.C2      net (fanout=5)        0.953   write_to_uart
    SLICE_X54Y26.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (3.231ns logic, 5.488ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.718ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y27.A5      net (fanout=1)        0.881   CPU/pblaze_rom/n0017<4>
    SLICE_X55Y27.AMUX    Tilo                  0.313   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X56Y24.C1      net (fanout=7)        1.174   CPU/instruction<4>
    SLICE_X56Y24.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC
    SLICE_X52Y25.C5      net (fanout=2)        0.717   CPU/pblaze_cpu/sy<2>
    SLICE_X52Y25.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y26.B4      net (fanout=10)       1.708   pb_port_id<2>
    SLICE_X53Y26.B       Tilo                  0.259   write_to_uart
                                                       write_to_uart1
    SLICE_X54Y26.C2      net (fanout=5)        0.953   write_to_uart
    SLICE_X54Y26.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.718ns (3.285ns logic, 5.433ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/stack_ram_low_RAMB_D1 (SLICE_X52Y30.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/run_flop (FF)
  Destination:          CPU/pblaze_cpu/stack_ram_low_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/run_flop to CPU/pblaze_cpu/stack_ram_low_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y30.DMUX    Tshcko                0.238   CPU/pblaze_cpu/KCPSM6_CONTROL
                                                       CPU/pblaze_cpu/run_flop
    SLICE_X52Y30.BI      net (fanout=2)        0.133   CPU/pblaze_cpu/run
    SLICE_X52Y30.CLK     Tdh         (-Th)     0.000   CPU/pblaze_cpu/KCPSM6_STACK_RAM0
                                                       CPU/pblaze_cpu/stack_ram_low_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.238ns logic, 0.133ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point track5_26 (SLICE_X0Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               track5_26 (FF)
  Destination:          track5_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: track5_26 to track5_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.AQ       Tcko                  0.200   track5_26
                                                       track5_26
    SLICE_X0Y83.A6       net (fanout=3)        0.027   track5_26
    SLICE_X0Y83.CLK      Tah         (-Th)    -0.190   track5_26
                                                       track5_26_rstpot
                                                       track5_26
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer3_flop (SLICE_X54Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/transmitter/pointer3_flop (FF)
  Destination:          UART/transmitter/pointer3_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/transmitter/pointer3_flop to UART/transmitter/pointer3_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.AQ      Tcko                  0.200   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer3_flop
    SLICE_X54Y26.A6      net (fanout=7)        0.028   UART/transmitter/pointer<3>
    SLICE_X54Y26.CLK     Tah         (-Th)    -0.190   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer3_lut
                                                       UART/transmitter/pointer3_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: audio_interface/pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: audio_interface/pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: pb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_clock_generator_clkfx *         0.112903226 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.825ns.
--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y125.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y124.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y124.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (1.140ns logic, 0.446ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y124.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y124.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (1.022ns logic, 0.366ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y124.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y124.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (1.141ns logic, 0.198ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y125.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y124.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y124.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.130ns logic, 0.446ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y124.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y124.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (1.012ns logic, 0.366ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y124.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y124.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.131ns logic, 0.198ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_6 (SLICE_X26Y125.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y124.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y124.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (1.099ns logic, 0.446ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y124.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y124.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.981ns logic, 0.366ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y124.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y124.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y125.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (1.100ns logic, 0.198ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y125.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_7 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_7 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y125.DQ     Tcko                  0.234   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider_7
    SLICE_X26Y125.D6     net (fanout=2)        0.026   audio_interface/ac/lrck_divider<7>
    SLICE_X26Y125.CLK    Tah         (-Th)    -0.264   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider<7>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y125.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_5 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_5 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y125.BQ     Tcko                  0.234   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider_5
    SLICE_X26Y125.B5     net (fanout=1)        0.058   audio_interface/ac/lrck_divider<5>
    SLICE_X26Y125.CLK    Tah         (-Th)    -0.237   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider<5>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_1 (SLICE_X26Y124.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.BQ     Tcko                  0.234   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y124.B5     net (fanout=2)        0.066   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y124.CLK    Tah         (-Th)    -0.237   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
                                                       audio_interface/ac/lrck_divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_0/CK
  Location pin: SLICE_X26Y124.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_1/CK
  Location pin: SLICE_X26Y124.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_2/CK
  Location pin: SLICE_X26Y124.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP 
"audio_interface_pll_clkout0"         TS_clock_generator_clkfx * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 401 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.001ns.
--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/sdat (SLICE_X9Y105.A1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_0 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_0 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.AQ     Tcko                  0.391   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_0
    SLICE_X14Y95.D4      net (fanout=12)       1.430   audio_interface/av_config/control/stage<0>
    SLICE_X14Y95.CMUX    Topdc                 0.368   audio_interface/av_config/i2c_data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X10Y95.C5      net (fanout=1)        0.584   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X10Y95.CMUX    Tilo                  0.361   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X9Y105.A1      net (fanout=1)        1.299   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X9Y105.CLK     Tas                   0.322   audio_interface/av_config/control/sdat
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.442ns logic, 3.313ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_0 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_0 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.AQ     Tcko                  0.391   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_0
    SLICE_X14Y95.C4      net (fanout=12)       1.430   audio_interface/av_config/control/stage<0>
    SLICE_X14Y95.CMUX    Tilo                  0.361   audio_interface/av_config/i2c_data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X10Y95.C5      net (fanout=1)        0.584   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X10Y95.CMUX    Tilo                  0.361   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X9Y105.A1      net (fanout=1)        1.299   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X9Y105.CLK     Tas                   0.322   audio_interface/av_config/control/sdat
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.435ns logic, 3.313ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_1 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_1 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.BQ     Tcko                  0.391   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_1
    SLICE_X14Y95.D5      net (fanout=13)       1.238   audio_interface/av_config/control/stage<1>
    SLICE_X14Y95.CMUX    Topdc                 0.368   audio_interface/av_config/i2c_data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X10Y95.C5      net (fanout=1)        0.584   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X10Y95.CMUX    Tilo                  0.361   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X9Y105.A1      net (fanout=1)        1.299   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X9Y105.CLK     Tas                   0.322   audio_interface/av_config/control/sdat
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.442ns logic, 3.121ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/stage_3 (SLICE_X11Y102.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_3 (FF)
  Destination:          audio_interface/av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_3 to audio_interface/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.CMUX   Tshcko                0.461   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_3
    SLICE_X8Y105.D1      net (fanout=12)       1.034   audio_interface/av_config/control/stage<3>
    SLICE_X8Y105.DMUX    Tilo                  0.251   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1_SW0
    SLICE_X8Y105.C4      net (fanout=1)        0.374   N8
    SLICE_X8Y105.C       Tilo                  0.205   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1
    SLICE_X11Y102.CE     net (fanout=2)        0.679   audio_interface/av_config/control/_n0071_inv
    SLICE_X11Y102.CLK    Tceck                 0.361   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.278ns logic, 2.087ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_2 (FF)
  Destination:          audio_interface/av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_2 to audio_interface/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.CQ     Tcko                  0.391   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_2
    SLICE_X8Y105.D2      net (fanout=13)       1.077   audio_interface/av_config/control/stage<2>
    SLICE_X8Y105.DMUX    Tilo                  0.251   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1_SW0
    SLICE_X8Y105.C4      net (fanout=1)        0.374   N8
    SLICE_X8Y105.C       Tilo                  0.205   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1
    SLICE_X11Y102.CE     net (fanout=2)        0.679   audio_interface/av_config/control/_n0071_inv
    SLICE_X11Y102.CLK    Tceck                 0.361   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.208ns logic, 2.130ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/sclk_divider_0 (FF)
  Destination:          audio_interface/av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/sclk_divider_0 to audio_interface/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.391   audio_interface/av_config/control/sclk_divider<2>
                                                       audio_interface/av_config/control/sclk_divider_0
    SLICE_X9Y106.D2      net (fanout=5)        0.612   audio_interface/av_config/control/sclk_divider<0>
    SLICE_X9Y106.DMUX    Tilo                  0.313   audio_interface/av_config/control/sclk_divider<2>
                                                       audio_interface/av_config/control/Mcount_sclk_divider311
    SLICE_X8Y105.C2      net (fanout=3)        0.583   audio_interface/av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X8Y105.C       Tilo                  0.205   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1
    SLICE_X11Y102.CE     net (fanout=2)        0.679   audio_interface/av_config/control/_n0071_inv
    SLICE_X11Y102.CLK    Tceck                 0.361   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.270ns logic, 1.874ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/stage_2 (SLICE_X11Y102.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_3 (FF)
  Destination:          audio_interface/av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_3 to audio_interface/av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.CMUX   Tshcko                0.461   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_3
    SLICE_X8Y105.D1      net (fanout=12)       1.034   audio_interface/av_config/control/stage<3>
    SLICE_X8Y105.DMUX    Tilo                  0.251   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1_SW0
    SLICE_X8Y105.C4      net (fanout=1)        0.374   N8
    SLICE_X8Y105.C       Tilo                  0.205   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1
    SLICE_X11Y102.CE     net (fanout=2)        0.679   audio_interface/av_config/control/_n0071_inv
    SLICE_X11Y102.CLK    Tceck                 0.340   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.257ns logic, 2.087ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_2 (FF)
  Destination:          audio_interface/av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_2 to audio_interface/av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.CQ     Tcko                  0.391   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_2
    SLICE_X8Y105.D2      net (fanout=13)       1.077   audio_interface/av_config/control/stage<2>
    SLICE_X8Y105.DMUX    Tilo                  0.251   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1_SW0
    SLICE_X8Y105.C4      net (fanout=1)        0.374   N8
    SLICE_X8Y105.C       Tilo                  0.205   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1
    SLICE_X11Y102.CE     net (fanout=2)        0.679   audio_interface/av_config/control/_n0071_inv
    SLICE_X11Y102.CLK    Tceck                 0.340   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.187ns logic, 2.130ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/sclk_divider_0 (FF)
  Destination:          audio_interface/av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/sclk_divider_0 to audio_interface/av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.391   audio_interface/av_config/control/sclk_divider<2>
                                                       audio_interface/av_config/control/sclk_divider_0
    SLICE_X9Y106.D2      net (fanout=5)        0.612   audio_interface/av_config/control/sclk_divider<0>
    SLICE_X9Y106.DMUX    Tilo                  0.313   audio_interface/av_config/control/sclk_divider<2>
                                                       audio_interface/av_config/control/Mcount_sclk_divider311
    SLICE_X8Y105.C2      net (fanout=3)        0.583   audio_interface/av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X8Y105.C       Tilo                  0.205   audio_interface/av_config/control/stage<4>
                                                       audio_interface/av_config/control/_n0071_inv1
    SLICE_X11Y102.CE     net (fanout=2)        0.679   audio_interface/av_config/control/_n0071_inv
    SLICE_X11Y102.CLK    Tceck                 0.340   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (1.249ns logic, 1.874ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP "audio_interface_pll_clkout0"
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/sclk_divider_3 (SLICE_X8Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/control/sclk_divider_1 (FF)
  Destination:          audio_interface/av_config/control/sclk_divider_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/control/sclk_divider_1 to audio_interface/av_config/control/sclk_divider_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.198   audio_interface/av_config/control/sclk_divider<2>
                                                       audio_interface/av_config/control/sclk_divider_1
    SLICE_X8Y106.A5      net (fanout=4)        0.068   audio_interface/av_config/control/sclk_divider<1>
    SLICE_X8Y106.CLK     Tah         (-Th)    -0.121   audio_interface/av_config/control/sclk_divider<5>
                                                       audio_interface/av_config/control/Mcount_sclk_divider31
                                                       audio_interface/av_config/control/sclk_divider_3
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/clock_en (SLICE_X8Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/control/clock_en (FF)
  Destination:          audio_interface/av_config/control/clock_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/control/clock_en to audio_interface/av_config/control/clock_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y104.AQ      Tcko                  0.200   audio_interface/av_config/control/clock_en
                                                       audio_interface/av_config/control/clock_en
    SLICE_X8Y104.A6      net (fanout=2)        0.022   audio_interface/av_config/control/clock_en
    SLICE_X8Y104.CLK     Tah         (-Th)    -0.190   audio_interface/av_config/control/clock_en
                                                       audio_interface/av_config/control/stage[4]_PWR_64_o_Select_15_o11
                                                       audio_interface/av_config/control/clock_en
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/sclk_divider_5 (SLICE_X8Y106.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/control/sclk_divider_0 (FF)
  Destination:          audio_interface/av_config/control/sclk_divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/control/sclk_divider_0 to audio_interface/av_config/control/sclk_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.198   audio_interface/av_config/control/sclk_divider<2>
                                                       audio_interface/av_config/control/sclk_divider_0
    SLICE_X8Y106.B6      net (fanout=5)        0.035   audio_interface/av_config/control/sclk_divider<0>
    SLICE_X8Y106.CLK     Tah         (-Th)    -0.190   audio_interface/av_config/control/sclk_divider<5>
                                                       audio_interface/av_config/control/Mcount_sclk_divider51
                                                       audio_interface/av_config/control/sclk_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.388ns logic, 0.035ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP "audio_interface_pll_clkout0"
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: audio_interface/pll/clkout1_buf/I0
  Logical resource: audio_interface/pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: audio_interface/pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_interface/av_config/control/clock_en/CLK
  Logical resource: audio_interface/av_config/control/clock_en/CK
  Location pin: SLICE_X8Y104.CLK
  Clock network: audio_interface/main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_interface/av_config/control/stage<4>/CLK
  Logical resource: audio_interface/av_config/control/stage_4/CK
  Location pin: SLICE_X8Y105.CLK
  Clock network: audio_interface/main_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     37.385ns|            0|           28|            0|        52277|
| TS_RAMRapper_u_memory_interfac|     13.333ns|     49.846ns|          N/A|            1|            0|        24323|            0|
| e_memc3_infrastructure_inst_mc|             |             |             |             |             |             |             |
| b_drp_clk_bufg_in             |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_180                      |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.665ns|          N/A|            0|            0|            1|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_0                        |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|     26.667ns|     45.851ns|     24.381ns|           27|            0|           27|        27926|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k0_bufg_in                    |             |             |             |             |             |             |             |
|  TS_clock_generator_clkfx     |     10.000ns|      9.143ns|      2.501ns|            0|            0|        27489|          437|
|   TS_AUD_XCK_OBUF             |     88.571ns|      1.825ns|          N/A|            0|            0|           36|            0|
|   TS_audio_interface_pll_clkou|     20.000ns|      5.001ns|          N/A|            0|            0|          401|            0|
|   t0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.143|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 28  Score: 25766  (Setup/Max: 25766, Hold: 0)

Constraints cover 52277 paths, 0 nets, and 4143 connections

Design statistics:
   Minimum period:  49.846ns{1}   (Maximum frequency:  20.062MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 04 21:56:57 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4647 MB



