/home/wisdom/2019.3/bin/efx_map --project ram_pll --root top --write-efx-verilog /home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.map.v --binary-db /home/wisdom/2019.3/project/ram_pll_test-master/ram_pll.vdb --device T20F256 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir /home/wisdom/2019.3/project/ram_pll_test-master/work_syn --output-dir /home/wisdom/2019.3/project/ram_pll_test-master/outflow --v /home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v,t:verilog_2k --v /home/wisdom/2019.3/project/ram_pll_test-master/shift_reg.v,t:verilog_2k --v /home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v,t:verilog_2k --v /home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v,t:verilog_2k --v /home/wisdom/2019.3/project/ram_pll_test-master/top.v,t:verilog_2k --v /home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v,t:verilog_2k --I /home/wisdom/2019.3/project/ram_pll_test-master