Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Nov 13 22:06:40 2022
| Host         : seankent running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             202 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           24 |
| Yes          | No                    | No                     |            2248 |          715 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             719 |          310 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                     Enable Signal                    |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_100mhz_IBUF_BUFG                    |                                                      |                                  |                1 |              1 |         1.00 |
|  cpu_to_mem__ready                       |                                                      |                                  |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/mmu/state[3]_i_1_n_1                          | btnc_IBUF                        |                2 |              4 |         2.00 |
|  jay__0/cpu/decoder__0/op_reg[5]_i_2_n_1 |                                                      |                                  |                3 |              6 |         2.00 |
|  jay__0/mmu/port__0__n_reg[7]_i_1_n_1    |                                                      |                                  |                3 |              8 |         2.67 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/ir__n                                     |                                  |               18 |             32 |         1.78 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/b[30]_i_1_n_1                             | jay__0/cpu/decoder__0/ir_reg[31] |               21 |             33 |         1.57 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/E[0]                           | btnc_IBUF                        |               17 |             40 |         2.35 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/b[30]_i_1_n_1                             |                                  |               20 |             45 |         2.25 |
|  cpu_to_mem__valid                       |                                                      |                                  |               26 |             58 |         2.23 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/FSM_onehot_state_reg[197]_3[0] | btnc_IBUF                        |               27 |             62 |         2.30 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__27[63]_i_1_n_1        |                                  |               26 |             64 |         2.46 |
|  n_0_1519_BUFG                           |                                                      |                                  |               47 |             64 |         1.36 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__26[63]_i_1_n_1        |                                  |               21 |             64 |         3.05 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__29[63]_i_1_n_1        |                                  |               15 |             64 |         4.27 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__2[63]_i_1_n_1         |                                  |               14 |             64 |         4.57 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__30[63]_i_1_n_1        |                                  |               16 |             64 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__31[63]_i_1_n_1        |                                  |               25 |             64 |         2.56 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__3[63]_i_1_n_1         |                                  |               24 |             64 |         2.67 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__4[63]_i_1_n_1         |                                  |               16 |             64 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__5[63]_i_1_n_1         |                                  |               15 |             64 |         4.27 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__6[63]_i_1_n_1         |                                  |               19 |             64 |         3.37 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__7[63]_i_1_n_1         |                                  |               26 |             64 |         2.46 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__8[63]_i_1_n_1         |                                  |               17 |             64 |         3.76 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__9[63]_i_1_n_1         |                                  |               20 |             64 |         3.20 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/a[63]_i_1_n_1                             |                                  |               34 |             64 |         1.88 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/pc[63]_i_1_n_1                            | btnc_IBUF                        |               46 |             64 |         1.39 |
|  mem_to_cpu__data_reg[63]_i_2_n_1        |                                                      |                                  |               31 |             64 |         2.06 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__24[63]_i_1_n_1        |                                  |               21 |             64 |         3.05 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__18[63]_i_1_n_1        |                                  |               21 |             64 |         3.05 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__28[63]_i_1_n_1        |                                  |               14 |             64 |         4.57 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__10[63]_i_1_n_1        |                                  |               16 |             64 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__11[63]_i_1_n_1        |                                  |               21 |             64 |         3.05 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__12[63]_i_1_n_1        |                                  |               18 |             64 |         3.56 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__13[63]_i_1_n_1        |                                  |               16 |             64 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__14[63]_i_1_n_1        |                                  |               18 |             64 |         3.56 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__15[63]_i_1_n_1        |                                  |               22 |             64 |         2.91 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__16[63]_i_1_n_1        |                                  |               20 |             64 |         3.20 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__17[63]_i_1_n_1        |                                  |               22 |             64 |         2.91 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__19[63]_i_1_n_1        |                                  |               23 |             64 |         2.78 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__1[63]_i_1_n_1         |                                  |               13 |             64 |         4.92 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/FSM_onehot_state_reg[197]_0[0] | btnc_IBUF                        |               28 |             64 |         2.29 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/FSM_onehot_state_reg[197]_1[0] | btnc_IBUF                        |               24 |             64 |         2.67 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/FSM_onehot_state_reg[197]_2[0] | btnc_IBUF                        |               28 |             64 |         2.29 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/FSM_onehot_state_reg[218]_2[0] | btnc_IBUF                        |               27 |             64 |         2.37 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/decoder__0/FSM_onehot_state_reg[218]_3[0] | btnc_IBUF                        |               25 |             64 |         2.56 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__20[63]_i_1_n_1        |                                  |               16 |             64 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__21[63]_i_1_n_1        |                                  |               17 |             64 |         3.76 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__22[63]_i_1_n_1        |                                  |               20 |             64 |         3.20 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__23[63]_i_1_n_1        |                                  |               21 |             64 |         3.05 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/register_file__0/x__25[63]_i_1_n_1        |                                  |               22 |             64 |         2.91 |
|  clk_100mhz_IBUF_BUFG                    |                                                      | btnc_IBUF                        |               24 |             76 |         3.17 |
|  clk_100mhz_IBUF_BUFG                    | cpu_to_mem__ready                                    |                                  |               48 |            123 |         2.56 |
|  clk_100mhz_IBUF_BUFG                    | jay__0/cpu/FSM_onehot_state[218]_i_1_n_1             | btnc_IBUF                        |               65 |            196 |         3.02 |
+------------------------------------------+------------------------------------------------------+----------------------------------+------------------+----------------+--------------+


