// Seed: 3378726298
module module_0 (
    output uwire id_0,
    input tri1 id_1
    , id_11,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4
    , id_12,
    output tri0 id_5,
    input supply1 id_6,
    output wand id_7,
    output tri id_8,
    output tri id_9
);
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input tri0 id_6
    , id_10,
    output tri id_7,
    output tri0 id_8
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_5,
      id_3,
      id_7,
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
