
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -176.25

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3477.53    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.54    1.26    1.70 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.70   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.10    2.10   library removal time
                                  2.10   data required time
-----------------------------------------------------------------------------
                                  2.10   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.07    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3477.53    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.54    1.26    1.70 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.70   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.14    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.75    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.38    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   41.37    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   32.31    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   30.14    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.87    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   24.46    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   25.92    0.06    0.09    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.44 ^ _18448_/S (MUX2_X1)
     1    1.39    0.01    0.06    0.50 v _18448_/Z (MUX2_X1)
                                         _12557_ (net)
                  0.01    0.00    0.50 v _18450_/A (MUX2_X1)
     1    1.38    0.01    0.06    0.56 v _18450_/Z (MUX2_X1)
                                         _12559_ (net)
                  0.01    0.00    0.56 v _18451_/B (MUX2_X1)
     1    4.55    0.01    0.07    0.63 v _18451_/Z (MUX2_X1)
                                         _12560_ (net)
                  0.01    0.00    0.63 v _18452_/A2 (NOR2_X1)
     1    1.78    0.02    0.03    0.66 ^ _18452_/ZN (NOR2_X1)
                                         _12561_ (net)
                  0.02    0.00    0.66 ^ _18453_/A3 (NOR3_X1)
     1    1.66    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   34.46    0.17    0.20    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   15.69    0.04    0.09    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.98 ^ _20998_/A (BUF_X1)
    10   20.72    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.69    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    4.39    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    5.07    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.36    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.59    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.33    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.64    0.02    0.04    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.92    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.62    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   11.03    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23966_/A1 (NOR2_X1)
     1    3.28    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.59    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    4.57    0.03    0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.22 ^ _23971_/B (MUX2_X1)
     2    6.91    0.02    0.06    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    5.69    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   14.47    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _25172_/A (BUF_X2)
    10   20.51    0.03    0.05    2.47 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.47 ^ _25501_/B2 (OAI21_X1)
     1    1.33    0.01    0.02    2.49 v _25501_/ZN (OAI21_X1)
                                         _02162_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3477.53    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.54    1.26    1.70 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.70   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.14    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.75    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.38    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   41.37    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   32.31    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   30.14    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.87    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   24.46    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   25.92    0.06    0.09    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.44 ^ _18448_/S (MUX2_X1)
     1    1.39    0.01    0.06    0.50 v _18448_/Z (MUX2_X1)
                                         _12557_ (net)
                  0.01    0.00    0.50 v _18450_/A (MUX2_X1)
     1    1.38    0.01    0.06    0.56 v _18450_/Z (MUX2_X1)
                                         _12559_ (net)
                  0.01    0.00    0.56 v _18451_/B (MUX2_X1)
     1    4.55    0.01    0.07    0.63 v _18451_/Z (MUX2_X1)
                                         _12560_ (net)
                  0.01    0.00    0.63 v _18452_/A2 (NOR2_X1)
     1    1.78    0.02    0.03    0.66 ^ _18452_/ZN (NOR2_X1)
                                         _12561_ (net)
                  0.02    0.00    0.66 ^ _18453_/A3 (NOR3_X1)
     1    1.66    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   34.46    0.17    0.20    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   15.69    0.04    0.09    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.98 ^ _20998_/A (BUF_X1)
    10   20.72    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.69    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    4.39    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    5.07    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.36    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.59    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.33    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.64    0.02    0.04    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.92    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.62    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   11.03    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23966_/A1 (NOR2_X1)
     1    3.28    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.59    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    4.57    0.03    0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.22 ^ _23971_/B (MUX2_X1)
     2    6.91    0.02    0.06    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    5.69    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   14.47    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _25172_/A (BUF_X2)
    10   20.51    0.03    0.05    2.47 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.47 ^ _25501_/B2 (OAI21_X1)
     1    1.33    0.01    0.02    2.49 v _25501_/ZN (OAI21_X1)
                                         _02162_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   41.38  -16.05 (VIOLATED)
_22344_/ZN                             23.23   38.54  -15.31 (VIOLATED)
_22284_/ZN                             23.23   37.28  -14.05 (VIOLATED)
_22176_/ZN                             23.23   36.77  -13.54 (VIOLATED)
_24776_/ZN                             16.02   28.75  -12.73 (VIOLATED)
_22217_/ZN                             23.23   35.60  -12.37 (VIOLATED)
_27512_/ZN                             23.23   35.42  -12.19 (VIOLATED)
_22089_/ZN                             23.23   35.22  -11.99 (VIOLATED)
_20328_/ZN                             16.02   27.90  -11.88 (VIOLATED)
_20440_/ZN                             10.47   20.52  -10.05 (VIOLATED)
_27504_/ZN                             23.23   32.91   -9.68 (VIOLATED)
_19370_/ZN                             26.02   35.46   -9.45 (VIOLATED)
_18225_/ZN                             26.02   35.42   -9.41 (VIOLATED)
_22133_/ZN                             23.23   32.46   -9.23 (VIOLATED)
_18471_/ZN                             25.33   34.46   -9.13 (VIOLATED)
_27522_/ZN                             23.23   31.84   -8.60 (VIOLATED)
_18429_/ZN                             26.02   34.48   -8.47 (VIOLATED)
_18303_/ZN                             25.33   33.79   -8.46 (VIOLATED)
_18215_/ZN                             26.02   34.20   -8.18 (VIOLATED)
_22073_/ZN                             23.23   31.12   -7.89 (VIOLATED)
_22911_/ZN                             10.47   18.27   -7.80 (VIOLATED)
_20890_/ZN                             16.02   23.39   -7.37 (VIOLATED)
_19183_/ZN                             26.70   33.63   -6.93 (VIOLATED)
_18358_/ZN                             25.33   32.13   -6.80 (VIOLATED)
_19553_/ZN                             26.02   32.70   -6.68 (VIOLATED)
_25831_/ZN                             10.47   17.08   -6.61 (VIOLATED)
_22052_/ZN                             23.23   29.80   -6.57 (VIOLATED)
_18417_/ZN                             26.02   32.50   -6.48 (VIOLATED)
_18977_/ZN                             26.02   32.40   -6.39 (VIOLATED)
_19863_/ZN                             25.33   31.58   -6.25 (VIOLATED)
_20319_/Z                              25.33   31.50   -6.17 (VIOLATED)
_20147_/ZN                             10.47   16.56   -6.09 (VIOLATED)
_19924_/ZN                             25.33   31.32   -5.99 (VIOLATED)
_18603_/ZN                             26.02   31.42   -5.40 (VIOLATED)
_19731_/ZN                             26.02   30.80   -4.79 (VIOLATED)
_23322_/ZN                             10.47   14.69   -4.21 (VIOLATED)
_22360_/ZN                             10.47   14.52   -4.05 (VIOLATED)
_18615_/ZN                             28.99   32.64   -3.65 (VIOLATED)
_22301_/ZN                             10.47   14.07   -3.60 (VIOLATED)
_20318_/Z                              25.33   28.80   -3.47 (VIOLATED)
_22363_/ZN                             26.05   29.40   -3.34 (VIOLATED)
_18028_/ZN                             26.02   29.36   -3.34 (VIOLATED)
_19781_/ZN                             25.33   28.62   -3.29 (VIOLATED)
_19639_/ZN                             26.05   29.34   -3.28 (VIOLATED)
_20352_/ZN                             16.02   19.26   -3.24 (VIOLATED)
_18055_/ZN                             28.99   32.19   -3.20 (VIOLATED)
_23513_/ZN                             13.81   16.94   -3.13 (VIOLATED)
_19965_/ZN                             25.33   27.71   -2.38 (VIOLATED)
_27740_/ZN                             10.47   12.52   -2.05 (VIOLATED)
_19421_/ZN                             25.33   27.29   -1.96 (VIOLATED)
_22195_/ZN                             16.02   17.98   -1.95 (VIOLATED)
_19681_/ZN                             25.33   27.28   -1.95 (VIOLATED)
_21836_/ZN                             10.47   11.92   -1.45 (VIOLATED)
_17229_/ZN                             16.02   17.16   -1.14 (VIOLATED)
_22831_/ZN                             10.47   11.43   -0.96 (VIOLATED)
_17872_/ZN                             25.33   26.16   -0.83 (VIOLATED)
_19384_/ZN                             26.70   27.52   -0.82 (VIOLATED)
_17917_/ZN                             25.33   26.06   -0.73 (VIOLATED)
_23367_/ZN                             16.02   16.58   -0.55 (VIOLATED)
_20174_/ZN                             11.48   12.03   -0.55 (VIOLATED)
_17534_/ZN                             13.81   14.26   -0.45 (VIOLATED)
_20150_/ZN                             11.48   11.77   -0.28 (VIOLATED)
_21844_/ZN                             10.47   10.66   -0.19 (VIOLATED)
_22868_/ZN                             10.47   10.60   -0.13 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.01467077899724245

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0739

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.050983428955078

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6337

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1139

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1474

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.44 ^ _18260_/Z (BUF_X1)
   0.06    0.50 v _18448_/Z (MUX2_X1)
   0.06    0.56 v _18450_/Z (MUX2_X1)
   0.07    0.63 v _18451_/Z (MUX2_X1)
   0.03    0.66 ^ _18452_/ZN (NOR2_X1)
   0.01    0.67 v _18453_/ZN (NOR3_X1)
   0.20    0.87 ^ _18471_/ZN (AOI21_X1)
   0.10    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.05 ^ _20998_/Z (BUF_X1)
   0.03    1.08 v _21067_/ZN (NAND2_X1)
   0.13    1.21 ^ _30197_/S (FA_X1)
   0.09    1.30 v _30199_/S (FA_X1)
   0.13    1.43 ^ _30202_/S (FA_X1)
   0.09    1.52 v _30207_/S (FA_X1)
   0.12    1.64 ^ _30211_/S (FA_X1)
   0.09    1.73 v _30212_/S (FA_X1)
   0.02    1.75 ^ _21502_/ZN (INV_X1)
   0.04    1.79 ^ _30538_/S (HA_X1)
   0.04    1.84 ^ _23588_/Z (BUF_X1)
   0.02    1.86 v _23632_/ZN (NAND3_X1)
   0.07    1.93 ^ _23633_/ZN (NOR3_X1)
   0.02    1.95 v _23682_/ZN (NOR2_X1)
   0.05    2.00 ^ _23683_/ZN (AOI21_X2)
   0.07    2.07 ^ _23908_/ZN (AND4_X1)
   0.01    2.09 v _23966_/ZN (NOR2_X1)
   0.08    2.17 ^ _23969_/ZN (AOI221_X2)
   0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.28 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.11    2.42 ^ _23981_/ZN (NOR4_X2)
   0.06    2.47 ^ _25172_/Z (BUF_X2)
   0.02    2.49 v _25501_/ZN (OAI21_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4943

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3360

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.470713

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.43e-03   1.56e-04   1.28e-02  16.6%
Combinational          2.98e-02   3.36e-02   4.29e-04   6.38e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.54e-02   5.85e-04   7.70e-02 100.0%
                          53.3%      45.9%       0.8%
