<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>A64</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="sveindex.html">SVE Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="mortlachindex.html">SME Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="encodingindex.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">A64 -- SIMD and Floating-point Instructions (alphabetic order)</h1><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file abs_advsimd.html unchanged">ABS</span>:
        Absolute value (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file add_advsimd.html unchanged">ADD (vector)</span>:
        Add (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file addhn_advsimd.html unchanged">ADDHN, ADDHN2</span>:
        Add returning high narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file addp_advsimd_pair.html unchanged">ADDP (scalar)</span>:
        Add pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file addp_advsimd_vec.html unchanged">ADDP (vector)</span>:
        Add pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file addv_advsimd.html unchanged">ADDV</span>:
        Add across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file aesd_advsimd.html unchanged">AESD</span>:
        AES single round decryption.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file aese_advsimd.html unchanged">AESE</span>:
        AES single round encryption.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file aesimc_advsimd.html unchanged">AESIMC</span>:
        AES inverse mix columns.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file aesmc_advsimd.html unchanged">AESMC</span>:
        AES mix columns.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file and_advsimd.html unchanged">AND (vector)</span>:
        Bitwise AND (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bcax_advsimd.html unchanged">BCAX</span>:
        Bit clear and exclusive-OR.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bf12cvtl_advsimd.html unchanged">BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2</span>:
        8-bit floating-point convert to BFloat16 (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bfcvt_float.html unchanged">BFCVT</span>:
        Floating-point convert from single-precision to BFloat16 format (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bfcvtn_advsimd.html unchanged">BFCVTN, BFCVTN2</span>:
        Floating-point convert from single-precision to BFloat16 format (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="bfdot_advsimd_elt.html">BFDOT (by element)</a></span>:
        BFloat16 floating-point dot product (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="bfdot_advsimd_vec.html">BFDOT (vector)</a></span>:
        BFloat16 floating-point dot product (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bfmlal_advsimd_elt.html unchanged">BFMLALB, BFMLALT (by element)</span>:
        BFloat16 floating-point widening multiply-add long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bfmlal_advsimd_vec.html unchanged">BFMLALB, BFMLALT (vector)</span>:
        BFloat16 floating-point widening multiply-add long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="bfmmla_advsimd.html">BFMMLA<ins> (widening)</ins></a></span>:
        BFloat16 <del>floating-point </del>matrix multiply-accumulate <ins>to</ins><del>into</del> <ins>single-precision.</ins><del>2x2 matrix.</del></span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bic_advsimd_imm.html unchanged">BIC (vector, immediate)</span>:
        Bitwise bit clear (vector, immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bic_advsimd_reg.html unchanged">BIC (vector, register)</span>:
        Bitwise bit clear (vector, register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bif_advsimd.html unchanged">BIF</span>:
        Bitwise insert if false.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bit_advsimd.html unchanged">BIT</span>:
        Bitwise insert if true.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file bsl_advsimd.html unchanged">BSL</span>:
        Bitwise select.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cls_advsimd.html unchanged">CLS (vector)</span>:
        Count leading sign bits (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file clz_advsimd.html unchanged">CLZ (vector)</span>:
        Count leading zero bits (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmeq_advsimd_reg.html unchanged">CMEQ (register)</span>:
        Compare bitwise equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmeq_advsimd_zero.html unchanged">CMEQ (zero)</span>:
        Compare bitwise equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmge_advsimd_reg.html unchanged">CMGE (register)</span>:
        Compare signed greater than or equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmge_advsimd_zero.html unchanged">CMGE (zero)</span>:
        Compare signed greater than or equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmgt_advsimd_reg.html unchanged">CMGT (register)</span>:
        Compare signed greater than (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmgt_advsimd_zero.html unchanged">CMGT (zero)</span>:
        Compare signed greater than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmhi_advsimd.html unchanged">CMHI (register)</span>:
        Compare unsigned higher (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmhs_advsimd.html unchanged">CMHS (register)</span>:
        Compare unsigned higher or same (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmle_advsimd.html unchanged">CMLE (zero)</span>:
        Compare signed less than or equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmlt_advsimd.html unchanged">CMLT (zero)</span>:
        Compare signed less than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cmtst_advsimd.html unchanged">CMTST</span>:
        Compare bitwise test bits nonzero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file cnt_advsimd.html unchanged">CNT</span>:
        Population count per byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file dup_advsimd_elt.html unchanged">DUP (element)</span>:
        Duplicate vector element to vector or scalar.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file dup_advsimd_gen.html unchanged">DUP (general)</span>:
        Duplicate general-purpose register to vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file eor_advsimd.html unchanged">EOR (vector)</span>:
        Bitwise exclusive-OR (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file eor3_advsimd.html unchanged">EOR3</span>:
        Three-way exclusive-OR.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext_advsimd.html unchanged">EXT</span>:
        Extract vector from pair of vectors.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file f12cvtl_advsimd.html unchanged">F1CVTL, F1CVTL2, F2CVTL, F2CVTL2</span>:
        8-bit floating-point convert to half-precision (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span>:
        Floating-point absolute difference (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fabs_float.html">FABS (scalar)</a></span>:
        Floating-point absolute value (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fabs_advsimd.html unchanged">FABS (vector)</span>:
        Floating-point absolute value (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span>:
        Floating-point absolute compare greater than or equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span>:
        Floating-point absolute compare greater than (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fadd_float.html">FADD (scalar)</a></span>:
        Floating-point add (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fadd_advsimd.html unchanged">FADD (vector)</span>:
        Floating-point add (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">FADDP (scalar)</span>:
        Floating-point add pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file faddp_advsimd_vec.html unchanged">FADDP (vector)</span>:
        Floating-point add pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file famax_advsimd.html unchanged">FAMAX</span>:
        Floating-point absolute maximum.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file famin_advsimd.html unchanged">FAMIN</span>:
        Floating-point absolute minimum.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcadd_advsimd_vec.html unchanged">FCADD</span>:
        Floating-point complex add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fccmp_float.html">FCCMP</a></span>:
        Floating-point conditional quiet compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fccmpe_float.html">FCCMPE</a></span>:
        Floating-point conditional signaling compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span>:
        Floating-point compare equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span>:
        Floating-point compare equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span>:
        Floating-point compare greater than or equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span>:
        Floating-point compare greater than or equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span>:
        Floating-point compare greater than (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span>:
        Floating-point compare greater than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmla_advsimd_vec.html unchanged">FCMLA</span>:
        Floating-point complex multiply accumulate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmla_advsimd_elt.html unchanged">FCMLA (by element)</span>:
        Floating-point complex multiply accumulate (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span>:
        Floating-point compare less than or equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span>:
        Floating-point compare less than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>:
        Floating-point quiet compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>:
        Floating-point signaling compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcsel_float.html">FCSEL</a></span>:
        Floating-point conditional select (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>:
        Floating-point convert precision (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtas_sisd.html unchanged">FCVTAS (scalar SIMD&amp;FP)</span>:
        Floating-point convert to signed integer, rounding to nearest with ties to away (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>:
        Floating-point convert to signed integer, rounding to nearest with ties to away (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></span>:
        Floating-point convert to signed integer, rounding to nearest with ties to away (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtau_sisd.html unchanged">FCVTAU (scalar SIMD&amp;FP)</span>:
        Floating-point convert to unsigned integer, rounding to nearest with ties to away (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>:
        Floating-point convert to unsigned integer, rounding to nearest with ties to away (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></span>:
        Floating-point convert to unsigned integer, rounding to nearest with ties to away (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtl_advsimd.html unchanged">FCVTL, FCVTL2</span>:
        Floating-point convert to higher precision long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtms_sisd.html unchanged">FCVTMS (scalar SIMD&amp;FP)</span>:
        Floating-point convert to signed integer, rounding toward minus infinity (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>:
        Floating-point convert to signed integer, rounding toward minus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></span>:
        Floating-point convert to signed integer, rounding toward minus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtmu_sisd.html unchanged">FCVTMU (scalar SIMD&amp;FP)</span>:
        Floating-point convert to unsigned integer, rounding toward minus infinity (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>:
        Floating-point convert to unsigned integer, rounding toward minus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></span>:
        Floating-point convert to unsigned integer, rounding toward minus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtn_advsimd_168.html unchanged">FCVTN (half-precision to 8-bit floating-point)</span>:
        Half-precision to 8-bit floating-point convert and narrow (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtn_advsimd.html unchanged">FCVTN, FCVTN2 (double to single-precision, single to half-precision)</span>:
        Floating-point convert to lower precision narrow (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtn_advsimd_328.html unchanged">FCVTN, FCVTN2 (single-precision to 8-bit floating-point)</span>:
        Single-precision to 8-bit floating-point convert and narrow (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtns_sisd.html unchanged">FCVTNS (scalar SIMD&amp;FP)</span>:
        Floating-point convert to signed integer, rounding to nearest with ties to even (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>:
        Floating-point convert to signed integer, rounding to nearest with ties to even (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></span>:
        Floating-point convert to signed integer, rounding to nearest with ties to even (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtnu_sisd.html unchanged">FCVTNU (scalar SIMD&amp;FP)</span>:
        Floating-point convert to unsigned integer, rounding to nearest with ties to even (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>:
        Floating-point convert to unsigned integer, rounding to nearest with ties to even (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></span>:
        Floating-point convert to unsigned integer, rounding to nearest with ties to even (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtps_sisd.html unchanged">FCVTPS (scalar SIMD&amp;FP)</span>:
        Floating-point convert to signed integer, rounding toward plus infinity (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>:
        Floating-point convert to signed integer, rounding toward plus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></span>:
        Floating-point convert to signed integer, rounding toward plus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtpu_sisd.html unchanged">FCVTPU (scalar SIMD&amp;FP)</span>:
        Floating-point convert to unsigned integer, rounding toward plus infinity (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>:
        Floating-point convert to unsigned integer, rounding toward plus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></span>:
        Floating-point convert to unsigned integer, rounding toward plus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtxn_advsimd.html unchanged">FCVTXN, FCVTXN2</span>:
        Floating-point convert to lower precision narrow, rounding to odd (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtzs_sisd.html unchanged">FCVTZS (scalar SIMD&amp;FP)</span>:
        Floating-point convert to signed integer, rounding toward zero (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>:
        Floating-point convert to signed fixed-point, rounding toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>:
        Floating-point convert to signed integer, rounding toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtzs_advsimd_fix.html unchanged">FCVTZS (vector, fixed-point)</span>:
        Floating-point convert to signed fixed-point, rounding toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></span>:
        Floating-point convert to signed integer, rounding toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtzu_sisd.html unchanged">FCVTZU (scalar SIMD&amp;FP)</span>:
        Floating-point convert to unsigned integer, rounding toward zero (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>:
        Floating-point convert to unsigned fixed-point, rounding toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>:
        Floating-point convert to unsigned integer, rounding toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fcvtzu_advsimd_fix.html unchanged">FCVTZU (vector, fixed-point)</span>:
        Floating-point convert to unsigned fixed-point, rounding toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></span>:
        Floating-point convert to unsigned integer, rounding toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fdiv_float.html">FDIV (scalar)</a></span>:
        Floating-point divide (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fdiv_advsimd.html unchanged">FDIV (vector)</span>:
        Floating-point divide (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fdot_advsimd_2wayelem.html unchanged">FDOT (8-bit floating-point to half-precision, by element)</span>:
        8-bit floating-point dot product to half-precision (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fdot_advsimd_2wayvec.html unchanged">FDOT (8-bit floating-point to half-precision, vector)</span>:
        8-bit floating-point dot product to half-precision (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fdot_advsimd_4wayelem.html unchanged">FDOT (8-bit floating-point to single-precision, by element)</span>:
        8-bit floating-point dot product to single-precision (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fdot_advsimd_4wayvec.html unchanged">FDOT (8-bit floating-point to single-precision, vector)</span>:
        8-bit floating-point dot product to single-precision (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fjcvtzs.html unchanged">FJCVTZS</span>:
        Floating-point Javascript convert to signed fixed-point, rounding toward zero.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmadd_float.html">FMADD</a></span>:
        Floating-point fused multiply-add (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmax_float.html">FMAX (scalar)</a></span>:
        Floating-point maximum (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmax_advsimd.html unchanged">FMAX (vector)</span>:
        Floating-point maximum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmaxnm_float.html">FMAXNM (scalar)</a></span>:
        Floating-point maximum number (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxnm_advsimd.html unchanged">FMAXNM (vector)</span>:
        Floating-point maximum number (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">FMAXNMP (scalar)</span>:
        Floating-point maximum number of pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxnmp_advsimd_vec.html unchanged">FMAXNMP (vector)</span>:
        Floating-point maximum number pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">FMAXNMV</span>:
        Floating-point maximum number across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">FMAXP (scalar)</span>:
        Floating-point maximum of pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxp_advsimd_vec.html unchanged">FMAXP (vector)</span>:
        Floating-point maximum pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmaxv_advsimd.html unchanged">FMAXV</span>:
        Floating-point maximum across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmin_float.html">FMIN (scalar)</a></span>:
        Floating-point minimum (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmin_advsimd.html unchanged">FMIN (vector)</span>:
        Floating-point minimum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fminnm_float.html">FMINNM (scalar)</a></span>:
        Floating-point minimum number (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminnm_advsimd.html unchanged">FMINNM (vector)</span>:
        Floating-point minimum number (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">FMINNMP (scalar)</span>:
        Floating-point minimum number of pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminnmp_advsimd_vec.html unchanged">FMINNMP (vector)</span>:
        Floating-point minimum number pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminnmv_advsimd.html unchanged">FMINNMV</span>:
        Floating-point minimum number across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">FMINP (scalar)</span>:
        Floating-point minimum of pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminp_advsimd_vec.html unchanged">FMINP (vector)</span>:
        Floating-point minimum pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fminv_advsimd.html unchanged">FMINV</span>:
        Floating-point minimum across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>:
        Floating-point fused multiply-add to accumulator (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmla_advsimd_vec.html unchanged">FMLA (vector)</span>:
        Floating-point fused multiply-add to accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL, FMLAL2 (by element)</span>:
        Floating-point fused multiply-add long to accumulator (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL, FMLAL2 (vector)</span>:
        Floating-point fused multiply-add long to accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlalb_advsimd_elem.html unchanged">FMLALB, FMLALT (by element)</span>:
        8-bit floating-point multiply-add long to half-precision (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlalb_advsimd_vec.html unchanged">FMLALB, FMLALT (vector)</span>:
        8-bit floating-point multiply-add long to half-precision (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (by element)</span>:
        8-bit floating-point multiply-add long-long to single-precision (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (vector)</span>:
        8-bit floating-point multiply-add long-long to single-precision (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>:
        Floating-point fused multiply-subtract from accumulator (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmls_advsimd_vec.html unchanged">FMLS (vector)</span>:
        Floating-point fused multiply-subtract from accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL, FMLSL2 (by element)</span>:
        Floating-point fused multiply-subtract long from accumulator (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL, FMLSL2 (vector)</span>:
        Floating-point fused multiply-subtract long from accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmmla_fp8fp16.html">FMMLA (<ins>widening, </ins>8-bit floating-point to half-precision)</a></span>:
        8-bit floating-point matrix multiply-accumulate <ins>to</ins><del>into</del> <ins>half-precision.</ins><del>2x2 half-precision matrix.</del></span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmmla_fp8fp32.html">FMMLA (<ins>widening, </ins>8-bit floating-point to single-precision)</a></span>:
        8-bit floating-point matrix multiply-accumulate <ins>to</ins><del>into</del> <ins>single-precision.</ins><del>2x2 single-precision matrix.</del></span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>:
        Floating-point move to or from general-purpose register without conversion.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmov_float.html">FMOV (register)</a></span>:
        Floating-point move register without conversion.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a></span>:
        Floating-point move immediate (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>:
        Floating-point move immediate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmsub_float.html">FMSUB</a></span>:
        Floating-point fused multiply-subtract (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>:
        Floating-point multiply (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fmul_float.html">FMUL (scalar)</a></span>:
        Floating-point multiply (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmul_advsimd_vec.html unchanged">FMUL (vector)</span>:
        Floating-point multiply (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span>:
        Floating-point multiply extended.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>:
        Floating-point multiply extended (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fneg_float.html">FNEG (scalar)</a></span>:
        Floating-point negate (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fneg_advsimd.html unchanged">FNEG (vector)</span>:
        Floating-point negate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fnmadd_float.html">FNMADD</a></span>:
        Floating-point negated fused multiply-add (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fnmsub_float.html">FNMSUB</a></span>:
        Floating-point negated fused multiply-subtract (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fnmul_float.html">FNMUL (scalar)</a></span>:
        Floating-point multiply-negate (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span>:
        Floating-point reciprocal estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span>:
        Floating-point reciprocal step.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frecpx_advsimd.html unchanged">FRECPX</span>:
        Floating-point reciprocal exponent (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint32x_float.html unchanged">FRINT32X (scalar)</span>:
        Floating-point round to 32-bit integer, using current rounding mode (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint32x_advsimd.html unchanged">FRINT32X (vector)</span>:
        Floating-point round to 32-bit integer, using current rounding mode (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint32z_float.html unchanged">FRINT32Z (scalar)</span>:
        Floating-point round to 32-bit integer toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint32z_advsimd.html unchanged">FRINT32Z (vector)</span>:
        Floating-point round to 32-bit integer toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint64x_float.html unchanged">FRINT64X (scalar)</span>:
        Floating-point round to 64-bit integer, using current rounding mode (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint64x_advsimd.html unchanged">FRINT64X (vector)</span>:
        Floating-point round to 64-bit integer, using current rounding mode (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint64z_float.html unchanged">FRINT64Z (scalar)</span>:
        Floating-point round to 64-bit integer toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frint64z_advsimd.html unchanged">FRINT64Z (vector)</span>:
        Floating-point round to 64-bit integer toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frinta_float.html">FRINTA (scalar)</a></span>:
        Floating-point round to integral, to nearest with ties to away (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frinta_advsimd.html unchanged">FRINTA (vector)</span>:
        Floating-point round to integral, to nearest with ties to away (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frinti_float.html">FRINTI (scalar)</a></span>:
        Floating-point round to integral, using current rounding mode (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frinti_advsimd.html unchanged">FRINTI (vector)</span>:
        Floating-point round to integral, using current rounding mode (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frintm_float.html">FRINTM (scalar)</a></span>:
        Floating-point round to integral, toward minus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frintm_advsimd.html unchanged">FRINTM (vector)</span>:
        Floating-point round to integral, toward minus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frintn_float.html">FRINTN (scalar)</a></span>:
        Floating-point round to integral, to nearest with ties to even (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frintn_advsimd.html unchanged">FRINTN (vector)</span>:
        Floating-point round to integral, to nearest with ties to even (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frintp_float.html">FRINTP (scalar)</a></span>:
        Floating-point round to integral, toward plus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frintp_advsimd.html unchanged">FRINTP (vector)</span>:
        Floating-point round to integral, toward plus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frintx_float.html">FRINTX (scalar)</a></span>:
        Floating-point round to integral exact, using current rounding mode (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frintx_advsimd.html unchanged">FRINTX (vector)</span>:
        Floating-point round to integral exact, using current rounding mode (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="frintz_float.html">FRINTZ (scalar)</a></span>:
        Floating-point round to integral, toward zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frintz_advsimd.html unchanged">FRINTZ (vector)</span>:
        Floating-point round to integral, toward zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span>:
        Floating-point reciprocal square root estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span>:
        Floating-point reciprocal square root step.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fscale_advsimd.html unchanged">FSCALE</span>:
        Floating-point adjust exponent by vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fsqrt_float.html">FSQRT (scalar)</a></span>:
        Floating-point square root (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fsqrt_advsimd.html unchanged">FSQRT (vector)</span>:
        Floating-point square root (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="fsub_float.html">FSUB (scalar)</a></span>:
        Floating-point subtract (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file fsub_advsimd.html unchanged">FSUB (vector)</span>:
        Floating-point subtract (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ins_advsimd_elt.html unchanged">INS (element)</span>:
        Insert vector element from another vector element.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ins_advsimd_gen.html unchanged">INS (general)</span>:
        Insert vector element from general-purpose register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>:
        Load multiple single-element structures to one, two, three, or four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>:
        Load one single-element structure to one lane of one register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span>:
        Load one single-element structure and replicate to all lanes (of one register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span>:
        Load multiple 2-element structures to two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>:
        Load single 2-element structure to one lane of two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span>:
        Load single 2-element structure and replicate to all lanes of two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span>:
        Load multiple 3-element structures to three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>:
        Load single 3-element structure to one lane of three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span>:
        Load single 3-element structure and replicate to all lanes of three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span>:
        Load multiple 4-element structures to four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>:
        Load single 4-element structure to one lane of four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span>:
        Load single 4-element structure and replicate to all lanes of four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldap1_advsimd_sngl.html unchanged">LDAP1 (SIMD&amp;FP)</span>:
        Load-acquire RCpc one single-element structure to one lane of one register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged">LDAPUR (SIMD&amp;FP)</span>:
        Load-acquire RCpc SIMD&amp;FP register (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldbfadd.html unchanged">LDBFADD, LDBFADDA, LDBFADDAL, LDBFADDL</span>:
        BFloat16 floating-point add in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldbfmax.html unchanged">LDBFMAX, LDBFMAXA, LDBFMAXAL, LDBFMAXL</span>:
        BFloat16 floating-point atomic maximum in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldbfmaxnm.html unchanged">LDBFMAXNM, LDBFMAXNMA, LDBFMAXNMAL, LDBFMAXNML</span>:
        BFloat16 floating-point atomic maximum number in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldbfmin.html unchanged">LDBFMIN, LDBFMINA, LDBFMINAL, LDBFMINL</span>:
        BFloat16 floating-point atomic minimum in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldbfminnm.html unchanged">LDBFMINNM, LDBFMINNMA, LDBFMINNMAL, LDBFMINNML</span>:
        BFloat16 floating-point atomic minimum number in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>:
        Floating-point atomic add in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>:
        Floating-point atomic maximum in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>:
        Floating-point atomic maximum number in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>:
        Floating-point atomic minimum in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>:
        Floating-point atomic minimum number in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged">LDNP (SIMD&amp;FP)</span>:
        Load pair of SIMD&amp;FP registers, with non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>:
        Load pair of SIMD&amp;FP registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>:
        Load SIMD&amp;FP register (immediate offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">LDR (literal, SIMD&amp;FP)</span>:
        Load SIMD&amp;FP register (PC-relative literal).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>:
        Load SIMD&amp;FP register (register offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldtnp_fpsimd.html unchanged">LDTNP (SIMD&amp;FP)</span>:
        Load unprivileged pair of SIMD&amp;FP registers, with non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldtp_fpsimd.html unchanged">LDTP (SIMD&amp;FP)</span>:
        Load unprivileged pair of SIMD&amp;FP registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ldur_fpsimd.html unchanged">LDUR (SIMD&amp;FP)</span>:
        Load SIMD&amp;FP register (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file luti2_advsimd.html unchanged">LUTI2</span>:
        Lookup table read with 2-bit indices.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file luti4_advsimd.html unchanged">LUTI4</span>:
        Lookup table read with 4-bit indices.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mla_advsimd_elt.html unchanged">MLA (by element)</span>:
        Multiply-add to accumulator (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mla_advsimd_vec.html unchanged">MLA (vector)</span>:
        Multiply-add to accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mls_advsimd_elt.html unchanged">MLS (by element)</span>:
        Multiply-subtract from accumulator (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mls_advsimd_vec.html unchanged">MLS (vector)</span>:
        Multiply-subtract from accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mov_ins_advsimd_elt.html unchanged">MOV (element)</span>:
        Move vector element to another vector element: an alias of INS (element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mov_ins_advsimd_gen.html unchanged">MOV (from general)</span>:
        Move general-purpose register to a vector element: an alias of INS (general).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mov_dup_advsimd_elt.html unchanged">MOV (scalar)</span>:
        Move vector element to scalar: an alias of DUP (element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mov_umov_advsimd.html unchanged">MOV (to general)</span>:
        Move vector element to general-purpose register: an alias of UMOV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mov_orr_advsimd_reg.html unchanged">MOV (vector)</span>:
        Move vector: an alias of ORR (vector, register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>:
        Move immediate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mul_advsimd_elt.html unchanged">MUL (by element)</span>:
        Multiply (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mul_advsimd_vec.html unchanged">MUL (vector)</span>:
        Multiply (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mvn_not_advsimd.html unchanged">MVN</span>:
        Bitwise NOT (vector): an alias of NOT.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>:
        Move inverted immediate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file neg_advsimd.html unchanged">NEG (vector)</span>:
        Negate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file not_advsimd.html unchanged">NOT</span>:
        Bitwise NOT (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file orn_advsimd.html unchanged">ORN (vector)</span>:
        Bitwise inclusive OR NOT (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file orr_advsimd_imm.html unchanged">ORR (vector, immediate)</span>:
        Bitwise inclusive OR (vector, immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file orr_advsimd_reg.html unchanged">ORR (vector, register)</span>:
        Bitwise inclusive OR (vector, register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmul_advsimd.html unchanged">PMUL</span>:
        Polynomial multiply.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmull_advsimd.html unchanged">PMULL, PMULL2</span>:
        Polynomial multiply long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file raddhn_advsimd.html unchanged">RADDHN, RADDHN2</span>:
        Rounding add returning high narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rax1_advsimd.html unchanged">RAX1</span>:
        Rotate and exclusive-OR.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rbit_advsimd.html unchanged">RBIT (vector)</span>:
        Reverse bit order (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rev16_advsimd.html unchanged">REV16 (vector)</span>:
        Reverse elements in 16-bit halfwords (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rev32_advsimd.html unchanged">REV32 (vector)</span>:
        Reverse elements in 32-bit words (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rev64_advsimd.html unchanged">REV64</span>:
        Reverse elements in 64-bit doublewords (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rshrn_advsimd.html unchanged">RSHRN, RSHRN2</span>:
        Rounding shift right narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file rsubhn_advsimd.html unchanged">RSUBHN, RSUBHN2</span>:
        Rounding subtract returning high narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file saba_advsimd.html unchanged">SABA</span>:
        Signed absolute difference and accumulate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sabal_advsimd.html unchanged">SABAL, SABAL2</span>:
        Signed absolute difference and accumulate long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sabd_advsimd.html unchanged">SABD</span>:
        Signed absolute difference.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sabdl_advsimd.html unchanged">SABDL, SABDL2</span>:
        Signed absolute difference long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sadalp_advsimd.html unchanged">SADALP</span>:
        Signed add and accumulate long pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file saddl_advsimd.html unchanged">SADDL, SADDL2</span>:
        Signed add long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file saddlp_advsimd.html unchanged">SADDLP</span>:
        Signed add long pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file saddlv_advsimd.html unchanged">SADDLV</span>:
        Signed add long across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file saddw_advsimd.html unchanged">SADDW, SADDW2</span>:
        Signed add wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file scvtf_sisd.html unchanged">SCVTF (scalar SIMD&amp;FP)</span>:
        Signed integer convert to floating-point (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>:
        Signed fixed-point convert to floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>:
        Signed integer convert to floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file scvtf_advsimd_fix.html unchanged">SCVTF (vector, fixed-point)</span>:
        Signed fixed-point convert to floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></span>:
        Signed integer convert to floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sdot_advsimd_elt.html unchanged">SDOT (by element)</span>:
        Dot product signed arithmetic (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sdot_advsimd_vec.html unchanged">SDOT (vector)</span>:
        Dot product signed arithmetic (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sha1c_advsimd.html">SHA1C</a></span>:
        SHA1 hash update (choose).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha1h_advsimd.html unchanged">SHA1H</span>:
        SHA1 fixed rotate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sha1m_advsimd.html">SHA1M</a></span>:
        SHA1 hash update (majority).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sha1p_advsimd.html">SHA1P</a></span>:
        SHA1 hash update (parity).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha1su0_advsimd.html unchanged">SHA1SU0</span>:
        SHA1 schedule update 0.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha1su1_advsimd.html unchanged">SHA1SU1</span>:
        SHA1 schedule update 1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha256h_advsimd.html unchanged">SHA256H</span>:
        SHA256 hash update (part 1).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha256h2_advsimd.html unchanged">SHA256H2</span>:
        SHA256 hash update (part 2).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha256su0_advsimd.html unchanged">SHA256SU0</span>:
        SHA256 schedule update 0.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha256su1_advsimd.html unchanged">SHA256SU1</span>:
        SHA256 schedule update 1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha512h_advsimd.html unchanged">SHA512H</span>:
        SHA512 hash update part 1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sha512h2_advsimd.html">SHA512H2</a></span>:
        SHA512 hash update part 2.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha512su0_advsimd.html unchanged">SHA512SU0</span>:
        SHA512 schedule update 0.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sha512su1_advsimd.html unchanged">SHA512SU1</span>:
        SHA512 schedule update 1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file shadd_advsimd.html unchanged">SHADD</span>:
        Signed halving add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file shl_advsimd.html unchanged">SHL</span>:
        Shift left (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file shll_advsimd.html unchanged">SHLL, SHLL2</span>:
        Shift left long (by element size).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file shrn_advsimd.html unchanged">SHRN, SHRN2</span>:
        Shift right narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file shsub_advsimd.html unchanged">SHSUB</span>:
        Signed halving subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sli_advsimd.html unchanged">SLI</span>:
        Shift left and insert (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3partw1_advsimd.html unchanged">SM3PARTW1</span>:
        SM3PARTW1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3partw2_advsimd.html unchanged">SM3PARTW2</span>:
        SM3PARTW2.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3ss1_advsimd.html unchanged">SM3SS1</span>:
        SM3SS1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3tt1a_advsimd.html unchanged">SM3TT1A</span>:
        SM3TT1A.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3tt1b_advsimd.html unchanged">SM3TT1B</span>:
        SM3TT1B.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3tt2a_advsimd.html unchanged">SM3TT2A</span>:
        SM3TT2A.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm3tt2b_advsimd.html unchanged">SM3TT2B</span>:
        SM3TT2B.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm4e_advsimd.html unchanged">SM4E</span>:
        SM4 encode.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sm4ekey_advsimd.html unchanged">SM4EKEY</span>:
        SM4 key.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smax_advsimd.html unchanged">SMAX</span>:
        Signed maximum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smaxp_advsimd.html unchanged">SMAXP</span>:
        Signed maximum pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smaxv_advsimd.html unchanged">SMAXV</span>:
        Signed maximum across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smin_advsimd.html unchanged">SMIN</span>:
        Signed minimum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sminp_advsimd.html unchanged">SMINP</span>:
        Signed minimum pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sminv_advsimd.html unchanged">SMINV</span>:
        Signed minimum across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smlal_advsimd_elt.html unchanged">SMLAL, SMLAL2 (by element)</span>:
        Signed multiply-add long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smlal_advsimd_vec.html unchanged">SMLAL, SMLAL2 (vector)</span>:
        Signed multiply-add long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smlsl_advsimd_elt.html unchanged">SMLSL, SMLSL2 (by element)</span>:
        Signed multiply-subtract long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smlsl_advsimd_vec.html unchanged">SMLSL, SMLSL2 (vector)</span>:
        Signed multiply-subtract long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smmla_advsimd_vec.html unchanged">SMMLA (vector)</span>:
        Signed 8-bit integer matrix multiply-accumulate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smov_advsimd.html unchanged">SMOV</span>:
        Signed move vector element to general-purpose register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smull_advsimd_elt.html unchanged">SMULL, SMULL2 (by element)</span>:
        Signed multiply long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file smull_advsimd_vec.html unchanged">SMULL, SMULL2 (vector)</span>:
        Signed multiply long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqabs_advsimd.html unchanged">SQABS</span>:
        Signed saturating absolute value.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqadd_advsimd.html unchanged">SQADD</span>:
        Signed saturating add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmlal_advsimd_elt.html unchanged">SQDMLAL, SQDMLAL2 (by element)</span>:
        Signed saturating doubling multiply-add long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmlal_advsimd_vec.html unchanged">SQDMLAL, SQDMLAL2 (vector)</span>:
        Signed saturating doubling multiply-add long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmlsl_advsimd_elt.html unchanged">SQDMLSL, SQDMLSL2 (by element)</span>:
        Signed saturating doubling multiply-subtract long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmlsl_advsimd_vec.html unchanged">SQDMLSL, SQDMLSL2 (vector)</span>:
        Signed saturating doubling multiply-subtract long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmulh_advsimd_elt.html unchanged">SQDMULH (by element)</span>:
        Signed saturating doubling multiply returning high half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmulh_advsimd_vec.html unchanged">SQDMULH (vector)</span>:
        Signed saturating doubling multiply returning high half.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmull_advsimd_elt.html unchanged">SQDMULL, SQDMULL2 (by element)</span>:
        Signed saturating doubling multiply long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqdmull_advsimd_vec.html unchanged">SQDMULL, SQDMULL2 (vector)</span>:
        Signed saturating doubling multiply long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqneg_advsimd.html unchanged">SQNEG</span>:
        Signed saturating negate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrdmlah_advsimd_elt.html unchanged">SQRDMLAH (by element)</span>:
        Signed saturating rounding doubling multiply accumulate returning high half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrdmlah_advsimd_vec.html unchanged">SQRDMLAH (vector)</span>:
        Signed saturating rounding doubling multiply accumulate returning high half (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrdmlsh_advsimd_elt.html unchanged">SQRDMLSH (by element)</span>:
        Signed saturating rounding doubling multiply subtract returning high half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrdmlsh_advsimd_vec.html unchanged">SQRDMLSH (vector)</span>:
        Signed saturating rounding doubling multiply subtract returning high half (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrdmulh_advsimd_elt.html unchanged">SQRDMULH (by element)</span>:
        Signed saturating rounding doubling multiply returning high half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrdmulh_advsimd_vec.html unchanged">SQRDMULH (vector)</span>:
        Signed saturating rounding doubling multiply returning high half.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sqrshl_advsimd.html">SQRSHL</a></span>:
        Signed saturating rounding shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrshrn_advsimd.html unchanged">SQRSHRN, SQRSHRN2</span>:
        Signed saturating rounded shift right narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqrshrun_advsimd.html unchanged">SQRSHRUN, SQRSHRUN2</span>:
        Signed saturating rounded shift right unsigned narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqshl_advsimd_imm.html unchanged">SQSHL (immediate)</span>:
        Signed saturating shift left (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a></span>:
        Signed saturating shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqshlu_advsimd.html unchanged">SQSHLU</span>:
        Signed saturating shift left unsigned (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqshrn_advsimd.html unchanged">SQSHRN, SQSHRN2</span>:
        Signed saturating shift right narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqshrun_advsimd.html unchanged">SQSHRUN, SQSHRUN2</span>:
        Signed saturating shift right unsigned narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqsub_advsimd.html unchanged">SQSUB</span>:
        Signed saturating subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqxtn_advsimd.html unchanged">SQXTN, SQXTN2</span>:
        Signed saturating extract narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sqxtun_advsimd.html unchanged">SQXTUN, SQXTUN2</span>:
        Signed saturating extract unsigned narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file srhadd_advsimd.html unchanged">SRHADD</span>:
        Signed rounding halving add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sri_advsimd.html unchanged">SRI</span>:
        Shift right and insert (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="srshl_advsimd.html">SRSHL</a></span>:
        Signed rounding shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file srshr_advsimd.html unchanged">SRSHR</span>:
        Signed rounding shift right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file srsra_advsimd.html unchanged">SRSRA</span>:
        Signed rounding shift right and accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="sshl_advsimd.html">SSHL</a></span>:
        Signed shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sshll_advsimd.html unchanged">SSHLL, SSHLL2</span>:
        Signed shift left long (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sshr_advsimd.html unchanged">SSHR</span>:
        Signed shift right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ssra_advsimd.html unchanged">SSRA</span>:
        Signed shift right and accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ssubl_advsimd.html unchanged">SSUBL, SSUBL2</span>:
        Signed subtract long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ssubw_advsimd.html unchanged">SSUBW, SSUBW2</span>:
        Signed subtract wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>:
        Store multiple single-element structures from one, two, three, or four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>:
        Store a single-element structure from one lane of one register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span>:
        Store multiple 2-element structures from two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>:
        Store single 2-element structure from one lane of two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span>:
        Store multiple 3-element structures from three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>:
        Store single 3-element structure from one lane of three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span>:
        Store multiple 4-element structures from four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>:
        Store single 4-element structure from one lane of four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stbfadd.html unchanged">STBFADD, STBFADDL</span>:
        BFloat16 floating-point atomic add in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stbfmax.html unchanged">STBFMAX, STBFMAXL</span>:
        BFloat16 floating-point atomic maximum in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stbfmaxnm.html unchanged">STBFMAXNM, STBFMAXNML</span>:
        BFloat16 floating-point atomic maximum number in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stbfmin.html unchanged">STBFMIN, STBFMINL</span>:
        BFloat16 floating-point atomic minimum in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stbfminnm.html unchanged">STBFMINNM, STBFMINNML</span>:
        BFloat16 floating-point atomic minimum number in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>:
        Floating-point atomic add in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>:
        Floating-point atomic maximum in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>:
        Floating-point atomic maximum number in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>:
        Floating-point atomic minimum in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>:
        Floating-point atomic minimum number in memory, without return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stl1_advsimd_sngl.html unchanged">STL1 (SIMD&amp;FP)</span>:
        Store-release a single-element structure from one lane of one register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stlur_fpsimd.html unchanged">STLUR (SIMD&amp;FP)</span>:
        Store-release SIMD&amp;FP register (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stnp_fpsimd.html unchanged">STNP (SIMD&amp;FP)</span>:
        Store pair of SIMD&amp;FP registers, with non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>:
        Store pair of SIMD&amp;FP registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>:
        Store SIMD&amp;FP register (immediate offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>:
        Store SIMD&amp;FP register (register offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sttnp_fpsimd.html unchanged">STTNP (SIMD&amp;FP)</span>:
        Store unprivileged pair of SIMD&amp;FP registers, with non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sttp_fpsimd.html unchanged">STTP (SIMD&amp;FP)</span>:
        Store unprivileged pair of SIMD&amp;FP registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file stur_fpsimd.html unchanged">STUR (SIMD&amp;FP)</span>:
        Store SIMD&amp;FP register (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sub_advsimd.html unchanged">SUB (vector)</span>:
        Subtract (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file subhn_advsimd.html unchanged">SUBHN, SUBHN2</span>:
        Subtract returning high narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sudot_advsimd_elt.html unchanged">SUDOT (by element)</span>:
        Dot product with signed and unsigned integers (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file suqadd_advsimd.html unchanged">SUQADD</span>:
        Signed saturating accumulate of unsigned value.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file sxtl_sshll_advsimd.html unchanged">SXTL, SXTL2</span>:
        Signed extend long: an alias of SSHLL, SSHLL2.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>:
        Table vector lookup.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>:
        Table vector lookup extension.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file trn1_advsimd.html unchanged">TRN1</span>:
        Transpose vectors (primary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file trn2_advsimd.html unchanged">TRN2</span>:
        Transpose vectors (secondary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uaba_advsimd.html unchanged">UABA</span>:
        Unsigned absolute difference and accumulate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uabal_advsimd.html unchanged">UABAL, UABAL2</span>:
        Unsigned absolute difference and accumulate long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uabd_advsimd.html unchanged">UABD</span>:
        Unsigned absolute difference (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uabdl_advsimd.html unchanged">UABDL, UABDL2</span>:
        Unsigned absolute difference long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uadalp_advsimd.html unchanged">UADALP</span>:
        Unsigned add and accumulate long pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uaddl_advsimd.html unchanged">UADDL, UADDL2</span>:
        Unsigned add long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uaddlp_advsimd.html unchanged">UADDLP</span>:
        Unsigned add long pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uaddlv_advsimd.html unchanged">UADDLV</span>:
        Unsigned sum long across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uaddw_advsimd.html unchanged">UADDW, UADDW2</span>:
        Unsigned add wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ucvtf_sisd.html unchanged">UCVTF (scalar SIMD&amp;FP)</span>:
        Unsigned integer convert to floating-point (scalar SIMD&amp;FP).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>:
        Unsigned fixed-point convert to floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>:
        Unsigned integer convert to floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ucvtf_advsimd_fix.html unchanged">UCVTF (vector, fixed-point)</span>:
        Unsigned fixed-point convert to floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></span>:
        Unsigned integer convert to floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file udot_advsimd_elt.html unchanged">UDOT (by element)</span>:
        Dot product unsigned arithmetic (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file udot_advsimd_vec.html unchanged">UDOT (vector)</span>:
        Dot product unsigned arithmetic (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uhadd_advsimd.html unchanged">UHADD</span>:
        Unsigned halving add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uhsub_advsimd.html unchanged">UHSUB</span>:
        Unsigned halving subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umax_advsimd.html unchanged">UMAX</span>:
        Unsigned maximum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umaxp_advsimd.html unchanged">UMAXP</span>:
        Unsigned maximum pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umaxv_advsimd.html unchanged">UMAXV</span>:
        Unsigned maximum across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umin_advsimd.html unchanged">UMIN</span>:
        Unsigned minimum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uminp_advsimd.html unchanged">UMINP</span>:
        Unsigned minimum pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uminv_advsimd.html unchanged">UMINV</span>:
        Unsigned minimum across vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umlal_advsimd_elt.html unchanged">UMLAL, UMLAL2 (by element)</span>:
        Unsigned multiply-add long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umlal_advsimd_vec.html unchanged">UMLAL, UMLAL2 (vector)</span>:
        Unsigned multiply-add long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umlsl_advsimd_elt.html unchanged">UMLSL, UMLSL2 (by element)</span>:
        Unsigned multiply-subtract long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umlsl_advsimd_vec.html unchanged">UMLSL, UMLSL2 (vector)</span>:
        Unsigned multiply-subtract long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ummla_advsimd_vec.html unchanged">UMMLA (vector)</span>:
        Unsigned 8-bit integer matrix multiply-accumulate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umov_advsimd.html unchanged">UMOV</span>:
        Unsigned move vector element to general-purpose register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umull_advsimd_elt.html unchanged">UMULL, UMULL2 (by element)</span>:
        Unsigned multiply long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file umull_advsimd_vec.html unchanged">UMULL, UMULL2 (vector)</span>:
        Unsigned multiply long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uqadd_advsimd.html unchanged">UQADD</span>:
        Unsigned saturating add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="uqrshl_advsimd.html">UQRSHL</a></span>:
        Unsigned saturating rounding shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uqrshrn_advsimd.html unchanged">UQRSHRN, UQRSHRN2</span>:
        Unsigned saturating rounded shift right narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uqshl_advsimd_imm.html unchanged">UQSHL (immediate)</span>:
        Unsigned saturating shift left (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a></span>:
        Unsigned saturating shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uqshrn_advsimd.html unchanged">UQSHRN, UQSHRN2</span>:
        Unsigned saturating shift right narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uqsub_advsimd.html unchanged">UQSUB</span>:
        Unsigned saturating subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uqxtn_advsimd.html unchanged">UQXTN, UQXTN2</span>:
        Unsigned saturating extract narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file urecpe_advsimd.html unchanged">URECPE</span>:
        Unsigned reciprocal estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file urhadd_advsimd.html unchanged">URHADD</span>:
        Unsigned rounding halving add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="urshl_advsimd.html">URSHL</a></span>:
        Unsigned rounding shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file urshr_advsimd.html unchanged">URSHR</span>:
        Unsigned rounding shift right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ursqrte_advsimd.html unchanged">URSQRTE</span>:
        Unsigned reciprocal square root estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ursra_advsimd.html unchanged">URSRA</span>:
        Unsigned rounding shift right and accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file usdot_advsimd_elt.html unchanged">USDOT (by element)</span>:
        Dot product with unsigned and signed integers (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file usdot_advsimd_vec.html unchanged">USDOT (vector)</span>:
        Dot product with unsigned and signed integers (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ushl_advsimd.html">USHL</a></span>:
        Unsigned shift left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ushll_advsimd.html unchanged">USHLL, USHLL2</span>:
        Unsigned shift left long (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ushr_advsimd.html unchanged">USHR</span>:
        Unsigned shift right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file usmmla_advsimd_vec.html unchanged">USMMLA (vector)</span>:
        Unsigned and signed 8-bit integer matrix multiply-accumulate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file usqadd_advsimd.html unchanged">USQADD</span>:
        Unsigned saturating accumulate of signed value.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file usra_advsimd.html unchanged">USRA</span>:
        Unsigned shift right and accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file usubl_advsimd.html unchanged">USUBL, USUBL2</span>:
        Unsigned subtract long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="usubw_advsimd.html">USUBW, USUBW2</a></span>:
        Unsigned subtract wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uxtl_ushll_advsimd.html unchanged">UXTL, UXTL2</span>:
        Unsigned extend long: an alias of USHLL, USHLL2.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uzp1_advsimd.html unchanged">UZP1</span>:
        Unzip vectors (primary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file uzp2_advsimd.html unchanged">UZP2</span>:
        Unzip vectors (secondary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file xar_advsimd.html unchanged">XAR</span>:
        Exclusive-OR and rotate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file xtn_advsimd.html unchanged">XTN, XTN2</span>:
        Extract narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file zip1_advsimd.html unchanged">ZIP1</span>:
        Zip vectors (primary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file zip2_advsimd.html unchanged">ZIP2</span>:
        Zip vectors (secondary).</span></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="sveindex.html">SVE Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="mortlachindex.html">SME Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="encodingindex.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions">
        Internal version only: aarchmrs <ins>v2025-03_rel</ins><del>v2024-12_diff2</del>, pseudocode <ins>v2025-03_rel
        </ins><del>v2024-12_rel_diff_tag2      
        </del>; Build timestamp: <ins>2025-03-21T17</ins><del>2025-03-18T10</del>:<ins>41</ins><del>50</del></p><p class="copyconf">
      Copyright  <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>