(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:03:40 MDT 2018
# Start time    : Fri Jun 14 12:16:41 +07 2019
# Command line  : sds++ -Wall -O0 -g -I../src -I/home/fallinlove/Downloads/zcu102-rv-ss-2018-2/petalinux/sdk/sysroots/aarch64-xilinx-linux/usr/include -I/home/fallinlove/workspace_2018/xfOpenCV/libs/xfopencv/include -c -fmessage-length=0 -MTsrc/xf_cvt_color_accel.o -Wno-overloaded-virtual -Wno-unused-label -Wno-strict-overflow -Wno-uninitialized -Wno-unused-function -Wno-unused-variable -Wno-unknown-attributes -Wno-unused-local-typedefs -Wno-sign-compare -mstrict-align -hls-target 1 -MMD -MP -MFsrc/xf_cvt_color_accel.d -MTsrc/xf_cvt_color_accel.o -o src/xf_cvt_color_accel.o ../src/xf_cvt_color_accel.cpp -sds-hw xf::iyuv2nv12<0,6,1080,1920,1,1> xf_cvt_color_accel.cpp -files ../libs/xfopencv/include/imgproc/xf_cvt_color.hpp -clkid 0 -sds-end -sds-sys-config a53_linux -sds-proc a53_linux -sds-pf /home/fallinlove/Downloads/u96v1_avnet
# Log file      : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/reports/sds_xf_cvt_color_accel.log
# Journal file  : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/reports/sds_xf_cvt_color_accel.jou
# Report file   : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/reports/sds_xf_cvt_color_accel.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/vhls/w1_xf_iyuv2nv12/solution/syn/report/w1_xf_iyuv2nv12_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.334|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2075765|  2076846|  2075765|  2076846|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+---------+---------+----------+
        |                      |           |      Latency      |      Interval     | Pipeline |
        |       Instance       |   Module  |   min   |   max   |   min   |   max   |   Type   |
        +----------------------+-----------+---------+---------+---------+---------+----------+
        |grp_iyuv2nv12_fu_128  |iyuv2nv12  |  2075764|  2076845|  2075762|  2076842| dataflow |
        +----------------------+-----------+---------+---------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     942|   2351|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     947|   2415|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+-----------+---------+-------+-----+------+
    |grp_iyuv2nv12_fu_128  |iyuv2nv12  |        0|      0|  942|  2351|
    +----------------------+-----------+---------+-------+-----+------+
    |Total                 |           |        0|      0|  942|  2351|
    +----------------------+-----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_sync_grp_iyuv2nv12_fu_128_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_iyuv2nv12_fu_128_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|   4|           2|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |p_uv_image_data_V_write  |   9|          2|    1|          2|
    |p_y_image_data_V_write   |   9|          2|    1|          2|
    |src_u_data_V_read        |   9|          2|    1|          2|
    |src_v_data_V_read        |   9|          2|    1|          2|
    |src_y_data_V_read        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         13|    6|         13|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  2|   0|    2|          0|
    |ap_sync_reg_grp_iyuv2nv12_fu_128_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_iyuv2nv12_fu_128_ap_ready  |  1|   0|    1|          0|
    |grp_iyuv2nv12_fu_128_ap_start_reg          |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  5|   0|    5|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      w1_xf_iyuv2nv12     | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |      w1_xf_iyuv2nv12     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      w1_xf_iyuv2nv12     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      w1_xf_iyuv2nv12     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      w1_xf_iyuv2nv12     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      w1_xf_iyuv2nv12     | return value |
|src_y_allocatedFlag       |  in |    8|   ap_none  |    src_y_allocatedFlag   |    pointer   |
|src_y_rows                |  in |   32|   ap_none  |        src_y_rows        |    pointer   |
|src_y_cols                |  in |   32|   ap_none  |        src_y_cols        |    pointer   |
|src_y_size                |  in |   32|   ap_none  |        src_y_size        |    pointer   |
|src_y_data_V_dout         |  in |    8|   ap_fifo  |       src_y_data_V       |    pointer   |
|src_y_data_V_empty_n      |  in |    1|   ap_fifo  |       src_y_data_V       |    pointer   |
|src_y_data_V_read         | out |    1|   ap_fifo  |       src_y_data_V       |    pointer   |
|src_u_allocatedFlag       |  in |    8|   ap_none  |    src_u_allocatedFlag   |    pointer   |
|src_u_rows                |  in |   32|   ap_none  |        src_u_rows        |    pointer   |
|src_u_cols                |  in |   32|   ap_none  |        src_u_cols        |    pointer   |
|src_u_size                |  in |   32|   ap_none  |        src_u_size        |    pointer   |
|src_u_data_V_dout         |  in |    8|   ap_fifo  |       src_u_data_V       |    pointer   |
|src_u_data_V_empty_n      |  in |    1|   ap_fifo  |       src_u_data_V       |    pointer   |
|src_u_data_V_read         | out |    1|   ap_fifo  |       src_u_data_V       |    pointer   |
|src_v_allocatedFlag       |  in |    8|   ap_none  |    src_v_allocatedFlag   |    pointer   |
|src_v_rows                |  in |   32|   ap_none  |        src_v_rows        |    pointer   |
|src_v_cols                |  in |   32|   ap_none  |        src_v_cols        |    pointer   |
|src_v_size                |  in |   32|   ap_none  |        src_v_size        |    pointer   |
|src_v_data_V_dout         |  in |    8|   ap_fifo  |       src_v_data_V       |    pointer   |
|src_v_data_V_empty_n      |  in |    1|   ap_fifo  |       src_v_data_V       |    pointer   |
|src_v_data_V_read         | out |    1|   ap_fifo  |       src_v_data_V       |    pointer   |
|p_y_image_allocatedFlag   |  in |    8|   ap_none  |  p_y_image_allocatedFlag |    pointer   |
|p_y_image_rows            |  in |   32|   ap_none  |      p_y_image_rows      |    pointer   |
|p_y_image_cols            |  in |   32|   ap_none  |      p_y_image_cols      |    pointer   |
|p_y_image_size            |  in |   32|   ap_none  |      p_y_image_size      |    pointer   |
|p_y_image_data_V_din      | out |    8|   ap_fifo  |     p_y_image_data_V     |    pointer   |
|p_y_image_data_V_full_n   |  in |    1|   ap_fifo  |     p_y_image_data_V     |    pointer   |
|p_y_image_data_V_write    | out |    1|   ap_fifo  |     p_y_image_data_V     |    pointer   |
|p_uv_image_allocatedFlag  |  in |    8|   ap_none  | p_uv_image_allocatedFlag |    pointer   |
|p_uv_image_rows           |  in |   32|   ap_none  |      p_uv_image_rows     |    pointer   |
|p_uv_image_cols           |  in |   32|   ap_none  |      p_uv_image_cols     |    pointer   |
|p_uv_image_size           |  in |   32|   ap_none  |      p_uv_image_size     |    pointer   |
|p_uv_image_data_V_din     | out |   16|   ap_fifo  |     p_uv_image_data_V    |    pointer   |
|p_uv_image_data_V_full_n  |  in |    1|   ap_fifo  |     p_uv_image_data_V    |    pointer   |
|p_uv_image_data_V_write   | out |    1|   ap_fifo  |     p_uv_image_data_V    |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

