Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 23:04:32 2021
| Host         : DESKTOP-O8KMG5M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             168 |           71 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              55 |           33 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|  core_clk_BUFG | risc_v_inst/regs_inst/PC_reg[3][0] | risc_v_inst/SR[0]       |                2 |              5 |         2.50 |
|  core_clk_BUFG | rom_dp_inst/skip_execution_reg[0]  | risc_v_inst/SR[0]       |                8 |             16 |         2.00 |
|  core_clk_BUFG | risc_v_inst/regs_inst/E[0]         |                         |                6 |             16 |         2.67 |
|  core_clk_BUFG |                                    | rtc_inst/CNT[0]_i_1_n_1 |                5 |             17 |         3.40 |
|  n_0_239_BUFG  |                                    |                         |               20 |             32 |         1.60 |
|  core_clk_BUFG |                                    | risc_v_inst/SR[0]       |               29 |             39 |         1.34 |
|  core_clk_BUFG | risc_v_inst/regs_inst/rdw          |                         |               12 |             96 |         8.00 |
|  core_clk_BUFG |                                    |                         |               51 |            136 |         2.67 |
+----------------+------------------------------------+-------------------------+------------------+----------------+--------------+


