# vsim -gui "+altera" -l msim_transcript -do "pwm_controller_run_msim_rtl_vhdl.do" 
# Start time: 17:37:59 on Dec 18,2020
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: D:/altera/projects/pwm_control/pwm_controller.vhd(88): (vopt-3473) Component instance "/pwm_controller/b2v_comparator_inst : comparator" is not bound.
# 
# ** Warning: D:/altera/projects/pwm_control/pwm_controller.vhd(94): (vopt-3473) Component instance "/pwm_controller/b2v_frequency_counter_inst : frequency_block" is not bound.
# 
# ** Warning: D:/altera/projects/pwm_control/pwm_controller.vhd(105): (vopt-3473) Component instance "/pwm_controller/b2v_meander_inst : meandr_counter" is not bound.
# 
# ** Warning: D:/altera/projects/pwm_control/pwm_controller.vhd(110): (vopt-3473) Component instance "/pwm_controller/b2v_saw_break_inst : sawtooth_breaker" is not bound.
# 
# ** Warning: D:/altera/projects/pwm_control/pwm_controller.vhd(116): (vopt-3473) Component instance "/pwm_controller/b2v_saw_inst : sawtooth" is not bound.
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pwm_controller(bdf_type)#1
# ** Warning: (vsim-3473) Component instance "b2v_comparator_inst : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_frequency_counter_inst : frequency_block" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_meander_inst : meandr_counter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_break_inst : sawtooth_breaker" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_inst : sawtooth" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# do pwm_controller_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# 
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera ./vhdl_libs/altera 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:04 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:38:04 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:04 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:38:04 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:04 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:38:04 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:04 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:38:04 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:04 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:38:05 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:05 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:38:05 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# 
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm ./vhdl_libs/lpm 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:05 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:38:05 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:05 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:38:06 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# 
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate ./vhdl_libs/sgate 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:38:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:38:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# 
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf ./vhdl_libs/altera_mf 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:38:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:08 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:38:09 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# 
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:38:10 on Dec 18,2020
# vlog -reportprogress 300 -sv -work altera_lnsim d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# ** Error: (vlog-7) Failed to open design unit file "d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 17:38:10 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./pwm_controller_run_msim_rtl_vhdl.do line 32
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}"
add wave -position end  sim:/pwm_controller/clk_frequency
add wave -position end  sim:/pwm_controller/meander
add wave -position end  sim:/pwm_controller/PWM
add wave -position end  sim:/pwm_controller/out_frequency
add wave -position end  sim:/pwm_controller/saw
# Can't move the Now cursor.
# Causality operation skipped due to absence of debug database file
force -freeze sim:/pwm_controller/clk_frequency 1 0, 0 {10 ns} -r {20 ns}
force -freeze sim:/pwm_controller/meander 1 0, 0 {25000 ns} -r {50000 ns}
run
run
force -freeze sim:/pwm_controller/meander 1 0, 0 {25000 ns} -r {50000 ns}
# Break key hit
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# ** Warning: (vsim-3473) Component instance "b2v_comparator_inst : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_frequency_counter_inst : frequency_block" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_meander_inst : meandr_counter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_break_inst : sawtooth_breaker" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_inst : sawtooth" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# Compile of comparator.vhd was successful.
# Compile of frequency_block.vhd was successful.
# Compile of meandr_counter.vhd was successful.
# Compile of sawtooth.vhd was successful.
# Compile of sawtooth_breaker.vhd was successful.
vsim -gui +altera -l msim_transcript -do pwm_controller_run_msim_rtl_vhdl.do work.pwm_controller
# vsim 
# Start time: 17:42:31 on Dec 18,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pwm_controller(bdf_type)#1
# ** Warning: (vsim-3473) Component instance "b2v_comparator_inst : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_frequency_counter_inst : frequency_block" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_meander_inst : meandr_counter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_break_inst : sawtooth_breaker" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_inst : sawtooth" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# do pwm_controller_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# 
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera ./vhdl_libs/altera 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:34 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:42:34 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:34 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:42:34 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:34 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:42:34 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:34 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:42:34 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:35 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:42:35 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:35 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:42:35 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# 
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm ./vhdl_libs/lpm 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:35 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:42:35 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:35 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:42:36 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# 
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate ./vhdl_libs/sgate 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:36 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:42:36 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:36 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:42:37 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# 
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf ./vhdl_libs/altera_mf 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:37 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:42:37 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:37 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:42:38 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# 
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:42:39 on Dec 18,2020
# vlog -reportprogress 300 -sv -work altera_lnsim d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# ** Error: (vlog-7) Failed to open design unit file "d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 17:42:39 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./pwm_controller_run_msim_rtl_vhdl.do line 32
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}"
add wave -position end  sim:/pwm_controller/clk_frequency
add wave -position end  sim:/pwm_controller/meander
add wave -position end  sim:/pwm_controller/PWM
add wave -position end  sim:/pwm_controller/out_frequency
add wave -position end  sim:/pwm_controller/saw
force -freeze sim:/pwm_controller/clk_frequency 1 0, 0 {10 ns} -r {20 ns}
force -freeze sim:/pwm_controller/meander 1 0, 0 {25000 ns} -r {50000 ns}
run
# Compile of sawtooth_inst.vhd failed with 1 errors.
# Compile of meandr_counter_inst.vhd failed with 1 errors.
# Compile of comparator_inst.vhd failed with 1 errors.
# Compile of pwm_controller.vhd was successful.
vsim -gui +altera -l msim_transcript -do pwm_controller_run_msim_rtl_vhdl.do work.pwm_controller
# vsim 
# Start time: 17:47:47 on Dec 18,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pwm_controller(bdf_type)#1
# ** Warning: (vsim-3473) Component instance "b2v_comparator_inst : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_frequency_counter_inst : frequency_block" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_meander_inst : meandr_counter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_break_inst : sawtooth_breaker" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# ** Warning: (vsim-3473) Component instance "b2v_saw_inst : sawtooth" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller File: D:/altera/projects/pwm_control/pwm_controller.vhd
# do pwm_controller_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# 
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera ./vhdl_libs/altera 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:50 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:47:50 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:50 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:47:50 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:50 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:47:51 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:51 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:47:51 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:51 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:47:51 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:51 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:47:51 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# 
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm ./vhdl_libs/lpm 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:51 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:47:51 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:52 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:47:52 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# 
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate ./vhdl_libs/sgate 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:53 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:47:53 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:53 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:47:53 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# 
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf ./vhdl_libs/altera_mf 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:53 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:47:53 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:53 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:47:55 on Dec 18,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# 
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:47:56 on Dec 18,2020
# vlog -reportprogress 300 -sv -work altera_lnsim d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# ** Error: (vlog-7) Failed to open design unit file "d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 17:47:56 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./pwm_controller_run_msim_rtl_vhdl.do line 32
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}"
add wave -position end  sim:/pwm_controller/clk_frequency
add wave -position end  sim:/pwm_controller/meander
add wave -position end  sim:/pwm_controller/PWM
add wave -position end  sim:/pwm_controller/out_frequency
add wave -position end  sim:/pwm_controller/saw
force -freeze sim:/pwm_controller/clk_frequency 1 0, 0 {10 ns} -r {20 ns}
force -freeze sim:/pwm_controller/meander 1 0, 0 {25000 ns} -r {50000 ns}
run
# Compile of pwm_controller.vht failed with 2 errors.
# Compile of pwm_controller.vht was successful.
vsim -gui +altera -l msim_transcript -do pwm_controller_run_msim_rtl_vhdl.do work.pwm_controller_vhd_tst
# vsim 
# Start time: 17:55:01 on Dec 18,2020
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading lpm.lpm_components
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading work.pwm_controller_vhd_tst(pwm_controller_arch)#1
# Loading lpm.lpm_compare_unsigned(lpm_syn)#1
# Loading lpm.lpm_counter(lpm_syn)#1
# do pwm_controller_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# 
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera ./vhdl_libs/altera 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:06 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:55:06 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:06 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:55:06 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:06 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:55:07 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:55:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:55:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/altera/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera d:/altera/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:55:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# 
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm ./vhdl_libs/lpm 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:07 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:55:07 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {d:/altera/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:08 on Dec 18,2020
# vcom -reportprogress 300 -93 -work lpm d:/altera/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:55:08 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# 
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate ./vhdl_libs/sgate 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:08 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:55:09 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {d:/altera/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:09 on Dec 18,2020
# vcom -reportprogress 300 -93 -work sgate d:/altera/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:55:09 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# 
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf ./vhdl_libs/altera_mf 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:09 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:55:09 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {d:/altera/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:09 on Dec 18,2020
# vcom -reportprogress 300 -93 -work altera_mf d:/altera/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:55:11 on Dec 18,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# 
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying D:/altera/projects/pwm_control/simulation/modelsim/test_pwm.mpf
# vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:55:12 on Dec 18,2020
# vlog -reportprogress 300 -sv -work altera_lnsim d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# ** Error: (vlog-7) Failed to open design unit file "d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 17:55:12 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./pwm_controller_run_msim_rtl_vhdl.do line 32
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -sv -work altera_lnsim {d:/altera/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}"
add wave -position end  sim:/pwm_controller_vhd_tst/clk_frequency
add wave -position end  sim:/pwm_controller_vhd_tst/meander
add wave -position end  sim:/pwm_controller_vhd_tst/out_frequency
add wave -position end  sim:/pwm_controller_vhd_tst/saw
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller_vhd_tst/i1/b2v_saw_break_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller_vhd_tst/i1/b2v_saw_break_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 180 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 180 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 220 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 220 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 240 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 240 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 280 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 280 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 300 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 300 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 360 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 360 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 460 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 460 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 480 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 480 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 540 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 540 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 560 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 560 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 580 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 580 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 640 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 640 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 660 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 660 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 680 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 680 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 700 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 700 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 720 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 720 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 740 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 740 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 760 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 760 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 780 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 780 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 820 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 820 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 840 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 840 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 860 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 860 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 880 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 880 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 900 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 900 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 920 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 920 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 940 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 940 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 960 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 960 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 980 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 980 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1060 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1060 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1120 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1120 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1140 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1140 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1160 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1160 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1180 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1180 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1220 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1220 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1240 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1240 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1260 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1260 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1280 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1280 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1300 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1300 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1320 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1320 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1340 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1340 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1360 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1360 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1380 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1380 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1420 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1420 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1440 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1440 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1460 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1460 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1480 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1480 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1520 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1520 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1540 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1540 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1560 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1560 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1580 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1580 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1620 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1620 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1640 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1640 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1660 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1660 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1680 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1680 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1700 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1700 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1720 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1720 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1740 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1740 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1760 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1760 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1780 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1780 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1800 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1800 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1820 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1820 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1840 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1840 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1860 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1860 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1880 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1880 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1920 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1920 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1940 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1940 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1960 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1960 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1980 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1980 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 us  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 us  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2020 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2020 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2040 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2040 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2060 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2060 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2080 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2080 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2100 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2100 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2120 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2120 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2140 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2140 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2160 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2160 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2180 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2180 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2200 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2200 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2220 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2220 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2240 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2240 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2260 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2260 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2280 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2280 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2300 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2320 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2320 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2340 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2340 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2360 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2360 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2380 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2380 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2400 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2400 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2420 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2420 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2440 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2440 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2460 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2460 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2480 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2480 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2500 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2500 ns  Iteration: 4  Instance: /pwm_controller_vhd_tst/i1/b2v_comparator_inst/LPM_COMPARE_component/L1/U1
