<p> </p><p>Attendees:</p><p><a class="confluence-userlink user-mention" data-account-id="624b36b8ed4d6b0070161ed9" href="https://arterisip.atlassian.net/wiki/people/624b36b8ed4d6b0070161ed9?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Kruckemyer (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>Reads<ul><li>Do not allocate BTT data for read hit with no dependencies. </li><li>Allocate BTT data entry for read hit if the transaction has dependencies.</li><li>Allocate BTT data entry on all read misses<ul><li>Need to wait for STR response (state and error info)</li><li>decouple SFI and AXI.R (assumption: NOC dependencies between AXI.R and SFI) </li></ul></li><li>Do the fill and then STRrsp as soon as the DTRreq and STRreq are received. Response data comes out of BTT data. (SNPs are not sent by DCE until it receives STRresp for the fill)<br/><br/></li></ul></li><li>Writes<ul><li>Do not allocate BTT data for write hit irrespective of dependencies<ul><li>BTT Ctrl entry will need to be allocated in case of dependencies to issue proper response<ul><li>should distinguish between multi line and same AXID </li></ul></li></ul></li><li>Allocate BTT data for all write hit upgrade <ul><li>do not want to clobber the cache. </li></ul></li><li>Allocate BTT data for Write miss allocate partial <ul><li>Can avoid this if we can justify separation of byte-enable storage</li></ul></li><li>Allocate BTT data for write miss allocate full <ul><li>Keep things simple minimal advantage of optimizing this case. </li></ul></li><li>Allocate BTT data for all Write miss no-allocate irrespective of dependencies<ul><li>Should de-allocate BTT data ASAP (when DTW is sent)<br/><br/></li></ul></li></ul></li><li>Bypass path from SFI to AXI.R for transactions with no dependencies used when STR is received before DTR (might remove this if it simplifies the design) <br/><br/></li></ul><ul><li>Change CCP fill interface to do tag and data independently (AI <a class="confluence-userlink user-mention" data-account-id="624b36c77a3f9e006ab52f3c" href="https://arterisip.atlassian.net/wiki/people/624b36c77a3f9e006ab52f3c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Parimal Gaikwad (Deactivated)</a>)<ul><li>data has a done signal, tag update completes in p2</li><li>Need this to avoid  RMW at BTT data<br/><br/></li></ul></li></ul><ul><li>Separation of byte enables is advantages, analyze this and enumerate all cases (AI <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a>)</li><li>Future feature BTT allocation on beat basis </li></ul><p> </p><p> </p>