///Register `VCTR56` reader
pub type R = crate::R<VCTR56rs>;
///Register `VCTR56` writer
pub type W = crate::W<VCTR56rs>;
///Field `B1792` reader - B1792
pub type B1792_R = crate::BitReader;
///Field `B1792` writer - B1792
pub type B1792_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1793` reader - B1793
pub type B1793_R = crate::BitReader;
///Field `B1793` writer - B1793
pub type B1793_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1794` reader - B1794
pub type B1794_R = crate::BitReader;
///Field `B1794` writer - B1794
pub type B1794_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1795` reader - B1795
pub type B1795_R = crate::BitReader;
///Field `B1795` writer - B1795
pub type B1795_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1796` reader - B1796
pub type B1796_R = crate::BitReader;
///Field `B1796` writer - B1796
pub type B1796_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1797` reader - B1797
pub type B1797_R = crate::BitReader;
///Field `B1797` writer - B1797
pub type B1797_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1798` reader - B1798
pub type B1798_R = crate::BitReader;
///Field `B1798` writer - B1798
pub type B1798_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1799` reader - B1799
pub type B1799_R = crate::BitReader;
///Field `B1799` writer - B1799
pub type B1799_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1800` reader - B1800
pub type B1800_R = crate::BitReader;
///Field `B1800` writer - B1800
pub type B1800_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1801` reader - B1801
pub type B1801_R = crate::BitReader;
///Field `B1801` writer - B1801
pub type B1801_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1802` reader - B1802
pub type B1802_R = crate::BitReader;
///Field `B1802` writer - B1802
pub type B1802_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1803` reader - B1803
pub type B1803_R = crate::BitReader;
///Field `B1803` writer - B1803
pub type B1803_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1804` reader - B1804
pub type B1804_R = crate::BitReader;
///Field `B1804` writer - B1804
pub type B1804_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1805` reader - B1805
pub type B1805_R = crate::BitReader;
///Field `B1805` writer - B1805
pub type B1805_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1806` reader - B1806
pub type B1806_R = crate::BitReader;
///Field `B1806` writer - B1806
pub type B1806_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1807` reader - B1807
pub type B1807_R = crate::BitReader;
///Field `B1807` writer - B1807
pub type B1807_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1808` reader - B1808
pub type B1808_R = crate::BitReader;
///Field `B1808` writer - B1808
pub type B1808_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1809` reader - B1809
pub type B1809_R = crate::BitReader;
///Field `B1809` writer - B1809
pub type B1809_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1810` reader - B1810
pub type B1810_R = crate::BitReader;
///Field `B1810` writer - B1810
pub type B1810_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1811` reader - B1811
pub type B1811_R = crate::BitReader;
///Field `B1811` writer - B1811
pub type B1811_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1812` reader - B1812
pub type B1812_R = crate::BitReader;
///Field `B1812` writer - B1812
pub type B1812_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1813` reader - B1813
pub type B1813_R = crate::BitReader;
///Field `B1813` writer - B1813
pub type B1813_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1814` reader - B1814
pub type B1814_R = crate::BitReader;
///Field `B1814` writer - B1814
pub type B1814_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1815` reader - B1815
pub type B1815_R = crate::BitReader;
///Field `B1815` writer - B1815
pub type B1815_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1816` reader - B1816
pub type B1816_R = crate::BitReader;
///Field `B1816` writer - B1816
pub type B1816_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1817` reader - B1817
pub type B1817_R = crate::BitReader;
///Field `B1817` writer - B1817
pub type B1817_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1818` reader - B1818
pub type B1818_R = crate::BitReader;
///Field `B1818` writer - B1818
pub type B1818_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1819` reader - B1819
pub type B1819_R = crate::BitReader;
///Field `B1819` writer - B1819
pub type B1819_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1820` reader - B1820
pub type B1820_R = crate::BitReader;
///Field `B1820` writer - B1820
pub type B1820_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1821` reader - B1821
pub type B1821_R = crate::BitReader;
///Field `B1821` writer - B1821
pub type B1821_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1822` reader - B1822
pub type B1822_R = crate::BitReader;
///Field `B1822` writer - B1822
pub type B1822_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1823` reader - B1823
pub type B1823_R = crate::BitReader;
///Field `B1823` writer - B1823
pub type B1823_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B1792
    #[inline(always)]
    pub fn b1792(&self) -> B1792_R {
        B1792_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B1793
    #[inline(always)]
    pub fn b1793(&self) -> B1793_R {
        B1793_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B1794
    #[inline(always)]
    pub fn b1794(&self) -> B1794_R {
        B1794_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B1795
    #[inline(always)]
    pub fn b1795(&self) -> B1795_R {
        B1795_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B1796
    #[inline(always)]
    pub fn b1796(&self) -> B1796_R {
        B1796_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B1797
    #[inline(always)]
    pub fn b1797(&self) -> B1797_R {
        B1797_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B1798
    #[inline(always)]
    pub fn b1798(&self) -> B1798_R {
        B1798_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B1799
    #[inline(always)]
    pub fn b1799(&self) -> B1799_R {
        B1799_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B1800
    #[inline(always)]
    pub fn b1800(&self) -> B1800_R {
        B1800_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B1801
    #[inline(always)]
    pub fn b1801(&self) -> B1801_R {
        B1801_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B1802
    #[inline(always)]
    pub fn b1802(&self) -> B1802_R {
        B1802_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B1803
    #[inline(always)]
    pub fn b1803(&self) -> B1803_R {
        B1803_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B1804
    #[inline(always)]
    pub fn b1804(&self) -> B1804_R {
        B1804_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B1805
    #[inline(always)]
    pub fn b1805(&self) -> B1805_R {
        B1805_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B1806
    #[inline(always)]
    pub fn b1806(&self) -> B1806_R {
        B1806_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B1807
    #[inline(always)]
    pub fn b1807(&self) -> B1807_R {
        B1807_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B1808
    #[inline(always)]
    pub fn b1808(&self) -> B1808_R {
        B1808_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B1809
    #[inline(always)]
    pub fn b1809(&self) -> B1809_R {
        B1809_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B1810
    #[inline(always)]
    pub fn b1810(&self) -> B1810_R {
        B1810_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B1811
    #[inline(always)]
    pub fn b1811(&self) -> B1811_R {
        B1811_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B1812
    #[inline(always)]
    pub fn b1812(&self) -> B1812_R {
        B1812_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B1813
    #[inline(always)]
    pub fn b1813(&self) -> B1813_R {
        B1813_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B1814
    #[inline(always)]
    pub fn b1814(&self) -> B1814_R {
        B1814_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B1815
    #[inline(always)]
    pub fn b1815(&self) -> B1815_R {
        B1815_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B1816
    #[inline(always)]
    pub fn b1816(&self) -> B1816_R {
        B1816_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B1817
    #[inline(always)]
    pub fn b1817(&self) -> B1817_R {
        B1817_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B1818
    #[inline(always)]
    pub fn b1818(&self) -> B1818_R {
        B1818_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B1819
    #[inline(always)]
    pub fn b1819(&self) -> B1819_R {
        B1819_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B1820
    #[inline(always)]
    pub fn b1820(&self) -> B1820_R {
        B1820_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B1821
    #[inline(always)]
    pub fn b1821(&self) -> B1821_R {
        B1821_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B1822
    #[inline(always)]
    pub fn b1822(&self) -> B1822_R {
        B1822_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B1823
    #[inline(always)]
    pub fn b1823(&self) -> B1823_R {
        B1823_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR56")
            .field("b1792", &self.b1792())
            .field("b1793", &self.b1793())
            .field("b1794", &self.b1794())
            .field("b1795", &self.b1795())
            .field("b1796", &self.b1796())
            .field("b1797", &self.b1797())
            .field("b1798", &self.b1798())
            .field("b1799", &self.b1799())
            .field("b1800", &self.b1800())
            .field("b1801", &self.b1801())
            .field("b1802", &self.b1802())
            .field("b1803", &self.b1803())
            .field("b1804", &self.b1804())
            .field("b1805", &self.b1805())
            .field("b1806", &self.b1806())
            .field("b1807", &self.b1807())
            .field("b1808", &self.b1808())
            .field("b1809", &self.b1809())
            .field("b1810", &self.b1810())
            .field("b1811", &self.b1811())
            .field("b1812", &self.b1812())
            .field("b1813", &self.b1813())
            .field("b1814", &self.b1814())
            .field("b1815", &self.b1815())
            .field("b1816", &self.b1816())
            .field("b1817", &self.b1817())
            .field("b1818", &self.b1818())
            .field("b1819", &self.b1819())
            .field("b1820", &self.b1820())
            .field("b1821", &self.b1821())
            .field("b1822", &self.b1822())
            .field("b1823", &self.b1823())
            .finish()
    }
}
impl W {
    ///Bit 0 - B1792
    #[inline(always)]
    pub fn b1792(&mut self) -> B1792_W<VCTR56rs> {
        B1792_W::new(self, 0)
    }
    ///Bit 1 - B1793
    #[inline(always)]
    pub fn b1793(&mut self) -> B1793_W<VCTR56rs> {
        B1793_W::new(self, 1)
    }
    ///Bit 2 - B1794
    #[inline(always)]
    pub fn b1794(&mut self) -> B1794_W<VCTR56rs> {
        B1794_W::new(self, 2)
    }
    ///Bit 3 - B1795
    #[inline(always)]
    pub fn b1795(&mut self) -> B1795_W<VCTR56rs> {
        B1795_W::new(self, 3)
    }
    ///Bit 4 - B1796
    #[inline(always)]
    pub fn b1796(&mut self) -> B1796_W<VCTR56rs> {
        B1796_W::new(self, 4)
    }
    ///Bit 5 - B1797
    #[inline(always)]
    pub fn b1797(&mut self) -> B1797_W<VCTR56rs> {
        B1797_W::new(self, 5)
    }
    ///Bit 6 - B1798
    #[inline(always)]
    pub fn b1798(&mut self) -> B1798_W<VCTR56rs> {
        B1798_W::new(self, 6)
    }
    ///Bit 7 - B1799
    #[inline(always)]
    pub fn b1799(&mut self) -> B1799_W<VCTR56rs> {
        B1799_W::new(self, 7)
    }
    ///Bit 8 - B1800
    #[inline(always)]
    pub fn b1800(&mut self) -> B1800_W<VCTR56rs> {
        B1800_W::new(self, 8)
    }
    ///Bit 9 - B1801
    #[inline(always)]
    pub fn b1801(&mut self) -> B1801_W<VCTR56rs> {
        B1801_W::new(self, 9)
    }
    ///Bit 10 - B1802
    #[inline(always)]
    pub fn b1802(&mut self) -> B1802_W<VCTR56rs> {
        B1802_W::new(self, 10)
    }
    ///Bit 11 - B1803
    #[inline(always)]
    pub fn b1803(&mut self) -> B1803_W<VCTR56rs> {
        B1803_W::new(self, 11)
    }
    ///Bit 12 - B1804
    #[inline(always)]
    pub fn b1804(&mut self) -> B1804_W<VCTR56rs> {
        B1804_W::new(self, 12)
    }
    ///Bit 13 - B1805
    #[inline(always)]
    pub fn b1805(&mut self) -> B1805_W<VCTR56rs> {
        B1805_W::new(self, 13)
    }
    ///Bit 14 - B1806
    #[inline(always)]
    pub fn b1806(&mut self) -> B1806_W<VCTR56rs> {
        B1806_W::new(self, 14)
    }
    ///Bit 15 - B1807
    #[inline(always)]
    pub fn b1807(&mut self) -> B1807_W<VCTR56rs> {
        B1807_W::new(self, 15)
    }
    ///Bit 16 - B1808
    #[inline(always)]
    pub fn b1808(&mut self) -> B1808_W<VCTR56rs> {
        B1808_W::new(self, 16)
    }
    ///Bit 17 - B1809
    #[inline(always)]
    pub fn b1809(&mut self) -> B1809_W<VCTR56rs> {
        B1809_W::new(self, 17)
    }
    ///Bit 18 - B1810
    #[inline(always)]
    pub fn b1810(&mut self) -> B1810_W<VCTR56rs> {
        B1810_W::new(self, 18)
    }
    ///Bit 19 - B1811
    #[inline(always)]
    pub fn b1811(&mut self) -> B1811_W<VCTR56rs> {
        B1811_W::new(self, 19)
    }
    ///Bit 20 - B1812
    #[inline(always)]
    pub fn b1812(&mut self) -> B1812_W<VCTR56rs> {
        B1812_W::new(self, 20)
    }
    ///Bit 21 - B1813
    #[inline(always)]
    pub fn b1813(&mut self) -> B1813_W<VCTR56rs> {
        B1813_W::new(self, 21)
    }
    ///Bit 22 - B1814
    #[inline(always)]
    pub fn b1814(&mut self) -> B1814_W<VCTR56rs> {
        B1814_W::new(self, 22)
    }
    ///Bit 23 - B1815
    #[inline(always)]
    pub fn b1815(&mut self) -> B1815_W<VCTR56rs> {
        B1815_W::new(self, 23)
    }
    ///Bit 24 - B1816
    #[inline(always)]
    pub fn b1816(&mut self) -> B1816_W<VCTR56rs> {
        B1816_W::new(self, 24)
    }
    ///Bit 25 - B1817
    #[inline(always)]
    pub fn b1817(&mut self) -> B1817_W<VCTR56rs> {
        B1817_W::new(self, 25)
    }
    ///Bit 26 - B1818
    #[inline(always)]
    pub fn b1818(&mut self) -> B1818_W<VCTR56rs> {
        B1818_W::new(self, 26)
    }
    ///Bit 27 - B1819
    #[inline(always)]
    pub fn b1819(&mut self) -> B1819_W<VCTR56rs> {
        B1819_W::new(self, 27)
    }
    ///Bit 28 - B1820
    #[inline(always)]
    pub fn b1820(&mut self) -> B1820_W<VCTR56rs> {
        B1820_W::new(self, 28)
    }
    ///Bit 29 - B1821
    #[inline(always)]
    pub fn b1821(&mut self) -> B1821_W<VCTR56rs> {
        B1821_W::new(self, 29)
    }
    ///Bit 30 - B1822
    #[inline(always)]
    pub fn b1822(&mut self) -> B1822_W<VCTR56rs> {
        B1822_W::new(self, 30)
    }
    ///Bit 31 - B1823
    #[inline(always)]
    pub fn b1823(&mut self) -> B1823_W<VCTR56rs> {
        B1823_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr56::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr56::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR56)*/
pub struct VCTR56rs;
impl crate::RegisterSpec for VCTR56rs {
    type Ux = u32;
}
///`read()` method returns [`vctr56::R`](R) reader structure
impl crate::Readable for VCTR56rs {}
///`write(|w| ..)` method takes [`vctr56::W`](W) writer structure
impl crate::Writable for VCTR56rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR56 to value 0xffff_ffff
impl crate::Resettable for VCTR56rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
