// Seed: 2174828501
module module_0;
  wand id_1 = ~|1, id_2 = -1 - 1'b0;
  assign id_1 = -1'd0;
  assign id_1 = id_2;
  logic id_3 = 1'b0;
  assign module_1.id_2 = 0;
  wire [1 : -1] id_4 = id_2, id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout supply0 id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  bufif0 primCall (id_2, id_3, id_4);
endmodule
module module_2 (
    output wire id_0,
    output tri id_1,
    input supply1 id_2
);
  logic id_4;
  module_0 modCall_1 ();
endmodule
