/*
 * PROJECT:     FreeLoader
 * LICENSE:     GPL-2.0-or-later (https://spdx.org/licenses/GPL-2.0-or-later)
 * PURPOSE:     ARM64 Generic Timer support - Based on U-Boot patterns
 * COPYRIGHT:   Copyright 2024 Ahmed ARIF (contact@eotics.com)
 */

#include <freeldr.h>
#include <arch/arm64/arm64.h>
#include <debug.h>
#include <limits.h>
#ifdef UEFIBOOT
#include <uefildr.h>
#endif

DBG_DEFAULT_CHANNEL(WARNING);

/* Generic Timer register definitions */
#define CNTKCTL_EL1_EL0PCTEN    (1ULL << 0)  /* EL0 physical counter access */
#define CNTKCTL_EL1_EL0VCTEN    (1ULL << 1)  /* EL0 virtual counter access */
#define CNTKCTL_EL1_EL0VTEN     (1ULL << 8)  /* EL0 virtual timer access */
#define CNTKCTL_EL1_EL0PTEN     (1ULL << 9)  /* EL0 physical timer access */

/* Timer control bits */
#define CNTV_CTL_ENABLE         (1ULL << 0)  /* Timer enable */
#define CNTV_CTL_IMASK          (1ULL << 1)  /* Interrupt mask */
#define CNTV_CTL_ISTATUS        (1ULL << 2)  /* Interrupt status */

#define CNTP_CTL_ENABLE         (1ULL << 0)  /* Timer enable */
#define CNTP_CTL_IMASK          (1ULL << 1)  /* Interrupt mask */
#define CNTP_CTL_ISTATUS        (1ULL << 2)  /* Interrupt status */

/* Global timer state */
static ULONGLONG timer_frequency = 0;
static BOOLEAN timer_initialized = FALSE;

/* Workaround flags for known timer erratas */
static BOOLEAN fsl_erratum_a008585 = FALSE;
#ifndef UEFIBOOT
static BOOLEAN sunxi_a64_erratum = FALSE;
#endif

/* Get timer frequency */
ULONGLONG Arm64GetTimerFrequency(VOID)
{
    /*
     * cntfrq_el0 is readable from EL0 on all compliant ARM64 implementations.
     * The UEFI firmware must configure CNTKCTL_EL1.EL0PCTEN to allow EL0
     * access to the physical counter. This is required by UEFI spec since
     * boot services use the timer.
     *
     * Reading cntfrq_el0 should NOT trap on compliant firmware, even during
     * Boot Services. We previously used a hardcoded default which caused
     * timestamp calculations to be incorrect.
     */
    ULONGLONG cntfrq;
    __asm__ volatile("mrs %0, cntfrq_el0" : "=r" (cntfrq));

    /* Sanity check: if frequency is 0, use a reasonable default */
    if (cntfrq == 0)
    {
        /* Most ARM64 systems use 24MHz or 19.2MHz */
        cntfrq = 24000000ULL;
    }

    return cntfrq;
}

/* Read counter with errata workarounds - Based on U-Boot */
static ULONGLONG timer_read_counter_safe(VOID)
{
    ULONGLONG cntpct;
#ifndef UEFIBOOT
    ULONGLONG temp;
#endif

    /*
     * cntpct_el0 is the physical counter and should be readable from EL0
     * on compliant UEFI firmware. The firmware must set CNTKCTL_EL1.EL0PCTEN
     * to allow this access. Reading cntpct_el0 should NOT trap.
     *
     * Previously we used a fake incrementing counter under UEFIBOOT which
     * caused timestamp values to be zero/invalid when the kernel started.
     * This broke timing-dependent code.
     *
     * The erratum workarounds below are applied when the CPU is known to
     * have timing counter issues. Under UEFI boot, we skip the errata
     * detection (which requires MIDR access that may trap) but still do
     * a standard read which is safe on most platforms.
     */

#ifdef UEFIBOOT
    /* Under UEFI: simple read without errata workarounds */
    /* Most modern ARM64 SoCs don't need the errata workarounds */
    __asm__ volatile("isb");
    __asm__ volatile("mrs %0, cntpct_el0" : "=r" (cntpct));
    return cntpct;
#else
    /* Non-UEFI path with errata workarounds */
    if (fsl_erratum_a008585) {
        /*
         * FSL erratum A-008585: ARM generic timer counter has the
         * potential to contain an erroneous value for a small number
         * of core clock cycles every time the timer value changes.
         * Workaround: Read twice and only return when values match.
         */
        __asm__ volatile("isb");
        __asm__ volatile("mrs %0, cntpct_el0" : "=r" (cntpct));
        __asm__ volatile("mrs %0, cntpct_el0" : "=r" (temp));
        while (temp != cntpct) {
            __asm__ volatile("mrs %0, cntpct_el0" : "=r" (cntpct));
            __asm__ volatile("mrs %0, cntpct_el0" : "=r" (temp));
        }
        return cntpct;
    } else if (sunxi_a64_erratum) {
        /*
         * Sunxi A64 erratum: Sometimes flips lower 11 bits of counter
         * to all 0's or all 1's. Workaround: Check and discard these values.
         */
        do {
            __asm__ volatile("isb");
            __asm__ volatile("mrs %0, cntpct_el0" : "=r" (cntpct));
        } while ((cntpct & 0x7FF) == 0x7FF || (cntpct & 0x7FF) == 0x000);
        return cntpct;
    } else {
        /* Standard read */
        __asm__ volatile("isb");
        __asm__ volatile("mrs %0, cntpct_el0" : "=r" (cntpct));
        return cntpct;
    }
#endif
}

/* Initialize ARM64 Generic Timer */
VOID Arm64InitializeTimer(VOID)
{
    ULONGLONG cntkctl;
#ifndef UEFIBOOT
    ULONGLONG midr;
#endif

    if (timer_initialized)
        return;

    /* Avoid emitting TRACE during UEFI early boot to prevent recursion */
#if !defined(UEFIBOOT)
    TRACE("ARM64: Initializing Generic Timer\n");
#endif

    /* Get timer frequency */
    timer_frequency = Arm64GetTimerFrequency();
    if (timer_frequency == 0) {
        WARN("ARM64: Timer frequency is 0, using default 24MHz\n");
        timer_frequency = 24000000;  /* Default fallback */
    }

#if !defined(UEFIBOOT)
    TRACE("ARM64: Timer frequency: %llu Hz\n", timer_frequency);
#endif

#ifndef UEFIBOOT
    /* Check for known timer erratas based on CPU ID */
    midr = ARM64_READ_SYSREG(midr_el1);

    /* Simple detection for common errata-prone cores */
    {
        ULONG implementer = (ULONG)((midr >> 24) & 0xFF);
        ULONG part_num = (ULONG)((midr >> 4) & 0xFFF);
        ULONG rev = (ULONG)(midr & 0xF);
        if (implementer == 0x41) /* ARM */
        {
            if (part_num == 0xD07 || part_num == 0xD03)
            {
                /* Cortex-A57/A53 family: enable safe counter read
                   (FSL erratum A-008585 family of issues). */
                fsl_erratum_a008585 = TRUE;
                TRACE("ARM64: Workaround enabled for timer counter safety (A57/A53, rev=%lu)\n", rev);
            }
        }
    }
#else
    /* Under UEFI, skip CPU detection to avoid system register traps */
    /* Use conservative defaults for safety */
    fsl_erratum_a008585 = TRUE; /* Enable safe counter read by default under UEFI */
    /* No TRACE here under UEFI to avoid recursion */
#endif
    
#ifndef UEFIBOOT
    /* Enable timer access for lower exception levels if needed */
    cntkctl = ARM64_READ_SYSREG(cntkctl_el1);
    cntkctl |= CNTKCTL_EL1_EL0PCTEN | CNTKCTL_EL1_EL0VCTEN;
    ARM64_WRITE_SYSREG(cntkctl_el1, cntkctl);

    /* Disable virtual timer (we'll use physical timer) */
    ARM64_WRITE_SYSREG(cntv_ctl_el0, CNTV_CTL_IMASK);

    /* Disable physical timer initially */
    ARM64_WRITE_SYSREG(cntp_ctl_el0, CNTP_CTL_IMASK);
#else
    /* Under UEFI, skip timer control register writes to avoid traps */
    /* UEFI firmware has already configured timer access appropriately */
    /* No TRACE here under UEFI to avoid recursion */
    (void)cntkctl; /* Avoid unused variable warning */
#endif
    
    ARM64_ISB();
    
    timer_initialized = TRUE;
    
#if !defined(UEFIBOOT)
    TRACE("ARM64: Generic Timer initialized\n");
#endif
}

/* Get current timer counter value */
ULONGLONG Arm64GetTimerCount(VOID)
{
    if (!timer_initialized) {
        Arm64InitializeTimer();
    }
    
    return timer_read_counter_safe();
}

/* Get timer frequency */
ULONGLONG Arm64GetTimerFreq(VOID)
{
    if (!timer_initialized) {
        Arm64InitializeTimer();
    }
    
    return timer_frequency;
}

/* Convert timer ticks to microseconds */
ULONGLONG Arm64TimerTicksToMicroseconds(ULONGLONG ticks)
{
    if (!timer_initialized || timer_frequency == 0) {
        return 0;
    }
    
    /* Avoid overflow in calculation */
    if (ticks > (ULLONG_MAX / 1000000ULL)) {
        return (ticks / timer_frequency) * 1000000ULL;
    } else {
        return (ticks * 1000000ULL) / timer_frequency;
    }
}

/* Convert microseconds to timer ticks */
ULONGLONG Arm64MicrosecondsToTimerTicks(ULONGLONG microseconds)
{
    if (!timer_initialized || timer_frequency == 0) {
        return 0;
    }
    
    /* Avoid overflow in calculation */
    if (microseconds > (ULLONG_MAX / timer_frequency)) {
        return (microseconds / 1000000ULL) * timer_frequency;
    } else {
        return (microseconds * timer_frequency) / 1000000ULL;
    }
}

/* Delay for specified microseconds */
VOID Arm64DelayMicroseconds(ULONG microseconds)
{
    ULONGLONG start_count, target_ticks;
    
    if (!timer_initialized) {
        Arm64InitializeTimer();
    }
    
    start_count = Arm64GetTimerCount();
    target_ticks = Arm64MicrosecondsToTimerTicks(microseconds);
    
    while ((Arm64GetTimerCount() - start_count) < target_ticks) {
        /* Busy wait */
        __asm__ volatile("nop");
    }
}

/* Get elapsed time since boot in microseconds */
ULONGLONG Arm64GetElapsedMicroseconds(VOID)
{
    ULONGLONG current_count;
    
    if (!timer_initialized) {
        return 0;
    }
    
    current_count = Arm64GetTimerCount();
    return Arm64TimerTicksToMicroseconds(current_count);
}

/* Set up a one-shot timer interrupt (if supported) */
BOOLEAN Arm64SetTimerInterrupt(ULONGLONG microseconds)
{
    ULONGLONG current_count, target_count;
    ULONGLONG cntp_ctl;
    
    if (!timer_initialized) {
        Arm64InitializeTimer();
    }
    
    current_count = Arm64GetTimerCount();
    target_count = current_count + Arm64MicrosecondsToTimerTicks(microseconds);
    
    /* Set compare value */
    ARM64_WRITE_SYSREG(cntp_cval_el0, target_count);
    
    /* Enable timer with interrupt unmasked */
    cntp_ctl = CNTP_CTL_ENABLE;  /* Enable, interrupt unmasked */
    ARM64_WRITE_SYSREG(cntp_ctl_el0, cntp_ctl);
    
    ARM64_ISB();
    
    TRACE("ARM64: Timer interrupt set for %llu us\n", microseconds);
    return TRUE;
}

/* Disable timer interrupt */
VOID Arm64DisableTimerInterrupt(VOID)
{
    if (!timer_initialized) {
        return;
    }
    
    /* Disable and mask timer interrupt */
    ARM64_WRITE_SYSREG(cntp_ctl_el0, CNTP_CTL_IMASK);
    ARM64_ISB();
}

/* Check if timer interrupt is pending */
BOOLEAN Arm64IsTimerInterruptPending(VOID)
{
    ULONGLONG cntp_ctl;
    
    if (!timer_initialized) {
        return FALSE;
    }
    
    cntp_ctl = ARM64_READ_SYSREG(cntp_ctl_el0);
    return (cntp_ctl & CNTP_CTL_ISTATUS) != 0;
}

/* Handle timer interrupt */
VOID Arm64HandleTimerInterrupt(VOID)
{
    if (!timer_initialized) {
        return;
    }
    
    /* Disable timer to clear interrupt */
    ARM64_WRITE_SYSREG(cntp_ctl_el0, CNTP_CTL_IMASK);
    ARM64_ISB();
    
    TRACE("ARM64: Timer interrupt handled\n");
}

/* Get system time in a simple format for boot loader use */
ULONG Arm64GetSystemTime(VOID)
{
    ULONGLONG microseconds;
    
    if (!timer_initialized) {
        Arm64InitializeTimer();
    }
    
    microseconds = Arm64GetElapsedMicroseconds();
    
    /* Return time in milliseconds, truncated to 32-bit */
    return (ULONG)(microseconds / 1000ULL);
}

/* Simple performance counter for profiling */
ULONGLONG Arm64ReadPerformanceCounter(VOID)
{
    return Arm64GetTimerCount();
}

/* Get performance counter frequency */
ULONGLONG Arm64GetPerformanceFrequency(VOID)
{
    return Arm64GetTimerFreq();
}
