--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: tri_mode_eth_mac_v5_5.vhd
-- /___/   /\     Timestamp: Tue Sep 11 10:18:39 2018
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl /home/stefano/Code/firmware/gcu_firm/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_5.ngc /home/stefano/Code/firmware/gcu_firm/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_5.vhd 
-- Device	: 7k325tfbg900-1
-- Input file	: /home/stefano/Code/firmware/gcu_firm/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_5.ngc
-- Output file	: /home/stefano/Code/firmware/gcu_firm/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_5.vhd
-- # of Entities	: 1
-- Design Name	: tri_mode_eth_mac_v5_5
-- Xilinx	: /home/stefano/xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity tri_mode_eth_mac_v5_5 is
  port (
    glbl_rstn : in STD_LOGIC := 'X'; 
    rx_axi_rstn : in STD_LOGIC := 'X'; 
    tx_axi_rstn : in STD_LOGIC := 'X'; 
    rx_axi_clk : in STD_LOGIC := 'X'; 
    rx_enable : in STD_LOGIC := 'X'; 
    tx_axi_clk : in STD_LOGIC := 'X'; 
    tx_axis_mac_tvalid : in STD_LOGIC := 'X'; 
    tx_axis_mac_tlast : in STD_LOGIC := 'X'; 
    tx_enable : in STD_LOGIC := 'X'; 
    pause_req : in STD_LOGIC := 'X'; 
    gmii_tx_clken : in STD_LOGIC := 'X'; 
    gmii_rx_dv : in STD_LOGIC := 'X'; 
    gmii_rx_er : in STD_LOGIC := 'X'; 
    rx_reset_out : out STD_LOGIC; 
    rx_axis_mac_tvalid : out STD_LOGIC; 
    rx_axis_mac_tlast : out STD_LOGIC; 
    rx_axis_mac_tuser : out STD_LOGIC; 
    rx_statistics_valid : out STD_LOGIC; 
    tx_reset_out : out STD_LOGIC; 
    tx_axis_mac_tready : out STD_LOGIC; 
    tx_statistics_valid : out STD_LOGIC; 
    speed_is_100 : out STD_LOGIC; 
    speed_is_10_100 : out STD_LOGIC; 
    gmii_tx_en : out STD_LOGIC; 
    gmii_tx_er : out STD_LOGIC; 
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    tx_axis_mac_tuser : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    gmii_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    rx_mac_config_vector : in STD_LOGIC_VECTOR ( 79 downto 0 ); 
    tx_mac_config_vector : in STD_LOGIC_VECTOR ( 79 downto 0 ); 
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 ); 
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    gmii_txd : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end tri_mode_eth_mac_v5_5;

architecture STRUCTURE of tri_mode_eth_mac_v5_5 is
  signal NlwRenamedSig_OI_tx_statistics_vector_31_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_30_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_20_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_axis_mac_tready : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSignal_speed_is_100 : STD_LOGIC; 
  signal NlwRenamedSig_OI_speed_is_10_100 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311_2476 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift7_2475 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift6_2474 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift5_2473 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift4_2472 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift3_2471 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift2_2470 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift1_2469 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT211_2468 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5_2467 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4_2466 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3_2465 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2_2464 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1_2463 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_2462 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131_2461 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_2460 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT21_2459 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_REG6_OUT2_2458 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N272 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N271 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N270 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N269 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N268 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N267 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N266 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N265 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N264 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N263 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N262 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N261 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N260 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N259 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N257 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N255 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N253 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N251 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N249 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N247 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N245 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N243 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N241 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N239 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N237 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N235 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N233 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N229 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N227 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N225 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N221 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N213 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N205 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N203 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N197 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N195 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2421 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N191 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N189 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N188 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N186 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_2416 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N184 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N182 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N178 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1_2412 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2411 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2410 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2409 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2408 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2407 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2406 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2405 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2404 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2403 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_2402 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_2401 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1_2400 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_2399 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2398 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2397 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2396 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_rstpot1_2395 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_2394 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2393 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_rstpot1_2392 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_rstpot1_2391 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_2390 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_2389 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2388 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tlast_rstpot_2387 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot_2386 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_2385 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot_2384 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot_2383 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_rstpot_2382 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_rstpot_2381 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_2380 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_2379 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_2378 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_2377 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_2376 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2375 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_2374 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_2373 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_rstpot_2372 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_rstpot_2371 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_rstpot_2370 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_rstpot_2369 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot_2368 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_rstpot_2367 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_rstpot_2366 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_rstpot_2365 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_2364 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_rstpot_2363 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_2362 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_2361 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_rstpot_2360 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_2359 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_2358 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_2357 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_2356 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_2355 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_2354 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_2353 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_2352 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt_2351 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt_2350 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_2349 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_2348 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_2347 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_2346 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_2345 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_2344 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_2343 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_2342 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_2341 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_2340 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_2339 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_2338 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_2337 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_2336 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_2335 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_2334 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_2333 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_2332 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_2331 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_2330 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_2329 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_2328 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_2327 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2326 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2325 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2324 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2323 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2322 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2321 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2320 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2319 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2318 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2317 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2316 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2315 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2314 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2313 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2312 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2311 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2310 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2309 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2308 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2307 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2306 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2305 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2304 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2303 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2302 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2301 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2300 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2299 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2298 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2297 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2296 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2295 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2294 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2293 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2292 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2291 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2290 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2289 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2288 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2287 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2286 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2285 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2284 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2283 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2282 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2281 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2280 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2279 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2278 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2277 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2276 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2275 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2274 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2273 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2272 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2271 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2270 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2269 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2268 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2267 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2266 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2265 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2264 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2263 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2262 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2261 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2260 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2259 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2258 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2257 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2256 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2255 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2254 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2253 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2252 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2251 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2250 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2249 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2248 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2247 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2246 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2245 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2244 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_2243 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_2242 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_2241 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_2240 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_2239 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set_2238 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2237 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2236 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2235 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_1_glue_set_2234 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_glue_set_2233 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_0_glue_set_2232 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2231 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce_2230 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2229 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce_2228 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2227 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_2226 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_2225 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_2224 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_2223 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_2222 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_2221 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_2220 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_2219 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set_2218 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_2217 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2216 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2215 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_glue_set_2214 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2213 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2212 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_2211 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_2210 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_2209 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_2208 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_2207 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_2206 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_2205 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_2204 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_2203 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_2202 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_2201 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_2200 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_2199 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_2198 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_2197 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_2196 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_2195 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_glue_set_2194 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_2193 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_glue_set_2192 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N176 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N174 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N172 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N170 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o81_2187 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o8 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_2185 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11_2183 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT1 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21_2181 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT2 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31_2179 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT3 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41_2177 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT4 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51_2175 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT5 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61_2173 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT6 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71_2171 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT7 : STD_LOGIC;
 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N166 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N164 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N162 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_2166 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o13_2164 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o11_2163 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N160 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N158 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N156 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_2158 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_2157 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_2156 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_2154 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_2153 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_2152 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_2150 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_2149 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_2148 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_2146 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_2145 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_2143 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_2142 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_2140 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_2139 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_2137 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_2136 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_2134 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_2133 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_2132 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_2130 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_2129 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1_2128 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N154 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N152 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv1_2125 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N150 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N148 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N146 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_2121 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N144 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N142 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N140 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N138 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o3_2115 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o3_2113 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N136 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N134 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o2_2110 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o1_2109 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014824_2108 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014823_2107 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014822_2106 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014821_2105 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01483_2104 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01481_2103 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N132 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113_2101 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112_2100 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111_2099 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41_2097 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N130 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N128 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N126 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12_2093 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N124 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o11_2091 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N120 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N118 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N116 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N112 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N110 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N108 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N106 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N104 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N102 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N100 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N98 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N96 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N94 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N92 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N90 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N88 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N86 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_2072 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N82 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N80 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N78 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_2067 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N76 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N74 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N72 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_2062 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N68 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N66 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N64 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_2057 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N62 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N60 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N58 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N56 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N54 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N52 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N50 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N48 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N46 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N44 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N42 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N40 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N38 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N36 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N34 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N32 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N30 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N28 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N26 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N24 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o112_2035 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o111_2034 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N16 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0956_inv1_2032 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N8 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_GND_55_o_MUX_654_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_GND_55_o_MUX_656_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_GND_55_o_MUX_658_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_GND_55_o_MUX_660_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_GND_55_o_MUX_670_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_GND_55_o_MUX_672_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_GND_55_o_MUX_675_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2004 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2003 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2002 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2001 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o_1983 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o_0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R2_1977 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R1_1976 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3_1975 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R2_1973 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R1_1972 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3_1971 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1942 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_1940 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_1939 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_1938 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1937 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_1936 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1934 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1933 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_1932 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1931 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_1930 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_1929 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_1928 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_1927 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_56_o_equal_11_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_PWR_56_o_LessThan_20_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_PWR_56_o_LessThan_17_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Reset_OR_DriverANDClockEnable1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_0_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_1_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1873 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG_1870 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_1869 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1868 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_1867 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2_1866 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1864 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1863 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1862 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1861 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1860 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_3_1859 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_2_1858 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_1_1857 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_0_1856 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1855 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG4_1854 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_RX_ER_REG1_AND_491_o1_1848 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_1830 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12_1767 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1765 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_1764 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1763 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_86_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT_1694 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1685 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_REG_1676 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_1675 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_COMB : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_INV_38_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0150_1665 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0156 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_1633 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_1632 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811_1601 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_REQ_LOCAL : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_CONTROL_COMPLETE : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_UNDERRUN_INT_1546 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_1545 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1521 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1518 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1516 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1515 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1514 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1513 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1512 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1507 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_31_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_PWR_24_o_tx_enable_MUX_77_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_tx_enable_reg_AND_65_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_34_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_22_o_1494 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_1491 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_1489 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1488 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o4_1483 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_491_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1481 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1480 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1479 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1478 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1477 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1476 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1475 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_257_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_236_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_262_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_268_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_256_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_435_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01482 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1464 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1463 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1462 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1461 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1460 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1459 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1458 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1457 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1443 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1442 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1441 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_427_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_948_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o_1426 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_CONTROL_MATCH_AND_431_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_217_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_232_o_1422 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_61_o_MUX_984_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0476_inv1_1407 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0368_inv11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_0_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_1_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_3_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_4_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_5_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_7_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_8_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_9_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_10_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_11_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_12_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_13_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_14_1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1358 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1357 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1356 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1355 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1354 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1353 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1352 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1351 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1350 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q_1349 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_EXT_1347 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_367_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_370_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_361_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_829_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4_GND_60_o_MUX_853_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3_GND_60_o_MUX_854_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2_GND_60_o_MUX_855_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1_GND_60_o_MUX_856_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_205_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_350_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PWR_51_o_FIELD_CONTROL_5_MUX_852_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_GND_60_o_FIELD_CONTROL_0_MUX_851_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CALCULATED_FSC : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_1296 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1293 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1259 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1258 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1257 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1255 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1254 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1253 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1244 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1243 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1242 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1241 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1240 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1238 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_1237 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_REG_1236 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC50_EN_1235 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_REG_1234 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC100_EN_1233 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_REG_1232 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC1000_EN_1231 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_1230 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG3_1228 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG1_1225 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG7_1223 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_0_RESYNC_REG_1198 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_1_RESYNC_REG_1197 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_1196 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_JUMBO_FRAMES_HELD_1195 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VLAN_ENABLE_HELD_1194 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_MODE_HELD_1193 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1191 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1190 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_EXTENSION_FLAG_1188 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_IFG_FLAG_1187 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FALSE_CARR_FLAG_1186 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_1185 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_1183 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG2_OUT_1167 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG3_OUT_1166 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG4_OUT_1165 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_1164 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT2_1163 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG7_OUT2_1162 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG8_OUT2_1161 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG9_OUT2_1160 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_1159 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG1_OUT_1158 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG2_OUT_1157 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG3_OUT_1156 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG4_OUT_1155 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_1154 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG1_OUT_1153 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_IFG_FLAG_1150 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1149 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_ERR_ALIGNMENT_ERR_REG_AND_334_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_335_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_FRAME_SUCCESS_MUX_1037_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_SUCCESS_FRAME_FAILURE_MUX_1038_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_339_o_1143 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_341_o_1142 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_329_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_INV_402_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_328_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_INV_404_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_331_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_INV_408_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1125 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1124 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1123 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1121 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1120 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1115 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1113 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1111 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1109 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1103 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1101 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1099 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_806 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_804 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_802 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_796 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_794 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_792 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_790 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_785 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_784 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_782 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_781 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_780 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_691 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_690 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_689 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_GND_52_o_MUX_393_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_GND_52_o_MUX_395_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_GND_52_o_MUX_397_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_GND_52_o_MUX_401_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_GND_52_o_MUX_403_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_405_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_GND_52_o_MUX_421_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_GND_52_o_MUX_429_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_432_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_GND_52_o_MUX_436_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_464_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_GND_52_o_MUX_470_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_GND_52_o_MUX_493_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_GND_52_o_MUX_495_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_GND_52_o_MUX_497_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_GND_52_o_MUX_499_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_GND_52_o_MUX_501_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_GND_52_o_MUX_535_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_GND_52_o_MUX_551_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_GND_52_o_MUX_553_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_GND_52_o_MUX_555_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_560_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_576_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_578_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_580_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_582_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o_607 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_586_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_GND_52_o_MUX_591_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_GND_52_o_MUX_593_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_GND_52_o_MUX_595_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_594 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_593 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_591 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_574 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_572 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_564 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_563 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_562 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_560 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_559 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_554 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_553 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_552 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_549 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_548 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_547 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_546 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_545 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_544 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_543 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_542 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_541 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_540 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_539 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_538 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_537 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_536 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_535 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_534 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_533 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_532 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0824 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0926_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0934_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0942_inv_487 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0964_inv_486 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv_485 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1_481 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_0_1_480 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_2_1_479 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_4_1_478 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_6_1_477 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_7_1_476 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q_450 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q_449 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q_448 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q_447 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q_446 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q_445 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q_444 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q_443 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q_442 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1020_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_452_o11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0996_inv11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_444_o11 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_414 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT_413 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_412 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT_411 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_410 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2_409 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2_408 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2_407 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2_406 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2_405 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_404 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2_403 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2_402 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV10_REG_399 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_398 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT_397 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT_396 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_395 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT_394 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_393 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV100_REG_392 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_391 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_0_RESYNC_REG_390 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_1_RESYNC_REG_389 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRC_MODE_388 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_HALF_DUPLEX_387 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_JUMBO_ENABLE_386 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_ENABLE_385 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_VLAN_ENABLE_384 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_IFG_DEL_EN_383 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT_382 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_381 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_380 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_350_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS_375 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_REG_374 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC50_EN_373 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_MODE_INV_89_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_270_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_271_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_284_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_285_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_286_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_287_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_288_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_289_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_290_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_291_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_320_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_321_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_322_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_269_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_268_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_283_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_319_o : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_RX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_326 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_325 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_324 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_323 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RX_ER : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_321 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_VLAN_ENABLE_OUT : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_UNDERRUN_OUT : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_286 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_285 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_274 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_273 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_269 : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_DATA_VALID_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TX_EN : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_END_OF_TX : STD_LOGIC; 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_ACK_IN : STD_LOGIC; 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_REG6_OUT2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector : STD_LOGIC_VECTOR ( 27 downto 27 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_fsmfake0 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Result : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  NlwRenamedSignal_speed_is_100 <= tx_mac_config_vector(12);
  rx_statistics_vector(27) <= NlwRenamedSig_OI_rx_statistics_vector(27);
  tx_statistics_vector(31) <= NlwRenamedSig_OI_tx_statistics_vector_31_Q;
  tx_statistics_vector(30) <= NlwRenamedSig_OI_tx_statistics_vector_30_Q;
  tx_statistics_vector(29) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(28) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(27) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(26) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(25) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(24) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(23) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(22) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(21) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(20) <= NlwRenamedSig_OI_tx_statistics_vector_20_Q;
  tx_statistics_vector(2) <= NlwRenamedSig_OI_tx_statistics_vector_2_Q;
  rx_reset_out <= NlwRenamedSig_OI_rx_reset_out;
  tx_reset_out <= NlwRenamedSig_OI_tx_reset_out;
  tx_axis_mac_tready <= NlwRenamedSig_OI_tx_axis_mac_tready;
  tx_statistics_valid <= NlwRenamedSig_OI_tx_statistics_valid;
  speed_is_100 <= NlwRenamedSignal_speed_is_100;
  speed_is_10_100 <= NlwRenamedSig_OI_speed_is_10_100;
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311_2476,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131_2461,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift7_2475,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1311_2476
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift6_2474,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift7_2475
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift5_2473,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift6_2474
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift4_2472,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift5_2473
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift3_2471,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift4_2472
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift2_2470,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift3_2471
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift1_2469,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift2_2470
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => NlwRenamedSig_OI_speed_is_10_100,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb_shift1_2469
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT211_2468,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT2_1163
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT211 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT21_2459,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5_2467,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT211_2468
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4_2466,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5_2467
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3_2465,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4_2466
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2_2464,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3_2465
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1_2463,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2_2464
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => NlwRenamedSig_OI_speed_is_10_100,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1_2463
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_2462,
      Q => rx_statistics_vector(22)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1461,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_2462,
      Q15 => NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_2460,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_131_2461
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      CLK => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_2460,
      Q15 => NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mshreg_PREAMBLE_PIPE_13_Q15_UNCONNECTED
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT21 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_REG6_OUT2_2458,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT21_2459
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_REG6_OUT2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_speed_is_10_100,
      A2 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_INV_404_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_REG6_OUT2_2458,
      Q15 => NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mshreg_REG6_OUT2_Q15_UNCONNECTED
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6_G : LUT5
    generic map(
      INIT => X"10101001"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N272
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6_F : LUT5
    generic map(
      INIT => X"10100010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N271
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6 : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N271,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N272,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv_G : LUT6
    generic map(
      INIT => X"FFFFFFFF888A8888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N270
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv_F : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N269
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N269,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N270,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv_485
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3_G : LUT5
    generic map(
      INIT => X"FEFEFEEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N268
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3_F : LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N267
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3 : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N267,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N268,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4_G : LUT6
    generic map(
      INIT => X"1010101010101001"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N266
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4_F : LUT5
    generic map(
      INIT => X"10111010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N265
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4 : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N265,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N266,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In2_G : LUT6
    generic map(
      INIT => X"FFAAFFAAAAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524,
      I2 => tx_axis_mac_tuser(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N264
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In2_F : LUT5
    generic map(
      INIT => X"FFFFA888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N263
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In2 : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N263,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N264,
      S => tx_axis_mac_tvalid,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_31_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o2_G : LUT6
    generic map(
      INIT => X"FFFFFFFF00EAEAEA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506,
      I2 => tx_axis_mac_tuser(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N262
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o2_F : LUT5
    generic map(
      INIT => X"FFFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1488,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N261
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o2 : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N261,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N262,
      S => tx_axis_mac_tlast,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o3_2113
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT83_G : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => rx_mac_config_vector(71),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(79),
      I4 => rx_mac_config_vector(39),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N260
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT83_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(55),
      I3 => rx_mac_config_vector(63),
      I4 => rx_mac_config_vector(47),
      I5 => rx_mac_config_vector(39),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N259
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT83 : MUXF7
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N259,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N260,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_0_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_0_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_0_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_0_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_INV_402_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_1164,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_INV_402_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_INV_404_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_1159,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_INV_404_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_INV_408_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_1154,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_INV_408_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_2_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_CE_REG5_OUT_GND_34_o_MUX_319_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_393,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_319_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG5_OUT_GND_34_o_MUX_268_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_410,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_268_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG0_OUT2_GND_34_o_MUX_283_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_283_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_VECTOR_0_glue_set : LUT6
    generic map(
      INIT => X"7777777700004000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_valid,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => NlwRenamedSig_OI_tx_statistics_vector_31_Q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2227
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set : LUT5
    generic map(
      INIT => X"BBBB0080"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_1940,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1933,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_2243
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set : LUT5
    generic map(
      INIT => X"BBBB0080"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_1939,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_1932,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_2242
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set : LUT5
    generic map(
      INIT => X"BBBB0080"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_1938,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1931,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_2241
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_2355
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_533,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_2353
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_SW0 : LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1507,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N245
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot : LUT6
    generic map(
      INIT => X"FFFFFEFA0000020A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_537,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o_607,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_2356
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_rstpot : LUT5
    generic map(
      INIT => X"01001110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_562,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N225,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_2361
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1942,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_2385
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot_2368
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"1010101010105410"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1476,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_262_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2408
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"1111511100004000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_262_o,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1476,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1238,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2407
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1 : LUT6
    generic map(
      INIT => X"0100010011100100"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => NlwRenamedSig_OI_tx_statistics_vector_2_Q,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_538,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2393
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set : LUT5
    generic map(
      INIT => X"8080FF80"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522,
      I2 => tx_axis_mac_tlast,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1513,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set_2218
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_444_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_rstpot_2365
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_rstpot : LUT5
    generic map(
      INIT => X"44444044"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_rstpot_2381
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_560_o1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_547,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_560_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_432_o1 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1685,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_432_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_glue_set : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_1237,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_glue_set_2214
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"0444444454444444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1259,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I3 => rx_enable,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N257,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2404
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_SW1 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1464,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12_2093,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N257
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot : LUT6
    generic map(
      INIT => X"0011101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_563,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N255,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_2364
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_SW1 : LUT5
    generic map(
      INIT => X"D5C05500"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0996_inv11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N255
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set : LUT6
    generic map(
      INIT => X"00020202888A8A8A"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N253,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523,
      I5 => tx_axis_mac_tlast,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_2226
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_SW1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I1 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N253
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set : LUT6
    generic map(
      INIT => X"0004040455555555"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1518,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N251,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_2224
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523,
      I2 => tx_axis_mac_tuser(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N251
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set : LUT6
    generic map(
      INIT => X"AAAA0002FFFF0002"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N120,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N249,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184,
      I5 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2213
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N249
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set : LUT6
    generic map(
      INIT => X"AA2AAA2AFA3AAA2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_1930,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I2 => rx_enable,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N247,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_2240
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N247
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot : LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1521,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1512,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_2389
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N227
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1 : LUT6
    generic map(
      INIT => X"5151511140404000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1257,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_323,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_1183,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_269,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_2394
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set : LUT6
    generic map(
      INIT => X"2AEE2AEEFFFF2AEE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1516,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_285,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N144,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N213,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_2221
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1 : LUT6
    generic map(
      INIT => X"5400444404004444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1293,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I4 => rx_enable,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2397
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_SW0 : LUT5
    generic map(
      INIT => X"FFBF5515"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_562,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_564,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_563,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N225
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set : LUT4
    generic map(
      INIT => X"A8CC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_1675,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_END_OF_TX,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2236
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set : LUT6
    generic map(
      INIT => X"20F020F0AAF020F0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I3 => rx_enable,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_1196,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2216
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set : LUT6
    generic map(
      INIT => X"FF2A2A2A2A2A2A2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1515,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1513,
      I4 => tx_axis_mac_tvalid,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N245,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_2220
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set : LUT6
    generic map(
      INIT => X"03AA02AA02AA02AA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_1183,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1238,
      I3 => rx_enable,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1257,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_323,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2212
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set : LUT6
    generic map(
      INIT => X"444444444444444E"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FALSE_CARR_FLAG_1186,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_IFG_FLAG_1187,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N243,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2215
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_SW1 : LUT4
    generic map(
      INIT => X"ABFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_1237,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N243
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFF4FC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_572,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N241,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_rstpot_2372
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_rstpot_SW1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_560,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N241
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_VECTOR_1_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_273,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_1633,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      O => rx_statistics_vector(23)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_rstpot : LUT6
    generic map(
      INIT => X"FFFE0002FFEE0022"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_GND_52_o_MUX_436_o,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0956_inv1_2032,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_rstpot_2367
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_564,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_452_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_2362
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o12 : LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(11),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_GND_52_o_MUX_591_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_CFL_GND_52_o_MUX_436_o11 : LUT6
    generic map(
      INIT => X"0100000001000100"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_UNDERRUN_OUT,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_GND_52_o_MUX_436_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_GND_52_o_MUX_421_o1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_ENABLE_385,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_GND_52_o_MUX_421_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"00000000FFFFD0F0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_532,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_CONTROL_COMPLETE,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1_2128
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv1 : LUT6
    generic map(
      INIT => X"FFFFFEF0FFFFFCF0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1934,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_2378
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1507,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_2376
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_TX_EN_REG1_GND_55_o_MUX_654_o11 : LUT6
    generic map(
      INIT => X"5555555555551110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_548,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_549,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_GND_55_o_MUX_654_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_12 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_INV_38_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF777FF7FF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_532,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1685,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_INV_38_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"AEEE0444"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o41 : LUT5
    generic map(
      INIT => X"00808080"
    )
    port map (
      I0 => tx_axis_mac_tuser(0),
      I1 => tx_axis_mac_tlast,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o4_1483
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_257_o1 : LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1240,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG_1870,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_257_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_217_o1 : LUT5
    generic map(
      INIT => X"888888F8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_217_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT161 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_9_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT151 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_8_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT141 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT131 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT121 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT111 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT101 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT91 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT81 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_10_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT17 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_JUMBO_EN_GND_52_o_MUX_395_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_JUMBO_ENABLE_386,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_GND_52_o_MUX_395_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT151 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(25),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT141 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(24),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT131 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(23),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT121 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(22),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT111 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(21),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT101 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(20),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT91 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(19),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT81 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(18),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT71 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(17),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT61 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(30),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT51 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(29),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT41 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(28),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT31 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(27),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT21 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(26),
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT16 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => tx_mac_config_vector(16),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_CRC_MODE_GND_52_o_MUX_393_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRC_MODE_388,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_GND_52_o_MUX_393_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_VLAN_EN_GND_52_o_MUX_397_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_VLAN_ENABLE_384,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_GND_52_o_MUX_397_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_IFG_DEL_EN_GND_52_o_MUX_401_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_IFG_DEL_EN_383,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_GND_52_o_MUX_401_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_SPEED_IS_10_100_GND_52_o_MUX_403_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_414,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_GND_52_o_MUX_403_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_405_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => tx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_405_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_PREAMBLE_GND_52_o_MUX_495_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_GND_52_o_MUX_495_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_PAD_PIPE_GND_52_o_MUX_551_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_552,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_GND_52_o_MUX_551_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_586_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_586_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_SCSH_GND_52_o_MUX_595_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_GND_52_o_MUX_595_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_PREAMBLE_GND_52_o_MUX_493_o11 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_GND_52_o_MUX_493_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_CRC_GND_52_o_MUX_501_o11 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_GND_52_o_MUX_501_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_PAD_GND_52_o_MUX_499_o11 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_GND_52_o_MUX_499_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_CR178124_FIX_GND_52_o_MUX_553_o11 : LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_GND_52_o_MUX_553_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_INT_TX_STATUS_VALID_GND_52_o_MUX_555_o11 : LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_560,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_GND_52_o_MUX_555_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_CRC_COMPUTE_GND_52_o_MUX_535_o11 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_552,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_GND_52_o_MUX_535_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_PREAMBLE_DONE_GND_52_o_MUX_470_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_GND_52_o_MUX_470_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_6_11 : LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_15_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv1 : LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv1 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv1 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val1 : LUT5
    generic map(
      INIT => X"FFFF0888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Reset_OR_DriverANDClockEnable11 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Reset_OR_DriverANDClockEnable1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val1 : LUT5
    generic map(
      INIT => X"FFFF0770"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1942,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val1 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable251 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_552,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable171 : LUT5
    generic map(
      INIT => X"EEEEEEFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_553,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_554,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable131 : LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_559,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT7_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable61 : LUT6
    generic map(
      INIT => X"FFFFFFFF00808080"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I5 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n03651 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08332 : LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_534,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_533,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_TX_GND_52_o_MUX_429_o11 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_GND_52_o_MUX_429_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_SW0 : LUT6
    generic map(
      INIT => X"444444445F444444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1521,
      I5 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N140
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2 : LUT5
    generic map(
      INIT => X"FFFFAA2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_532,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_2130
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o4 : LUT6
    generic map(
      INIT => X"AAAAAAAA88880080"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N239,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o4_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o3_2115,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N239
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set : LUT6
    generic map(
      INIT => X"CC88FCF8CCCCFCFC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1873,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1864,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_RX_ER_REG1_AND_491_o1_1848,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set_2238
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1 : LUT6
    generic map(
      INIT => X"1515001515000000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41_2097,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0476_inv1_1407,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1442,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_2402
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_rstpot : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1864,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_RX_ER_REG1_AND_491_o1_1848,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_rstpot_2382
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_rstpot : LUT6
    generic map(
      INIT => X"00000A00CCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0964_inv_486,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_rstpot_2366
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_1_glue_set : LUT4
    generic map(
      INIT => X"F6FA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_1_glue_set_2234
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_0_glue_set : LUT3
    generic map(
      INIT => X"DE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_0_glue_set_2232
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_491_o5 : LUT6
    generic map(
      INIT => X"FFFF7BDEFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N186,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N197,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_491_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In3 : LUT6
    generic map(
      INIT => X"FF10FF0010100000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N237,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In3_SW0 : LUT5
    generic map(
      INIT => X"FFDC0000"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N237
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set : LUT6
    generic map(
      INIT => X"5072507050705070"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_JUMBO_FRAMES_HELD_1195,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1475,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N235,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01482,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_2217
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_SW1 : LUT6
    generic map(
      INIT => X"BBBFBBBB000F0000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1190,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1254,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01483_2104,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01481_2103,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N235
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot : LUT6
    generic map(
      INIT => X"FEEEAAAA0222AAAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1255,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I4 => rx_enable,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N233,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2375
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N126,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N233
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1 : LUT6
    generic map(
      INIT => X"0000444C000044EC"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1258,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N229,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_2399
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112_2100,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113_2101,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111_2099,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N229
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot : LUT6
    generic map(
      INIT => X"0454044404440444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_545,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_546,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_UNDERRUN_OUT,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N227,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_2358
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1868,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot_2383
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_2380
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_2379
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot : LUT6
    generic map(
      INIT => X"222F2220272F2220"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_2354
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_1632,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271,
      I3 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce_2230
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_1633,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271,
      I3 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce_2228
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot : LUT6
    generic map(
      INIT => X"DDFDDDFD88F888A8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1020_inv1,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_560,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_2359
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot : LUT6
    generic map(
      INIT => X"404444444F444E44"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_544,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_545,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_562,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_2357
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_rstpot : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_1185,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_1296,
      I2 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_2374
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"A2EEA2A2A2A2A2A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N221,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_CONTROL_COMPLETE,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_1545,
      I5 => pause_req,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2235
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N221
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I1 => tx_axis_mac_tvalid,
      I2 => tx_axis_mac_tlast,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N213
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot : LUT6
    generic map(
      INIT => X"5555444400044444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_546,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_547,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_2352
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFDDD58880"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N205,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1521,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_286,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N142,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_2219
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1518,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N205
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1 : LUT6
    generic map(
      INIT => X"0004444450544444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1443,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1459,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I4 => rx_enable,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N203,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_2401
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_SW0 : LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_325,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_326,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N203
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1 : LUT6
    generic map(
      INIT => X"5151511140404000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_1936,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_1930,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1934,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_323,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1_2412
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync2,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2411
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync2,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_1545,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2410
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1476,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1244,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2406
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1479,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1255,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1241,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2405
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => rx_mac_config_vector(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CALCULATED_FSC,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_1196,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_rstpot1_2395
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_412,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV10_REG_399,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_398,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_rstpot1_2392
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_395,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV100_REG_392,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_391,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_rstpot1_2391
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1 : LUT6
    generic map(
      INIT => X"0454044404440444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1461,
      I2 => rx_enable,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_1296,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2403
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1 : LUT5
    generic map(
      INIT => X"54101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => NlwRenamedSig_OI_tx_statistics_vector_30_Q,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TX_EN,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_380,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_2390
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot : LUT5
    generic map(
      INIT => X"E2EA222A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12_1767,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o13_2164,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_2377
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot : LUT6
    generic map(
      INIT => X"4545455540404000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_HALF_DUPLEX_387,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_572,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_2373
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set : LUT6
    generic map(
      INIT => X"01000100FFFF0100"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_34_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_2223
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set : LUT6
    generic map(
      INIT => X"F444444444444444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_tx_enable_reg_AND_65_o,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1514,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1513,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506,
      I5 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_2222
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_val1 : LUT6
    generic map(
      INIT => X"FFFF1000FFFFF000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT_1694,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N195,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_val
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1 : LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2388
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_rstpot : LUT4
    generic map(
      INIT => X"0F0E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0150_1665,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2421
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_14_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_13_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_12_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_11_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_10_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_9_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_5_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_4_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_3_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0368_inv111 : LUT5
    generic map(
      INIT => X"AA808080"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0368_inv11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv1 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_533,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_534,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_2_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_491_o3_SW1 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N197
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT11 : LUT6
    generic map(
      INIT => X"FFFFFFFF0888F888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT8 : LUT6
    generic map(
      INIT => X"5555404000404040"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N6,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n01563 : LUT6
    generic map(
      INIT => X"0000004040404040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT_1694,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N195,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0156
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n01563_SW0 : LUT6
    generic map(
      INIT => X"FD00FF00FF00FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N195
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG5,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_1296,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2398
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_rstpot1 : LUT5
    generic map(
      INIT => X"11510040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG3_1228,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2396
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1 : LUT5
    generic map(
      INIT => X"54101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1478,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_491_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2409
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1 : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1441,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0368_inv11,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable6,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_CONTROL_MATCH_AND_431_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1_2400
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tlast_rstpot : LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o_0,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tlast_rstpot_2387
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_rstpot : LUT5
    generic map(
      INIT => X"FF00EC4C"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_562,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_464_o,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv_485,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_rstpot_2363
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_glue_set : LUT4
    generic map(
      INIT => X"FCEE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_glue_set_2233
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set : LUT4
    generic map(
      INIT => X"CCEC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce_2230,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811_1601,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2231
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set : LUT4
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce_2228,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811_1601,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2229
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_2211
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_2210
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_2209
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_2208
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_2207
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_2206
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_2205
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_2204
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_2203
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_2202
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_2201
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_2200
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_2199
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1199_inv,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0833,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_2198
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set : LUT5
    generic map(
      INIT => X"00CCCECC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_1830,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2237
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_2416,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_2373,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_rstpot_2372,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_rstpot_2371,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_572
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_rstpot_2370,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_rstpot_2369,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot_2368,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_rstpot_2367,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_rstpot_2366,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_rstpot_2365,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_2364,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_BAD_563
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_rstpot_2363,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_2362,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_GOOD_564
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_2361,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_OK_562
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_rstpot_2360,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_2359,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_560
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_2358,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_545
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_2357,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_544
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_2356,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_537
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_2355,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_2354,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_2353,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_533
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_2352,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_546
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_GND_55_o_MUX_654_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2004
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_GND_55_o_MUX_656_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2003
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_GND_55_o_MUX_675_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_GND_55_o_MUX_658_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2002
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_GND_55_o_MUX_660_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2001
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_GND_55_o_MUX_670_o,
      Q => gmii_tx_en
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_GND_55_o_MUX_672_o,
      Q => gmii_tx_er
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o,
      Q => NlwRenamedSig_OI_rx_reset_out
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R2_1977,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3_1975
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o,
      Q => NlwRenamedSig_OI_tx_reset_out
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R2_1973,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3_1971
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6,
      D => NlwRenamedSig_OI_speed_is_10_100,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CALCULATED_FSC
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I36 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I36 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6,
      D => NlwRenamedSig_OI_speed_is_10_100,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_GND_52_o_MUX_395_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_594
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_GND_52_o_MUX_397_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_593
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_GND_52_o_MUX_401_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_591
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_GND_52_o_MUX_403_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_405_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_574
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_GND_52_o_MUX_470_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_559
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_GND_52_o_MUX_493_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_GND_52_o_MUX_497_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_553
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_GND_52_o_MUX_499_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_552
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_GND_52_o_MUX_501_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_GND_52_o_MUX_535_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_GND_52_o_MUX_553_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_548
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_GND_52_o_MUX_555_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_547
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_576_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_543
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_578_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_542
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_580_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_541
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_582_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_540
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o_607,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_539
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_GND_52_o_MUX_591_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_536
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_GND_52_o_MUX_593_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_535
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_432_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_532
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_GND_52_o_MUX_393_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_GND_52_o_MUX_495_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_554
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_GND_52_o_MUX_551_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_549
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_GND_52_o_MUX_595_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_534
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VALID : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1023_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_560_o,
      Q => NlwRenamedSig_OI_tx_statistics_valid
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1106_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_586_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_538
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2421,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_1_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_0_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08481 : LUT6
    generic map(
      INIT => X"000040000000C000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N191,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N191
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set : LUT5
    generic map(
      INIT => X"AE2A2E2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_380,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_381,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TX_EN,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_2193
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_glue_set : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_381,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_glue_set_2192
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set : LUT5
    generic map(
      INIT => X"EE2EAA2A"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector(27),
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1937,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_323,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_2239
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot : LUT6
    generic map(
      INIT => X"0026002200AE00AA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N189,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N188,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_2416
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1039_inv1_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_594,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N189
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1039_inv1_SW0 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_594,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N188
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_491_o3_SW0 : LUT6
    generic map(
      INIT => X"7FBFDFEFF7FBFDFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N186
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_350_o1 : LUT6
    generic map(
      INIT => X"4044404440444444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_EXT_1347,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG5,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N184,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N112,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_350_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N184
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o13 : LUT6
    generic map(
      INIT => X"FFB0FFB0FFB0FFF0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_1237,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o11_2091,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o1,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N112,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N182,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_829_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o13_SW0 : LUT5
    generic map(
      INIT => X"FF7EFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N182
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_END_OF_TX1 : LUT6
    generic map(
      INIT => X"080800000C000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1685,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_532,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_END_OF_TX
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08241 : LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N178,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N16,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0824
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08242_SW1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_593,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N178
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_690,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0824,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_2196
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_689,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0824,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_2195
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set : LUT3
    generic map(
      INIT => X"CE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_285,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_22_o_1494,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_2225
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1_2412,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_323
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2411,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2410,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ENABLE_REG_1545
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2409,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1478
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2408,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2407,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1238
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2406,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1244
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2405,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1241
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2404,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1259
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2403,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1461
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_2402,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1442
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_2401,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1443
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1_2400,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1441
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_2399,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1258
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2398,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_1296
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2397,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1293
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2396,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_rstpot1_2395,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_1196
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_2394,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_269
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2393,
      Q => NlwRenamedSig_OI_tx_statistics_vector_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_rstpot1_2392,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_398
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_rstpot1_2391,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_391
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_NUMBER_OF_BYTES : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_2390,
      Q => NlwRenamedSig_OI_tx_statistics_vector_30_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_2389,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1521
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2388,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tlast : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tlast_rstpot_2387,
      Q => rx_axis_mac_tlast
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tvalid : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot_2386,
      Q => rx_axis_mac_tvalid
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o_0,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot_2386
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_2385,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1942
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot_2384,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_1869
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1864,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_0,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_rstpot_2384
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_rstpot_2383,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_1867
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_rstpot_2382,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_rstpot_2381,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_321
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_2380,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_2379,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_2378,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1934
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_2377,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_2376,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2375,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1255
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_2374,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_1185
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_rstpot : LUT3
    generic map(
      INIT => X"E2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_572,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0926_inv,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_GND_52_o_MUX_421_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_rstpot_2371
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_rstpot : LUT3
    generic map(
      INIT => X"E2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0934_inv,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_GND_52_o_MUX_421_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_rstpot_2370
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_rstpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_GND_52_o_MUX_429_o,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0942_inv_487,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_rstpot_2369
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_rstpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_464_o,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1012_inv_485,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_rstpot_2360
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt_2351
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt_2350
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_2349
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_2348
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_2347
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_2346
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_2345
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_2344
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_2343
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_2342
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_2341
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_2340
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_2339
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_2338
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_2337
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_2336
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_2335
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_2334
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_2333
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_2332
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_2331
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_2330
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_2329
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_2328
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_2327
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2326
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2325
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2324
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2323
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2322
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2321
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2320
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2319
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2318
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2317
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2316
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2315
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2314
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2313
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2312
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2311
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2310
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2309
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2308
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2307
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2306
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2305
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2304
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2303
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2302
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2301
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2300
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2299
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2298
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2297
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2296
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2295
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2294
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2293
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2292
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2291
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2290
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2289
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2288
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2287
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2286
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2285
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2284
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2283
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2282
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2281
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2280
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2279
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2278
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2277
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2276
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2275
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2274
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2273
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2272
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2271
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2270
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2269
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2268
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2267
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2266
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2265
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2264
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2263
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2262
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2261
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2260
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2259
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2258
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2257
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2256
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2255
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2254
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2253
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2252
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2251
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2250
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2249
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2248
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2247
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2246
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2245
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2244
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_2243,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1933
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_2242,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_1932
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_2241,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1931
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_2240,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_address_match_1930
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_2239,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => NlwRenamedSig_OI_rx_statistics_vector(27)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_glue_set_2238,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1864
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2237,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2236,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_1675
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2235,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_1_glue_set_2234,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0156,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_glue_set_2233,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0156,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_0_glue_set_2232,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0156,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2231,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_1632
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2229,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_1633
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_VECTOR_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2227,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_tx_statistics_vector_31_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_2226,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_2225,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_285
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_2224,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1518
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_2223,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_2222,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1514
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_2221,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1516
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_2220,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1515
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_2219,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_286
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set_2218,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1513
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_2217,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1475
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2216,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2215,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_glue_set_2214,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_1237
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2213,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2212,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_1183
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_2211,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_2210,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_2209,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_2208,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_2207,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_2206,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_2205,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_2204,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_2203,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_2202,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_2201,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_2200,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_2199,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_2198,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set : LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_593,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N16,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_2197
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_2197,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_691
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_2196,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_690
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_2195,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_689
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_414,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_glue_set_2194
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_glue_set_2194,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_SPEED_IS_10_100_414
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_2193,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_380
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_glue_set_2192,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CAPTURE_381
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_TX_ER_REG1_GND_55_o_MUX_656_o1 : LUT6
    generic map(
      INIT => X"5055404440444044"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_UNDERRUN_OUT,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N176,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_GND_55_o_MUX_656_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_TX_ER_REG1_GND_55_o_MUX_656_o1_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N176
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o1 : LUT6
    generic map(
      INIT => X"FFFF1F7FFFFF0F0F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_fsmfake0(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N174,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o_0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N174
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o : LUT6
    generic map(
      INIT => X"2222222220202000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N172,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_fsmfake0(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o_1983
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306,
      I1 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N172
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_56_o_equal_11_o_7_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(2),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N170,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_56_o_equal_11_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_56_o_equal_11_o_7_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N170
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o8,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o81_2187,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o81_2187
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o8
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_2185,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_2185
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT13 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT1,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11_2183,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT12 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(48),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(56),
      I4 => rx_mac_config_vector(32),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11_2183
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(40),
      I3 => rx_mac_config_vector(72),
      I4 => rx_mac_config_vector(64),
      I5 => rx_mac_config_vector(32),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT23 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT2,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21_2181,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT22 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(49),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(57),
      I4 => rx_mac_config_vector(33),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21_2181
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(41),
      I3 => rx_mac_config_vector(73),
      I4 => rx_mac_config_vector(65),
      I5 => rx_mac_config_vector(33),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT3,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31_2179,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT32 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(50),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(58),
      I4 => rx_mac_config_vector(34),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31_2179
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(42),
      I3 => rx_mac_config_vector(74),
      I4 => rx_mac_config_vector(66),
      I5 => rx_mac_config_vector(34),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT43 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT4,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41_2177,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT42 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(51),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(59),
      I4 => rx_mac_config_vector(35),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41_2177
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(43),
      I3 => rx_mac_config_vector(75),
      I4 => rx_mac_config_vector(67),
      I5 => rx_mac_config_vector(35),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT53 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT5,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51_2175,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT52 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(52),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(60),
      I4 => rx_mac_config_vector(36),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51_2175
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(44),
      I3 => rx_mac_config_vector(76),
      I4 => rx_mac_config_vector(68),
      I5 => rx_mac_config_vector(36),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT63 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT6,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61_2173,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT62 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(53),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(61),
      I4 => rx_mac_config_vector(37),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61_2173
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(45),
      I3 => rx_mac_config_vector(77),
      I4 => rx_mac_config_vector(69),
      I5 => rx_mac_config_vector(37),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT73 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT7,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71_2171,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT72 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => rx_mac_config_vector(54),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => rx_mac_config_vector(62),
      I4 => rx_mac_config_vector(38),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71_2171
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(46),
      I3 => rx_mac_config_vector(78),
      I4 => rx_mac_config_vector(70),
      I5 => rx_mac_config_vector(38),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_GMII_RX_ER_TO_CORE : LUT6
    generic map(
      INIT => X"FFFFFF08FF08FF08"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1868,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N166,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG4_1854,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RX_ER
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_GMII_RX_ER_TO_CORE_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1855,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2_1866,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N166
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N164,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB1_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N164
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_RX_ER_REG1_AND_491_o1 : LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N162,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_RX_ER_REG1_AND_491_o1_1848
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_RX_ER_REG1_AND_491_o1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N162
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_2166,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_2166
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o13 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o11_2163,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o13_2164
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o11_2163
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv : LUT6
    generic map(
      INIT => X"FF000000FF008000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12_1767,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N160,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_SW0 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N160
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N158,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N158
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1 : LUT6
    generic map(
      INIT => X"2888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N156,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N156
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT195 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_2157,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_2158,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT194 : LUT5
    generic map(
      INIT => X"75226422"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_2158
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193 : LUT6
    generic map(
      INIT => X"54FF10FF54101010"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_2156,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_2157
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192 : LUT4
    generic map(
      INIT => X"A0CF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_2156
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT165 : LUT5
    generic map(
      INIT => X"FFFF5504"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_2154,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_2152,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT164 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_2153,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_2154
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_2153
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_2152
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT55 : LUT5
    generic map(
      INIT => X"FFFF5504"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_2150,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_2148,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT54 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_2149,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_2150
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_2149
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_2148
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT34 : LUT6
    generic map(
      INIT => X"FFFF514051405140"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_2145,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_2146,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_2146
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32 : LUT6
    generic map(
      INIT => X"5499109954111011"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_2145
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31 : LUT6
    generic map(
      INIT => X"DDA2DD8099A29980"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT124 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_2143,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT123 : LUT6
    generic map(
      INIT => X"1404040410000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_2142,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_2143
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_2142
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT144 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_2140,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT143 : LUT6
    generic map(
      INIT => X"1404040410000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_2139,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_2140
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_2139
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT74 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_2137,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT73 : LUT6
    generic map(
      INIT => X"1404040410000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_2136,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_2137
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_2136
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT105 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_2133,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_2134,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT104 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_2134
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103 : LUT6
    generic map(
      INIT => X"7776676655544544"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_2132,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_2133
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_2132
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In3 : LUT6
    generic map(
      INIT => X"6E2A6E2AFEFA6E2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_2129,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_2130,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_CONTROL_COMPLETE,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"FFFF0010"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_1675,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_2129
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In2 : LUT5
    generic map(
      INIT => X"ECCC20CC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT_1694,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In1_2128,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv : LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N154,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_SW0 : LUT5
    generic map(
      INIT => X"E0000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT_1694,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N154
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0150 : LUT6
    generic map(
      INIT => X"0000070700000747"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_HELD_1675,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N152,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0150_1665
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0150_SW0 : LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N152
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv2 : LUT6
    generic map(
      INIT => X"FF00FA00FF003200"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv1_2125,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv1 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0192_inv1_2125
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv : LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N150,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_269,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N150
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA00020000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N148,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N148
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811 : LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N146,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811_1601
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N146
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_2121,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(2),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_2121
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_force_burst2_OR_36_o_SW0 : LUT3
    generic map(
      INIT => X"9B"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1515,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1514,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N144
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_32_o_SW0 : LUT5
    generic map(
      INIT => X"80008080"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I3 => tx_axis_mac_tuser(0),
      I4 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N142
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In : LUT5
    generic map(
      INIT => X"FFFFAA8A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N140,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_1489
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In : LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N138,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1512,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1521,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o1,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_1491
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => tx_axis_mac_tuser(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1488,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1507,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N138
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o3 : LUT5
    generic map(
      INIT => X"FFFD0000"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => tx_axis_mac_tuser(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_24_o3_2115
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o4 : LUT6
    generic map(
      INIT => X"FFFFAB03FFFFAA00"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1517,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o5,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o3_2113,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o3 : LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511,
      I2 => tx_axis_mac_tuser(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_22_o : LUT6
    generic map(
      INIT => X"AAAAAAAA00080000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N136,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1516,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_22_o_1494
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_22_o_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N136
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o_7_Q : LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N134,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o_7_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N134
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o3 : LUT6
    generic map(
      INIT => X"FFA8FFA8FFFFFFA8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o2_2110,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o1_2109,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1479,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1480,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o2 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1259,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1255,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1258,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o2_2110
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o1 : LUT6
    generic map(
      INIT => X"00B000B0BBBB00B0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1480,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1481,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_274,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1191,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1259,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o1_2109
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014825 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014821_2105,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014824_2108,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014823_2107,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014822_2106,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01482
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014824 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014824_2108
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014823 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014823_2107
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014822 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014822_2106
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014821 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n014821_2105
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01483 : LUT6
    generic map(
      INIT => X"5575003000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1190,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1254,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01483_2104
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01481 : LUT6
    generic map(
      INIT => X"8040200008040201"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_n01481_2103
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_427_o_0_Q : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N132,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_427_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_427_o_0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VLAN_ENABLE_HELD_1194,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N132
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o114 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113_2101
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112_2100
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(10),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111_2099
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(9),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(8),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41 : LUT6
    generic map(
      INIT => X"AAA2FFFFAAA2AAAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_324,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41_2097
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0476_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA202020A8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_324,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N130,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0476_inv1_1407
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0476_inv1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N130
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_232_o : LUT6
    generic map(
      INIT => X"FFFFFFFF00010101"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1463,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N128,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_232_o_1422
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_232_o_SW0 : LUT5
    generic map(
      INIT => X"FFFF5755"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1460,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1255,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1258,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1462,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N128
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_TYPE_PACKET_GND_61_o_MUX_957_o1_SW0 : LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N126
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12 : LUT5
    generic map(
      INIT => X"E0C0C0C0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12_2093
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o : LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N124,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o_1426
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1464,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N124
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o12 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o11_2091
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o11 : LUT6
    generic map(
      INIT => X"1111111100000100"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_IS_10_100_HELD_1237,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG7_1223,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_EXT_1347,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_829_o1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0367_SW0 : LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG1_1225,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(0),
      I5 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N120
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_339_o : LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N118,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_339_o_1143
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_339_o_SW0 : LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N118
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_341_o : LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N116,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_341_o_1142
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_341_o_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N116
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_IFG_FLAG : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N112,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_IFG_FLAG_1150
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_FALSE_CARR_FLAG : LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N112,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1149
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG5,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N112
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N110,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1115
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N110
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(18),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N108,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1101
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N108
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N106,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1125
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N106
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N104,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1123
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N104
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N102,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1121
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N102
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N100,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1120
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N100
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(8),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N98,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1111
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N98
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(10),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N96,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1109
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N96
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(16),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N94,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1103
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N94
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(20),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N92,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1099
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N92
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N90,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1124
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N90
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N88,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1113
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N88
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(2),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N86,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N86
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N76,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_2072,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_2072
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N82,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N82
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N80,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N80
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(19),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N78,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N78
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_2067,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_2067
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N76,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N76
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N74,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N74
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N72,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N72
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N62,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_2062,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_2062
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N68,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N68
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N66,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N66
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N64,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N64
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_2057,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_2057
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N62,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N62
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N60,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N60
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N58,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_792
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N58
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N56,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_781
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N56
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N54,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_806
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N54
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N52,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_802
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N52
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N50,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_796
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N50
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N48,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_794
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N48
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N46,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_785
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N46
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N44,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_784
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N44
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N42,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_782
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N42
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N40,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_780
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N40
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N38,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_804
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N38
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N36,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_790
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N36
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_576_o1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N34,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_576_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_576_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N34
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_578_o1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N32,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_578_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_578_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N32
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_580_o1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N30,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_580_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_580_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N30
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_582_o1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N28,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_582_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_582_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N28
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N26,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o_607
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_DA_569,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N26
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_1 : LUT6
    generic map(
      INIT => X"AAAAAAAB00000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N24,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N24
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o113 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o112_2035,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o111_2034,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o112 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(10),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(9),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(6),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o112_2035
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o111 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(12),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(13),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(14),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(15),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(7),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o111_2034
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08242_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(11),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_574,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N16
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0956_inv1 : LUT6
    generic map(
      INIT => X"FBFAFAFAFBFAFBFA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_UNDERRUN_OUT,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0956_inv1_2032
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0964_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA8A8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N8,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0964_inv_486
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0964_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N8
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT8_SW0 : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT7 : LUT6
    generic map(
      INIT => X"000033CC0000A0A0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N2,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0942_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CDS_572,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N0,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0942_inv_487
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0942_inv_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_N0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => gmii_tx_clken,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_n0100_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_TX_EN_REG2_GND_55_o_MUX_658_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2004,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_GND_55_o_MUX_658_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_TX_ER_REG2_GND_55_o_MUX_660_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2003,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_GND_55_o_MUX_660_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TX_EN_TO_PHY_GND_55_o_MUX_670_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2002,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_GND_55_o_MUX_670_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TX_ER_TO_PHY_GND_55_o_MUX_672_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_ER_REG2_2001,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_GND_55_o_MUX_672_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_Mmux_MUXSEL_GND_55_o_MUX_675_o11 : LUT4
    generic map(
      INIT => X"1101"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_2000,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2004,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TX_EN_REG2_2002,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_MUXSEL_GND_55_o_MUX_675_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"DDD5DDDD88808888"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"222A222A666E222A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_Mmux_next_rx_state11 : LUT6
    generic map(
      INIT => X"BBBABBBABBBAB990"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_fsmfake0(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R2_1977,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3_1975,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R2_1973,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3_1971,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_PWR_56_o_LessThan_20_o1 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_PWR_56_o_LessThan_20_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_PWR_56_o_LessThan_17_o1 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_PWR_56_o_LessThan_17_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_1_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv111 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_2_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv1 : LUT6
    generic map(
      INIT => X"AAAA00002AAA0000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_DATA_VALID_EARLY,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv12 : LUT6
    generic map(
      INIT => X"FFFF0000FFFF0002"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv11,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1863,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1862,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1861,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1860,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1863,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_3_1859,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1862,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_2_1858,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1861,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_1_1857,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mmux_GMII_RXD_TO_CORE11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_MUXSEL_1865,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1860,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_0_1856,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE_RX_ER_REG2_AND_476_o111 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o121 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12_1767
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_0_11 : LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_1_11 : LUT4
    generic map(
      INIT => X"6606"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_2_11 : LUT5
    generic map(
      INIT => X"78780078"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_3_11 : LUT6
    generic map(
      INIT => X"7F807F8000007F80"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_86_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1765,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_1764,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1763,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_86_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_CONTROL_COMPLETE_1_1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_CONTROL_COMPLETE
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_REQ_INT_1673,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => pause_req,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_UNDERRUN_OUT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_UNDERRUN_INT_1546,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_UNDERRUN_OUT
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_AVAIL_OUT11 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1685,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11 : LUT6
    generic map(
      INIT => X"5557555755575556"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_REG_1676,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o111 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1642
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_273,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_REQ_INT_1633,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_REQ_LOCAL
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_1632,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_274,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      O => rx_statistics_vector(24)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n0105101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010591 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010581 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010571 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010561 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010551 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010541 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010531 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010521 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_n010517 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(15),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT11 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_1632,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_273,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_COMB
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mmux_GOOD_FRAME_OUT11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_273,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_ENABLE_REG_1551,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_OPCODE_INT_1632,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_COMB
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable1 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n00811_1601,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result_4_1 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result_3_1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_VLAN_ENABLE_OUT1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_mac_config_vector(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_VLAN_ENABLE_OUT
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_tx_enable_reg_AND_65_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1515,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_tx_enable_reg_AND_65_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522,
      O => NlwRenamedSig_OI_tx_axis_mac_tready
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_PWR_24_o_tx_enable_MUX_77_o11 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_PWR_24_o_tx_enable_MUX_77_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_34_o1 : LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1520,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_285,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_34_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522,
      I2 => tx_axis_mac_tlast,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT21 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT31 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT41 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT51 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT61 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT71 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT81 : LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => tx_axis_mac_tdata(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT121 : LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT111 : LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1487
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv1 : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_In1 : LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1519,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => tx_axis_mac_tuser(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1524,
      I5 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_In1 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1488,
      I1 => tx_axis_mac_tlast,
      I2 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In1 : LUT6
    generic map(
      INIT => X"8888FAF8FAF8FAF8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o1,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1508,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1507,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506,
      I4 => tx_axis_mac_tlast,
      I5 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_236_o1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1480,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1481,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_236_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_262_o1 : LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1479,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1475,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1478,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1477,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1480,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_262_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_268_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1477,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1478,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_268_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_256_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG7_1223,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_EXTENSION_FLAG_1188,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_268_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_256_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_435_o1 : LUT4
    generic map(
      INIT => X"7770"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1476,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_435_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable71 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv1 : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o_7_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_948_o11 : LUT6
    generic map(
      INIT => X"8888888D88888888"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_MODE_HELD_1193,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1461,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_EXT_FIELD_1289,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1463,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1460,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_948_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_CONTROL_MATCH_AND_431_o1 : LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1459,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_CONTROL_MATCH_AND_431_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o_7_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable3 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1457,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_61_o_MUX_984_o11 : LUT6
    generic map(
      INIT => X"F444044404440444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_61_o_MUX_984_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1464,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_205_o1 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FCS_1296,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_205_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_2_GND_60_o_MUX_855_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2_GND_60_o_MUX_855_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_4_GND_60_o_MUX_853_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4_GND_60_o_MUX_853_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_3_GND_60_o_MUX_854_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3_GND_60_o_MUX_854_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_1_GND_60_o_MUX_856_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1_GND_60_o_MUX_856_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_PWR_51_o_FIELD_CONTROL_5_MUX_852_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1293,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PWR_51_o_FIELD_CONTROL_5_MUX_852_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_Mmux_GND_60_o_FIELD_CONTROL_0_MUX_851_o11 : LUT6
    generic map(
      INIT => X"4444444444444440"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1293,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_GND_60_o_FIELD_CONTROL_0_MUX_851_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_361_o1 : LUT6
    generic map(
      INIT => X"4444444440004040"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_361_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_367_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1293,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_367_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_370_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_DATA_1298,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_370_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PREAMBLE_1295,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_ERR_ALIGNMENT_ERR_REG_AND_334_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1243,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_1230,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_ERR_ALIGNMENT_ERR_REG_AND_334_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_335_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_1230,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1243,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_335_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_EARLY_INT_1184,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_DATA_VALID_EARLY
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_329_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG3_OUT_1166,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_REG_1234,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_329_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_328_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT2_1163,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_REG_1236,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_328_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_331_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG3_OUT_1156,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_REG_1232,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_331_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable111 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_1164,
      I1 => rx_enable,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG4_OUT_1165,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable121 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_1159,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG9_OUT2_1160,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable221 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VALIDATE_REQUIRED_1183,
      I2 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT151 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_9_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT141 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(24),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_8_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT131 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(23),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_7_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT121 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(22),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_6_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT111 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(21),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT101 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(20),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT91 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(19),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT81 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(18),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT71 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(17),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_14_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT51 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_13_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT41 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(28),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_12_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT31 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_11_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT21 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_mac_config_vector(26),
      I1 => rx_mac_config_vector(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_10_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT16 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => rx_mac_config_vector(16),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_GND_57_o_FRAME_SUCCESS_MUX_1037_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_1185,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_FRAME_SUCCESS_MUX_1037_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC100_EN_1233,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_FRAME_SUCCESS_FRAME_FAILURE_MUX_1038_o11 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1238,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MATCH_FRAME_INT_1185,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_SUCCESS_FRAME_FAILURE_MUX_1038_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable101 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG4_OUT_1155,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_1154,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC100_EN_1233,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Mmux_CRC_CE11 : LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC1000_EN_1231,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC50_EN_1235,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_0_RESYNC_REG_1198,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_1_RESYNC_REG_1197,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(13),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(23),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(12),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(14),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(9),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(15),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(21),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ENABLE_REG_1196,
      I1 => rx_enable,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT11 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(11),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(17),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(22),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT13 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_550,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_ACK1 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_ACK_IN
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_Q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_60_OUT61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_60_OUT41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_60_OUT21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_4_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_4_1_478
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_0_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_0_1_480
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_2_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_2_1_479
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_6_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_6_1_477
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT811 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_590,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst11 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n083311 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_SCSH_534,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o11 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o1_424
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable1611 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_543,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_542,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_541,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_540,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_539,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_537,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0996_inv111 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0996_inv11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv1 : LUT5
    generic map(
      INIT => X"22222220"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51 : LUT6
    generic map(
      INIT => X"0000CC330000A0A0"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT21 : LUT6
    generic map(
      INIT => X"0000C3C30000AA00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_176_o,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1 : LUT5
    generic map(
      INIT => X"FF8A8AFF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_591,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1_481
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_452_o111 : LUT6
    generic map(
      INIT => X"2EEE0CCC22220000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_SEEN_556,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_557,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0996_inv11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_452_o11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_EN1 : LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CR178124_FIX_548,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PAD_PIPE_549,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TX_EN
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_4_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"A9FF"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_VLAN_GND_52_o_MUX_593_o11 : LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_593,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(0),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(11),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(3),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_591_o11,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_GND_52_o_MUX_593_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_444_o111 : LUT6
    generic map(
      INIT => X"A888A888A8880000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_444_o11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_464_o1 : LUT6
    generic map(
      INIT => X"00000000FFEC3320"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_558,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_531,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0996_inv11,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_464_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_7_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_559,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_7_1_476
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_TRANSMIT_GND_52_o_MUX_497_o11 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_551,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_GND_52_o_MUX_497_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT511 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_423
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1020_inv11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_MIFG_561,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CFL_568,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FCS_566,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_SCSH_565,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_COF_567,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1020_inv1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0934_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFF800F000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_ENABLE_385,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TX_570,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0934_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0926_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFF800F000"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_ENABLE_385,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IDL_573,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_571,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0926_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable331 : LUT6
    generic map(
      INIT => X"FFFFFFFF8A8A8AAA"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_592,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_591,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11,
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_111 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_5_11 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_MODE_INV_89_o1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      I1 => tx_mac_config_vector(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_MODE_INV_89_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_404,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_REG_374,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC100_EN_398,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_CRC_CE11 : LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC50_EN_373,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_0_RESYNC_REG_390,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_1_RESYNC_REG_389,
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC1000_EN_391,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_INT_CRS_GND_34_o_MUX_350_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS_375,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_350_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_CE_REG2_OUT_GND_34_o_MUX_321_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT_396,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_393,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT_394,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_321_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_CE_REG1_OUT_GND_34_o_MUX_320_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT_397,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_393,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT_394,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_320_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_CE_REG3_OUT_GND_34_o_MUX_322_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_395,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_393,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT_394,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_322_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG2_OUT_GND_34_o_MUX_270_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT_413,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_410,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT_411,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_270_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG3_OUT_GND_34_o_MUX_271_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_412,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_410,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT_411,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_271_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG1_OUT_GND_34_o_MUX_269_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT_382,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_410,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT_411,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_269_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG1_OUT2_GND_34_o_MUX_284_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2_409,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_284_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG4_OUT2_GND_34_o_MUX_287_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2_406,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_287_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG2_OUT2_GND_34_o_MUX_285_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2_408,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_285_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG3_OUT2_GND_34_o_MUX_286_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2_407,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_286_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG5_OUT2_GND_34_o_MUX_288_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2_405,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_288_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG6_OUT2_GND_34_o_MUX_289_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_404,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_289_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG7_OUT2_GND_34_o_MUX_290_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2_403,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_290_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_Mmux_REG8_OUT2_GND_34_o_MUX_291_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2_402,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_291_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => tx_axi_rstn,
      I1 => glbl_rstn,
      I2 => tx_mac_config_vector(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_RST_ASYNCH
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_RX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => rx_axi_rstn,
      I1 => glbl_rstn,
      I2 => rx_mac_config_vector(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_RX_RST_ASYNCH
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TXD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG1(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_TXD_REG2(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => gmii_tx_clken,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_TX_GEN_GMII_TXD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tuser : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o_1983,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tuser
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_mac_tdata_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_data_reg(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_fsmfake0_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_next_rx_state(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_fsmfake0(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1978
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1986
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      PRE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R1_1976
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R1_1976,
      PRE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_RX_RESET_I_R2_1977
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      PRE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R1_1972
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R1_1972,
      PRE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_SYNC_TX_RESET_I_R2_1973
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => rx_mac_config_vector(11),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_56_o_equal_11_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_1940
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_DATA_VALID_EARLY,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1935,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1941
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1937
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1933,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Reset_OR_DriverANDClockEnable1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_1929
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_1932,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Reset_OR_DriverANDClockEnable1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_1928
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0355_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1931,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Reset_OR_DriverANDClockEnable1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_1927
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_0 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_1929,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_324
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_1928,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_325
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_1927,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_326
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1937,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_1936
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_0_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_1_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_3_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_4_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_5_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_6 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_6_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data_7 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_7_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_1938
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_PWR_56_o_LessThan_20_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_reg : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_31_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_1939
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_PWR_56_o_LessThan_17_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_1_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_n0351_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_PWR_56_o_LessThan_17_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_0_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_2_PWR_56_o_LessThan_17_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Result_2_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A4 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A5 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7),
      DPRA0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_load_wr_1943,
      SPO => 
NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_DATA_VALID_EARLY,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      Q15 => NLW_U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_0_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"21"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_1_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_2_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_3_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_4_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_5_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_6_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_address_7_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1 : FDR
    port map (
      C => rx_axi_clk,
      D => gmii_rx_dv,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG1 : FDR
    port map (
      C => rx_axi_clk,
      D => gmii_rx_er,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1873
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_INT_ALIGNMENT_ERR_PULSE,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG_1870
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_1874,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_1873,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1_1869,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2_1868
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1_1867,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2_1866
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1860,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_0_1856
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1861,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_1_1857
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1862,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_2_1858
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1863,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG4_3_1859
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_0_1860
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_1_1861
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_2_1862
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG2(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RXD_REG3_3_1863
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG2_1871,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1855
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG3_1855,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_ER_REG4_1854
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT_0 : FDCE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG2_1872,
      CLR => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_SFD_ENABLE_1864,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Result(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Mcount_COUNT_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_Result(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1823
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_1549,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_1830
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12_1767,
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_237_o12_1767,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_n0068_inv_1821,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(8),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(10),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(11),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(12),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(13),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(14),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(15),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1763
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_86_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_PAUSE_REQ_LOCAL,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1554
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1763,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1765
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1765,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_1764
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(32),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(33),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(34),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(35),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(36),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(37),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(38),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(39),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(40),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(41),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(42),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(43),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(44),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(45),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(46),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(47),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(48),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(49),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(50),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(51),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(52),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(53),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(54),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(55),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(56),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(57),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(58),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(59),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(60),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(61),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(62),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(63),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_32 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(64),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_33 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(65),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_34 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(66),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_35 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(67),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_36 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(68),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_37 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(69),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_38 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(70),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_39 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(71),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_40 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(72),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_41 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(73),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_42 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(74),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_43 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(75),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_44 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(76),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_45 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(77),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_46 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(78),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_47 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0172_inv,
      D => tx_mac_config_vector(79),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(9),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(10),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(11),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(12),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(13),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(14),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(15),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_285,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1695
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_ACK_IN,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_INT_1694
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_REG : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_INV_38_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_END_OF_TX_REG_1676
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_COMB,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_OUT_312
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1685
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_CONTROL(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1648
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1696
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_n0200_inv_1647,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Result(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_COUNT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_ACK_OUT : MUXF5
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_ACK_IN,
      I1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_MUX_CONTROL_1674,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_ACK_COMB
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(15),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(14),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(13),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(12),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(11),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(10),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(9),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(8),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0123_inv1_1609,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0105(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_PAUSE_VALUE(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_n0127_inv_1607,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Result(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_DATA_INT(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_INT(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_VALID_FINAL_269,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_DATA_VALID_INT_308
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_UNDERRUN_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_286,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_TX_UNDERRUN_INT_1546
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_GOOD_FRAME_INT_306
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_RX_BAD_FRAME_INT_307
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_duplex_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => tx_mac_config_vector(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_tx_enable_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_duplex_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => rx_mac_config_vector(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_FLOW_sync_rx_enable_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg : FD
    port map (
      C => tx_axi_clk,
      D => tx_enable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1523
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_PWR_24_o_tx_enable_MUX_77_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1522
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1488
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_31_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1509
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1506
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1507
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_1491,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1511
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_1489,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1505
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_49_o4_1483,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1512
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1510
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1504
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_236_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1480
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1481
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_242_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1479
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_256_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1477
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_ALIGNMENT_ERR_PULSE_OR_257_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1240
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_268_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1243
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME : FDSE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_435_o,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1476
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1475,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1242
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1464
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1463
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_388_o_1426,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1462
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_VALID : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_948_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1257
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_232_o_1422,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1460
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1459
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1457
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_217_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1256
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_10 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_11 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_12 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_13 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1443,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1458
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1442,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1253
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1441,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_274
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1458,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_273
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_427_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_61_o_MUX_984_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_0_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_1_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_2_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_3_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_4_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_5_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_6_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_7_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_8_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_9_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_10_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1254
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(10),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(8),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(9),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_1_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_0_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_2_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_3_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_4_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_5_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_8_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_6_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_7_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_11_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_9_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_10_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_14_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_12_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_13_1,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_0_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_2348,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_2348,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_1_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_2347,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_2347,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_2_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_2346,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_2346,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_3_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_2345,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_2345,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_4_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_2344,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_2344,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_5_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_2343,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_2343,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_6_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_2342,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_2342,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_7_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_2341,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_2341,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_8_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_2340,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_2340,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_9_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_2339,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_2339,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_10_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_2338,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_2338,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_11_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_2337,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_2337,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_12_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_2336,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_2336,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_13_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt_2351,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result_14_1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1358
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1358,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_2335,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1357
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1358,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_2335,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1357,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_2334,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1356
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1357,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_2334,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1356,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_2333,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1355
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1356,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_2333,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1355,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_2332,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1354
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1355,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_2332,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1354,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_2331,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1353
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1354,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_2331,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1353,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_2330,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1352
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1353,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_2330,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1352,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_2329,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1351
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1352,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_2329,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1351,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_2328,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1350
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1351,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_2328,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1350,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_2327,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q_1349
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1350,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_2327,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q_1349,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt_2350,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_Result(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_829_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_FRAME_1297
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_EXT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_350_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_END_EXT_1347
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_361_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1294
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_367_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_LEN_FIELD_1292
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_370_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_DAT_FIELD_1291
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_205_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_CRC_FIELD_1290
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0 : FDSE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_PWR_51_o_FIELD_CONTROL_5_MUX_852_o,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_GND_60_o_FIELD_CONTROL_0_MUX_851_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1_GND_60_o_MUX_856_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2_GND_60_o_MUX_855_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3_GND_60_o_MUX_854_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4_GND_60_o_MUX_853_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RXD(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC50_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_328_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC50_EN_1235
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC1000_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_331_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC1000_EN_1231
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC100_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_329_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC100_EN_1233
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_GMII_MII_RX_GEN_RX_DV_REG3_321,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_RX_ER,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG1_1225
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_MODE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => rx_mac_config_vector(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_MODE_HELD_1193
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_JUMBO_FRAMES_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => rx_mac_config_vector(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_JUMBO_FRAMES_HELD_1195
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VLAN_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => rx_mac_config_vector(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_VLAN_ENABLE_HELD_1194
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => rx_mac_config_vector(14),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1190
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => rx_mac_config_vector(8),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_LT_CHECK_HELD_1192
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PAUSE_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => rx_mac_config_vector(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1191
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_IFG_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_IFG_FLAG_1150,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_IFG_FLAG_1187
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_339_o_1143,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SFD_FLAG_1189
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_EXTENSION_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_341_o_1142,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_EXTENSION_FLAG_1188
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FALSE_CARR_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1149,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FALSE_CARR_FLAG_1186
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_INV_408_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG1_OUT_1158
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_INV_402_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG1_OUT_1153
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_0_RESYNC_REG_1198
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_SPEED_1_RESYNC_REG_1197
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_0_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_1 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_1_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_2 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_2_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_3 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_3_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_4_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_5 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_5_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_6 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_6_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_7 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_7_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_8 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_8_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_9_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_10 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_10_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_11_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_12_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_13_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0365,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_14_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG1_OUT_1153,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG2_OUT_1167
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG1_OUT_1158,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG2_OUT_1157
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG2,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG3_1228
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG2_OUT_1167,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG3_OUT_1166
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG2_OUT_1157,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG3_OUT_1156
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG3_OUT_1166,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV10_REG_1234
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG3_OUT_1156,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV100_REG_1232
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG6_1224,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG7_1223
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG6(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG3_OUT_1166,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG4_OUT_1165
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG3_OUT_1156,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG4_OUT_1155
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG5,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG7(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG4_OUT_1165,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG5_OUT_1164
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_n0520_inv1,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG4_OUT_1155,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CE_REG5_OUT_1154
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG6_1227,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG7_1226
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG8(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DATA(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT2_1163,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CLK_DIV20_REG_1236
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG7_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG6_OUT2_1163,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG7_OUT2_1162
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG8_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG7_OUT2_1162,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG8_OUT2_1161
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG9_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG8_OUT2_1161,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG9_OUT2_1160
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG9_OUT2_1160,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_REG0_OUT2_1159
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERR_INT_1240,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_1230
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1239,
      Q => rx_statistics_vector(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1238,
      Q => rx_statistics_vector(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_ERR_ALIGNMENT_ERR_REG_AND_334_o,
      Q => rx_statistics_vector(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY,
      Q => rx_statistics_vector(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1253,
      Q => rx_statistics_vector(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0),
      Q => rx_statistics_vector(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1),
      Q => rx_statistics_vector(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2),
      Q => rx_statistics_vector(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3),
      Q => rx_statistics_vector(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4),
      Q => rx_statistics_vector(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5),
      Q => rx_statistics_vector(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6),
      Q => rx_statistics_vector(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7),
      Q => rx_statistics_vector(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8),
      Q => rx_statistics_vector(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9),
      Q => rx_statistics_vector(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10),
      Q => rx_statistics_vector(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11),
      Q => rx_statistics_vector(16)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12),
      Q => rx_statistics_vector(17)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13),
      Q => rx_statistics_vector(18)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_274,
      Q => rx_statistics_vector(19)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1242,
      Q => rx_statistics_vector(20)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1254,
      Q => rx_statistics_vector(21)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1241,
      Q => rx_statistics_vector(25)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VECTOR_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_ALIGNMENT_ERR_REG_CRC_ERR_AND_335_o,
      Q => rx_statistics_vector(26)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_STATISTICS_VALID : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1244,
      Q => rx_statistics_valid
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GND_57_o_FRAME_SUCCESS_MUX_1037_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_GOOD_FRAME_INT_270
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FRAME_SUCCESS_FRAME_FAILURE_MUX_1038_o,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BAD_FRAME_INT_271
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_BROADCASTADDRESSMATCH : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_324,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_7_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(7),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_6_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(6),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_5_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(5),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_4_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(4),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_3_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(3),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_2_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(2),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_1_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(1),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RXD_BUS_0_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG1(0),
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RXD_REG5(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RX_DV1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG1_1229,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RX_DV2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A1 => NlwRenamedSig_OI_speed_is_10_100,
      A2 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG3_1228,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_DV_REG5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_DELAY_RX_ERR : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_speed_is_10_100,
      A1 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG1_1225,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RX_ERR_REG5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_31 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(31)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_30 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(30)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_29 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(29)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_28 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1099,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(28)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_27 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(27)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_26 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1101,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(26)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_25 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(25)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_24 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1103,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(24)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(23)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_22 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(22)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_21 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(21)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_20 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(20)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_19 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(19)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_18 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1109,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(18)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_17 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(17)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_16 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1111,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(16)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1113,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1115,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1120,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1121,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1123,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1124,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1125,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_200_o,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_FCS_CHECK_CALC(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2326,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2326,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2325,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2325,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2324,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2324,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2323,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2323,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2322,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2322,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2321,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2321,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2320,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2320,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2319,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2319,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2318,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2318,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2317,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2317,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2316,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2316,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2315,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2315,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2314,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2314,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2313,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2313,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2312,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2312,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2311,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2311,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2310,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2310,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2309,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2309,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2308,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2308,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2307,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2307,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2306,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2306,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2305,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2305,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2304,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2304,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2303,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2303,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2302,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2302,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2301,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2301,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2300,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2300,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2299,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2299,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2298,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2298,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2297,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2297,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2296,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2296,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2295,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2295,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2294,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2294,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CRC_CE,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2293,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2293,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2292,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2292,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSignal_speed_is_100,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSignal_speed_is_100,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2291,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2291,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2290,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2290,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_CE,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2289,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2289,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2288,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2288,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2287,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2287,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2286,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2286,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2285,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2285,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2284,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2284,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2283,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2283,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2282,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2282,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2281,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2281,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2280,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2280,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2279,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2279,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2278,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2278,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2277,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2277,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2276,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2276,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2275,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2275,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2274,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2274,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2273,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2273,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2272,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2272,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2271,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2271,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2270,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2270,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2269,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2269,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2268,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2268,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2267,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2267,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2266,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2266,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2265,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2265,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2264,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2264,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2263,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2263,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2262,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2262,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2261,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2261,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2260,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2260,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2259,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2259,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2258,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2258,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I6 : XORCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2257,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2257,
      LO => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_780,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_781,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_782,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_784,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_785,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_790,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_792,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_794,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_796,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_802,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_804,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_806,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0869_inv,
      D => tx_ifg_delay(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_DATA_OUT(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1212_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0848,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_COUNT(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n08331,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_555,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_553,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1_481,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_4_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_5_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_6_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_7_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_0 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_3 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_4 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_5 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_7 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_8 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_9 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_10 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_11 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_12 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_13 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n0871_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_0_1_480,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_1_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_2_1_479,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_3_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_4_1_478,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_5_Q,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_6_1_477,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_7_1_476,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_544,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_545,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_536,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(16)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(17)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(18)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_535,
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => tx_statistics_vector(19)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1183_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_LEN(15)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_DATA_REG_4(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_PRE_COUNT(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_CRC_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(0),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(1),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(3),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(4),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(7),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(5),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(8),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(9),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(12),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(10),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(11),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(13),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(14),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_n1218_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(6),
      R => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_689,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q_450
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_speed_is_10_100,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q_450,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q_449
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_690,
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_691,
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q_448
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q_449,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q_448,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q_447
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q_446
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q_447,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q_446,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q_445
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q_444
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q_445,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q_444,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q_443
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I1 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12),
      I2 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I3 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13),
      I4 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I5 => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q_442
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q_443,
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q_442,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      DI => NlwRenamedSig_OI_speed_is_10_100,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(0)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2256,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2256,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(1)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2255,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2255,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(2)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2254,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2254,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(3)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2253,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2253,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(4)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2252,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2252,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(5)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2251,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2251,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(6)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2250,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2250,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(7)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2249,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2249,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(8)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2248,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2248,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(9)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2247,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2247,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(10)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2246,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2246,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(11)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2245,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2245,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(12)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      DI => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      S => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2244,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2244,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(13)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13),
      LI => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_2349,
      O => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_TX_SM1_Result(14)
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRC_MODE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC_MODE_INV_89_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRC_MODE_388
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_HALF_DUPLEX : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_HALF_DUPLEX_387
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_JUMBO_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => tx_mac_config_vector(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_JUMBO_ENABLE_386
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => tx_mac_config_vector(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_ENABLE_385
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_VLAN_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_TX_VLAN_ENABLE_OUT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_VLAN_ENABLE_384
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_IFG_DEL_EN : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => tx_mac_config_vector(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_IFG_DEL_EN_383
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC50_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CRC50_EN_373
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_283_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2_409
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_319_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT_397
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_0_RESYNC_REG_390
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_SPEED_1_RESYNC_REG_389
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_268_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT_382
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_350_o,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_CRS_375
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_269_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT_413
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_284_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2_408
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_320_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT_396
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_270_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_412
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_285_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2_407
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_321_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_395
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV10_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_412,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV10_REG_399
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV100_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_395,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV100_REG_392
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_271_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT_411
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_286_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2_406
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_322_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT_394
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT_411,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT_410
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_287_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2_405
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG4_OUT_394,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CE_REG5_OUT_393
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_288_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_404
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_REG : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_404,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_CLK_DIV20_REG_374
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_289_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2_403
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_290_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2_402
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_291_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG9_OUT2_401,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_REG0_OUT2_400
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_BYTECNTSRL : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      A1 => NlwRenamedSig_OI_speed_is_10_100,
      A2 => NlwRenamedSig_OI_speed_is_10_100,
      A3 => NlwRenamedSig_OI_tx_statistics_vector_20_Q,
      CE => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_284,
      CLK => tx_axi_clk,
      D => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_INT_GMII_TX_EN,
      Q => U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_tx_statistics_vector_20_Q
    );
  U0_trimac_top_TEN_100_SPEED_TEN_100_MAC_INST_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_speed_is_10_100
    );

end STRUCTURE;

-- synthesis translate_on
