// Seed: 3892743111
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  reg id_4 = 1, id_5;
  logic id_6;
  always @(*) id_4 = id_4;
  logic id_7 = 1;
  logic id_8;
  reg   id_9;
  always @(posedge id_2)
    if (id_4) begin
      if (1'b0) begin
        id_4 <= id_3;
      end else begin
        id_9 <= id_2;
        id_8 = 1;
      end
    end else begin
      id_3 = id_3;
    end
endmodule
