// Seed: 3453272181
module module_0 (
    input supply0 id_0,
    input uwire id_1
    , id_5,
    input supply0 id_2,
    input tri id_3
    , id_6
);
  wire id_7;
  wire id_8;
  module_2(
      id_8
  );
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    output logic id_4
);
  final begin
    id_4 <= !{1, 1};
    id_4 = id_0;
  end
  wire id_6;
  module_0(
      id_2, id_2, id_2, id_1
  );
  wire id_7;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
