Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 19 06:53:22 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  283         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (283)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (751)
5. checking no_input_delay (13)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (283)
--------------------------
 There are 283 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (751)
--------------------------------------------------
 There are 751 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  774          inf        0.000                      0                  774           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           774 Endpoints
Min Delay           774 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 3.404ns (44.089%)  route 4.317ns (55.911%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.236     2.692    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.152     2.844 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.081     4.925    hex_seg_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.796     7.721 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.721    hex_seg[1]
    V12                                                               r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 3.411ns (44.238%)  route 4.300ns (55.762%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.629     3.085    HexA/LED_OBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.152     3.237 r  HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.908    hex_grid_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.803     7.711 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.711    hex_grid[0]
    U17                                                               r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 3.394ns (44.789%)  route 4.184ns (55.211%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.261     2.717    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.148     2.865 r  reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.922     4.788    hex_seg_OBUF[5]
    T13                  OBUF (Prop_obuf_I_O)         2.790     7.577 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.577    hex_seg[5]
    T13                                                               r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 3.298ns (43.908%)  route 4.213ns (56.092%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  HexA/counter_reg[15]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          1.468     1.924    reg_unit/reg_B/p_0_in[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.048 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.806     2.854    reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.978 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.938     4.917    hex_seg_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.594     7.510 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.510    hex_seg[2]
    U11                                                               r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 3.595ns (47.895%)  route 3.911ns (52.105%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  reg_unit/reg_B/Data_Out_reg[3]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_unit/reg_B/Data_Out_reg[3]/Q
                         net (fo=8, routed)           1.267     1.785    reg_unit/reg_B/Q[3]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     1.909 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.567     2.476    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.150     2.626 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.077     4.703    hex_seg_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.803     7.506 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.506    hex_seg[3]
    T11                                                               r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.495ns  (logic 3.404ns (45.420%)  route 4.091ns (54.580%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.216     2.672    HexA/LED_OBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.150     2.822 r  HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.697    hex_grid_OBUF[3]
    T14                  OBUF (Prop_obuf_I_O)         2.798     7.495 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.495    hex_grid[3]
    T14                                                               r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 3.179ns (42.528%)  route 4.297ns (57.472%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.629     3.085    HexA/LED_OBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.124     3.209 r  HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.877    hex_grid_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.599     7.476 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.476    hex_grid[1]
    R17                                                               r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.149ns (42.188%)  route 4.315ns (57.812%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.236     2.692    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     2.816 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079     4.895    hex_seg_OBUF[0]
    R12                  OBUF (Prop_obuf_I_O)         2.569     7.464 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.464    hex_seg[0]
    R12                                                               r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 3.178ns (43.156%)  route 4.187ns (56.844%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.261     2.717    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     2.841 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.925     4.767    hex_seg_OBUF[4]
    R11                  OBUF (Prop_obuf_I_O)         2.598     7.365 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.365    hex_seg[4]
    R11                                                               r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 3.183ns (45.013%)  route 3.888ns (54.987%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[3]/q_reg/Q
                         net (fo=49, routed)          2.216     2.672    HexA/LED_OBUF[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.124     2.796 r  HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.468    hex_grid_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         2.603     7.070 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.070    hex_grid[2]
    R16                                                               r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_sync[1]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  R_sync[1]/ff1_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.128     0.269    R_sync[1]/ff1
    SLICE_X1Y30          FDRE                                         r  R_sync[1]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_sync[2]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  F_sync[2]/ff1_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  F_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.130     0.271    F_sync[2]/ff1
    SLICE_X1Y33          FDRE                                         r  F_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[1]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.811%)  route 0.136ns (49.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  button_sync[1]/ff1_reg/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.136     0.277    button_sync[1]/ff1
    SLICE_X0Y25          FDRE                                         r  button_sync[1]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_sync[1]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  F_sync[1]/ff1_reg/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  F_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.109     0.250    F_sync[1]/ff1
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  F_sync[1]/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    F_sync[1]/q_i_1__1_n_0
    SLICE_X1Y29          FDRE                                         r  F_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  R_sync[0]/ff1_reg/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.109     0.250    R_sync[0]/ff1
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  R_sync[0]/q_i_1__10/O
                         net (fo=1, routed)           0.000     0.295    R_sync[0]/q_i_1__10_n_0
    SLICE_X1Y27          FDRE                                         r  R_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Din_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Din_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  Din_sync[0]/ff2_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Din_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    Din_sync[0]/ff2
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.099     0.296 r  Din_sync[0]/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.296    Din_sync[0]/q_i_1__6_n_0
    SLICE_X5Y19          FDRE                                         r  Din_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE                         0.000     0.000 r  F_sync[0]/ff2_reg/C
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  F_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    F_sync[0]/ff2
    SLICE_X5Y24          LUT4 (Prop_lut4_I2_O)        0.099     0.296 r  F_sync[0]/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    F_sync[0]/q_i_1__0_n_0
    SLICE_X5Y24          FDRE                                         r  F_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_sync[2]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  F_sync[2]/ff2_reg/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  F_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    F_sync[2]/ff2
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.099     0.296 r  F_sync[2]/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.296    F_sync[2]/q_i_1__2_n_0
    SLICE_X1Y33          FDRE                                         r  F_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_sync[1]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  R_sync[1]/ff2_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  R_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    R_sync[1]/ff2
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.099     0.296 r  R_sync[1]/q_i_1__11/O
                         net (fo=1, routed)           0.000     0.296    R_sync[1]/q_i_1__11_n_0
    SLICE_X1Y30          FDRE                                         r  R_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  button_sync[0]/ff2_reg/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    button_sync[0]/ff2
    SLICE_X1Y28          LUT4 (Prop_lut4_I2_O)        0.099     0.296 r  button_sync[0]/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.296    button_sync[0]/q_i_1__3_n_0
    SLICE_X1Y28          FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------





