

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Sun Jun 23 03:41:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8004|     8004|  40.020 us|  40.020 us|  8005|  8005|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     8002|     8002|        11|          8|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     119|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      457|     701|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      237|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      694|     937|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U2     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   3|  457|  701|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_120_p2     |         +|   0|  0|  17|          10|           1|
    |and_ln16_fu_171_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_189       |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_114_p2    |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln16_1_fu_161_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln16_fu_155_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln16_fu_167_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          87|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   10|         20|
    |hist_address0                |  14|          3|   10|         30|
    |i_fu_54                      |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         24|   35|         87|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_i_reg_251                |  64|   0|   64|          0|
    |and_ln16_reg_227             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |hist_addr_reg_236            |  10|   0|   10|          0|
    |hist_load_reg_241            |  64|   0|   64|          0|
    |i_fu_54                      |  10|   0|   10|          0|
    |icmp_ln14_reg_197            |   1|   0|    1|          0|
    |icmp_ln16_1_reg_222          |   1|   0|    1|          0|
    |icmp_ln16_reg_217            |   1|   0|    1|          0|
    |temp_reg_211                 |  64|   0|   64|          0|
    |zext_ln14_reg_201            |  10|   0|   64|         54|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 237|   0|  291|         54|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|f_address0     |  out|   10|   ap_memory|             f|         array|
|f_ce0          |  out|    1|   ap_memory|             f|         array|
|f_q0           |   in|   32|   ap_memory|             f|         array|
|w_address0     |  out|   10|   ap_memory|             w|         array|
|w_ce0          |  out|    1|   ap_memory|             w|         array|
|w_q0           |   in|   64|   ap_memory|             w|         array|
|hist_address0  |  out|   10|   ap_memory|          hist|         array|
|hist_ce0       |  out|    1|   ap_memory|          hist|         array|
|hist_we0       |  out|    1|   ap_memory|          hist|         array|
|hist_d0        |  out|   64|   ap_memory|          hist|         array|
|hist_q0        |   in|   64|   ap_memory|          hist|         array|
+---------------+-----+-----+------------+--------------+--------------+

