// Seed: 1635281966
module module_0 (
    output wire id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9
);
  assign id_7 = 1;
  id_11(
      id_1, 1
  );
  wire id_12;
  final begin
    id_6 = 1;
  end
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  uwire id_2
);
  assign id_1 = id_0;
  always_ff id_1 = #1 id_0;
  uwire id_4;
  assign id_4 = id_2;
  assign id_1 = 1;
  module_0(
      id_4, id_2, id_4, id_2, id_4, id_4, id_4, id_4, id_2, id_2
  );
  assign id_1 = "" * id_0 & 1'b0;
endmodule
