Test 1 passed!
Test 2 passed!
Test 3 passed!
Test 4 passed!
Test 5 passed!
Test 6 passed!
Test 7 passed!
Test 8 passed!
Test 9 passed!
Test 10 passed!
Test 11 passed!
Test 12 passed!
Test 13 passed!
Test 14 passed!
Test 15 passed!
Test 16 passed!
Test 17 passed!
Test 18 passed!
Test 19 passed!
Test 20 passed!
Mismatch at index 21: Inputs = [1, 0, 0], Generated = [00000000, 0], Reference = [00000000, 1]
Mismatch at index 22: Inputs = [0, 0, 0], Generated = [00000000, 0], Reference = [00000000, 1]
Test 23 passed!
Test 24 passed!
Test 25 passed!
Test 26 passed!
Test 27 passed!
Test 28 passed!
2 mismatches out of 29 total tests.
hdlbits_testbenches/Fsm_serialdata_0_tb.v:375: $finish called at 58000 (10ps)
Module file path: RoEm/modules/Fsm_serialdata.v
Testbench file path: hdlbits_testbenches/Fsm_serialdata_0_tb.v
Compilation successful. Executable created at RoEm/simulations/Fsm_serialdata_sim
Simulation completed successfully.
