Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 14 07:28:44 2025
| Host         : DESKTOP-IGU5KAN running 64-bit major release  (build 9200)
| Command      : report_utilization -file mts_ddr4_0_0_utilization_synth.rpt -pb mts_ddr4_0_0_utilization_synth.pb
| Design       : mts_ddr4_0_0
| Device       : xczu48dr-fsvg1517-2-e
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 15531 |     0 |          0 |    425280 |  3.65 |
|   LUT as Logic             | 14113 |     0 |          0 |    425280 |  3.32 |
|   LUT as Memory            |  1418 |     0 |          0 |    213600 |  0.66 |
|     LUT as Distributed RAM |   816 |     0 |            |           |       |
|     LUT as Shift Register  |   602 |     0 |            |           |       |
| CLB Registers              | 17940 |     0 |          0 |    850560 |  2.11 |
|   Register as Flip Flop    | 17939 |     0 |          0 |    850560 |  2.11 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    850560 | <0.01 |
| CARRY8                     |    56 |     0 |          0 |     53160 |  0.11 |
| F7 Muxes                   |   361 |     0 |          0 |    212640 |  0.17 |
| F8 Muxes                   |     0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 537   |          Yes |         Set |            - |
| 17400 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |          0 |      1080 |  2.36 |
|   RAMB36/FIFO*    |   25 |     0 |          0 |      1080 |  2.31 |
|     RAMB36E2 only |   25 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      4272 |  0.07 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  117 |     0 |          0 |       347 | 33.72 |
| RF_ADC     |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC     |    0 |     0 |          4 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       696 |  1.15 |
|   BUFGCE             |    8 |     0 |          0 |       216 |  3.70 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    3 |     0 |          0 |        16 | 18.75 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| FE              |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| RFADC           |    0 |     0 |          0 |         4 |  0.00 |
| RFDAC           |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 17400 |            Register |
| LUT3             |  5216 |                 CLB |
| LUT6             |  5139 |                 CLB |
| LUT5             |  3249 |                 CLB |
| LUT4             |  2524 |                 CLB |
| RAMD32           |  1224 |                 CLB |
| LUT2             |  1206 |                 CLB |
| FDSE             |   537 |            Register |
| SRLC32E          |   516 |                 CLB |
| LUT1             |   456 |                 CLB |
| RAMS32           |   408 |                 CLB |
| MUXF7            |   361 |                 CLB |
| RXTX_BITSLICE    |   105 |                 I/O |
| SRL16E           |    86 |                 CLB |
| IBUFCTRL         |    81 |              Others |
| OBUFT_DCIEN      |    72 |                 I/O |
| INBUF            |    72 |                 I/O |
| CARRY8           |    56 |                 CLB |
| OBUF             |    27 |                 I/O |
| RAMB36E2         |    25 |            BLOCKRAM |
| TX_BITSLICE_TRI  |    20 |                 I/O |
| BITSLICE_CONTROL |    20 |                 I/O |
| OBUFT            |    16 |                 I/O |
| RIU_OR           |    10 |                 I/O |
| INV              |     9 |                 CLB |
| DIFFINBUF        |     9 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| BUFGCE           |     8 |               Clock |
| PLLE4_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| FDPE             |     2 |            Register |
| RAMB18E2         |     1 |            BLOCKRAM |
| MMCME4_ADV       |     1 |               Clock |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


