/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 11 03:09:27 2016
 *                 Full Compile MD5 Checksum  44716fd0efeb9c02e4f323f52ab76f08
 *                     (minus title and desc)
 *                 MD5 Checksum               36e032c73827638ca912fa66c6f78724
 *
 * lock_release:   r_287
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     774
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DDR34_PHY_BYTE_LANE_0_B_0_H__
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_H__

/***************************************************************************
 *DDR34_PHY_BYTE_LANE_0_B_0 - DDR34 Channel B Byte Lane #0 control registers
 ***************************************************************************/
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0 0x21120a00 /* [RW] Write channel DQS VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0 0x21120a04 /* [RW] Write channel DQ0 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0 0x21120a08 /* [RW] Write channel DQ1 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0 0x21120a0c /* [RW] Write channel DQ2 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0 0x21120a10 /* [RW] Write channel DQ3 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0 0x21120a14 /* [RW] Write channel DQ4 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0 0x21120a18 /* [RW] Write channel DQ5 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0 0x21120a1c /* [RW] Write channel DQ6 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0 0x21120a20 /* [RW] Write channel DQ7 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0 0x21120a24 /* [RW] Write channel DMI VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1 0x21120a28 /* [RW] Write channel DQS VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1 0x21120a2c /* [RW] Write channel DQ0 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1 0x21120a30 /* [RW] Write channel DQ1 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1 0x21120a34 /* [RW] Write channel DQ2 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1 0x21120a38 /* [RW] Write channel DQ3 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1 0x21120a3c /* [RW] Write channel DQ4 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1 0x21120a40 /* [RW] Write channel DQ5 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1 0x21120a44 /* [RW] Write channel DQ6 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1 0x21120a48 /* [RW] Write channel DQ7 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1 0x21120a4c /* [RW] Write channel DMI VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0 0x21120a50 /* [RW] Write channel DQ and DMI VDL adjust register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1 0x21120a54 /* [RW] Write channel DQ and DMI VDL adjust register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0 0x21120a58 /* [RW] Read channel DQSP VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0 0x21120a5c /* [RW] Read channel DQSP VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0 0x21120a60 /* [RW] Read channel DQ0-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0 0x21120a64 /* [RW] Read channel DQ0-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0 0x21120a68 /* [RW] Read channel DQ1-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0 0x21120a6c /* [RW] Read channel DQ1-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0 0x21120a70 /* [RW] Read channel DQ2-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0 0x21120a74 /* [RW] Read channel DQ2-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0 0x21120a78 /* [RW] Read channel DQ3-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0 0x21120a7c /* [RW] Read channel DQ3-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0 0x21120a80 /* [RW] Read channel DQ4-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0 0x21120a84 /* [RW] Read channel DQ4-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0 0x21120a88 /* [RW] Read channel DQ5-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0 0x21120a8c /* [RW] Read channel DQ5-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0 0x21120a90 /* [RW] Read channel DQ6-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0 0x21120a94 /* [RW] Read channel DQ6-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0 0x21120a98 /* [RW] Read channel DQ7-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0 0x21120a9c /* [RW] Read channel DQ7-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0 0x21120aa0 /* [RW] Read channel DMI-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0 0x21120aa4 /* [RW] Read channel DMI-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1 0x21120aa8 /* [RW] Read channel DQSP VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1 0x21120aac /* [RW] Read channel DQSP VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1 0x21120ab0 /* [RW] Read channel DQ0-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1 0x21120ab4 /* [RW] Read channel DQ0-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1 0x21120ab8 /* [RW] Read channel DQ1-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1 0x21120abc /* [RW] Read channel DQ1-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1 0x21120ac0 /* [RW] Read channel DQ2-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1 0x21120ac4 /* [RW] Read channel DQ2-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1 0x21120ac8 /* [RW] Read channel DQ3-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1 0x21120acc /* [RW] Read channel DQ3-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1 0x21120ad0 /* [RW] Read channel DQ4-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1 0x21120ad4 /* [RW] Read channel DQ4-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1 0x21120ad8 /* [RW] Read channel DQ5-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1 0x21120adc /* [RW] Read channel DQ5-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1 0x21120ae0 /* [RW] Read channel DQ6-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1 0x21120ae4 /* [RW] Read channel DQ6-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1 0x21120ae8 /* [RW] Read channel DQ7-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1 0x21120aec /* [RW] Read channel DQ7-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1 0x21120af0 /* [RW] Read channel DMI-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1 0x21120af4 /* [RW] Read channel DMI-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0 0x21120af8 /* [RW] Write DQ0 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1 0x21120afc /* [RW] Write DQ1 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2 0x21120b00 /* [RW] Write DQ2 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3 0x21120b04 /* [RW] Write DQ3 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4 0x21120b08 /* [RW] Write DQ4 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5 0x21120b0c /* [RW] Write DQ5 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6 0x21120b10 /* [RW] Write DQ6 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7 0x21120b14 /* [RW] Write DQ7 bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI 0x21120b18 /* [RW] Write DMI bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL 0x21120b1c /* [CFG] Read channel datapath control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_ADDR 0x21120b20 /* [CFG] Read fifo address pointer register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DATA 0x21120b24 /* [RO] Read fifo data register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI 0x21120b28 /* [RO] Read fifo dmi register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS 0x21120b2c /* [RO] Read fifo status register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_CLEAR 0x21120b30 /* [WO] Read fifo status clear register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS 0x21120b34 /* [RO] Write Rank Error Status register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_CLEAR 0x21120b38 /* [WO] Wrie Rank Status Clear register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL 0x21120b3c /* [CFG] DDR write bit clock control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL 0x21120b40 /* [CFG] Idle mode SSTL pad control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL 0x21120b44 /* [CFG] DQ, DMI pad drive characteristics control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL 0x21120b48 /* [CFG] DQS pad P rail  drive characteristics control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL 0x21120b4c /* [CFG] pad rx and tx characteristics control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM 0x21120b50 /* [CFG] Receiver trim for DQ */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM 0x21120b54 /* [CFG] Rreceiver trim for DQS */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE 0x21120b58 /* [CFG] Write cycle preamble control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR 0x21120b5c /* [RW] Read channel FIFO clear control */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_DATA 0x21120b60 /* [RO] Read channel MRR read data */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS 0x21120b64 /* [RO] Read channel MRR read status */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_CLEAR 0x21120b68 /* [WO] Read channel MRR read status clear */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK 0x21120b6c /* [RO] Readback register for DQ, DMI, DQS pins */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST 0x21120b70 /* [CFG] Leakage test control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS 0x21120b74 /* [RO] Write Rank Error Status register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_CLEAR 0x21120b78 /* [WO] Wrie Rank Status Clear register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_BL_SPARE_REG 0x21120b7c /* [CFG] Byte-Lane Spare register */

/***************************************************************************
 *VDL_CONTROL_WR_DQS_CS0 - Write channel DQS VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ0_CS0 - Write channel DQ0 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ1_CS0 - Write channel DQ1 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ2_CS0 - Write channel DQ2 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ3_CS0 - Write channel DQ3 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ4_CS0 - Write channel DQ4 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ5_CS0 - Write channel DQ5 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ6_CS0 - Write channel DQ6 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ7_CS0 - Write channel DQ7 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DMI_CS0 - Write channel DMI VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQS_CS1 - Write channel DQS VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQS_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQS_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ0_CS1 - Write channel DQ0 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ0_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ0_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ1_CS1 - Write channel DQ1 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ1_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ1_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ2_CS1 - Write channel DQ2 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ2_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ2_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ3_CS1 - Write channel DQ3 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ3_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ3_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ4_CS1 - Write channel DQ4 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ4_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ4_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ5_CS1 - Write channel DQ5 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ5_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ5_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ6_CS1 - Write channel DQ6 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ6_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ6_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DQ7_CS1 - Write channel DQ7 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DQ7_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DQ7_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_WR_DMI_CS1 - Write channel DMI VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_reserved1_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_WR_DMI_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_WR_DMI_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_ADJUST_WR_DQ_DMI_CS0 - Write channel DQ and DMI VDL adjust register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS0 :: ADJUST_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_ADJUST_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_ADJUST_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS0_ADJUST_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_ADJUST_WR_DQ_DMI_CS1 - Write channel DQ and DMI VDL adjust register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_ADJUST_WR_DQ_DMI_CS1 :: ADJUST_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_ADJUST_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_ADJUST_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_ADJUST_WR_DQ_DMI_CS1_ADJUST_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQSP_CS0 - Read channel DQSP VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQSN_CS0 - Read channel DQSP VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ0P_CS0 - Read channel DQ0-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ0N_CS0 - Read channel DQ0-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ1P_CS0 - Read channel DQ1-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ1N_CS0 - Read channel DQ1-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ2P_CS0 - Read channel DQ2-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ2N_CS0 - Read channel DQ2-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ3P_CS0 - Read channel DQ3-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ3N_CS0 - Read channel DQ3-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ4P_CS0 - Read channel DQ4-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ4N_CS0 - Read channel DQ4-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ5P_CS0 - Read channel DQ5-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ5N_CS0 - Read channel DQ5-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ6P_CS0 - Read channel DQ6-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ6N_CS0 - Read channel DQ6-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ7P_CS0 - Read channel DQ7-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ7N_CS0 - Read channel DQ7-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DMIP_CS0 - Read channel DMI-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DMIN_CS0 - Read channel DMI-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS0 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQSP_CS1 - Read channel DQSP VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSP_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSP_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQSN_CS1 - Read channel DQSP VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQSN_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQSN_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ0P_CS1 - Read channel DQ0-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ0N_CS1 - Read channel DQ0-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ0N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ0N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ1P_CS1 - Read channel DQ1-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ1N_CS1 - Read channel DQ1-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ1N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ1N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ2P_CS1 - Read channel DQ2-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ2N_CS1 - Read channel DQ2-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ2N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ2N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ3P_CS1 - Read channel DQ3-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ3N_CS1 - Read channel DQ3-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ3N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ3N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ4P_CS1 - Read channel DQ4-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ4N_CS1 - Read channel DQ4-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ4N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ4N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ5P_CS1 - Read channel DQ5-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ5N_CS1 - Read channel DQ5-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ5N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ5N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ6P_CS1 - Read channel DQ6-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ6N_CS1 - Read channel DQ6-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ6N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ6N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ7P_CS1 - Read channel DQ7-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7P_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7P_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DQ7N_CS1 - Read channel DQ7-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DQ7N_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DQ7N_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DMIP_CS1 - Read channel DMI-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIP_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIP_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RD_DMIN_CS1 - Read channel DMI-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS1 :: reserved1 [15:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_reserved1_MASK 0x0000ff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_reserved1_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: VDL_CONTROL_RD_DMIN_CS1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_VDL_CONTROL_RD_DMIN_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ0 - Write DQ0 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ0 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ0 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ0 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ0_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ1 - Write DQ1 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ1 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ1 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ1 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ1_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ2 - Write DQ2 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ2 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ2 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ2 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ2_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ3 - Write DQ3 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ3 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ3 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ3 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ3_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ4 - Write DQ4 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ4 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ4 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ4 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ4_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ5 - Write DQ5 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ5 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ5 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ5 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ5_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ6 - Write DQ6 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ6 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ6 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ6 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ6_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DQ7 - Write DQ7 bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ7 :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ7 :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DQ7 :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DQ7_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *WR_CHAN_DLY_CYC_DMI - Write DMI bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DMI :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_reserved0_MASK 0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_reserved0_SHIFT 6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DMI :: DQ_DMI_CYCLES_CS1 [05:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_DQ_DMI_CYCLES_CS1_MASK 0x00000038
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_DQ_DMI_CYCLES_CS1_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_DQ_DMI_CYCLES_CS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_CHAN_DLY_CYC_DMI :: DQ_DMI_CYCLES_CS0 [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_DQ_DMI_CYCLES_CS0_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_DQ_DMI_CYCLES_CS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_CHAN_DLY_CYC_DMI_DQ_DMI_CYCLES_CS0_DEFAULT 0x00000000

/***************************************************************************
 *READ_CONTROL - Read channel datapath control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CONTROL :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_reserved0_SHIFT 4

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CONTROL :: MODE [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_MODE_MASK      0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_MODE_SHIFT     3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_MODE_DEFAULT   0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CONTROL :: RD_DATA_DLY [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_RD_DATA_DLY_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_RD_DATA_DLY_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CONTROL_RD_DATA_DLY_DEFAULT 0x00000007

/***************************************************************************
 *READ_FIFO_ADDR - Read fifo address pointer register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_ADDR :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_ADDR_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_ADDR_reserved0_SHIFT 4

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_ADDR :: ADDR [03:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_ADDR_ADDR_MASK    0x0000000f
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_ADDR_ADDR_SHIFT   0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_ADDR_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *READ_FIFO_DATA - Read fifo data register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_DATA :: DATA [31:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DATA_DATA_MASK    0xffffffff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DATA_DATA_SHIFT   0

/***************************************************************************
 *READ_FIFO_DMI - Read fifo dmi register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_DMI :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI_reserved0_SHIFT 4

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_DMI :: DMI [03:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI_DMI_MASK      0x0000000f
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI_DMI_SHIFT     0

/***************************************************************************
 *READ_FIFO_STATUS - Read fifo status register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_STATUS :: reserved0 [31:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_reserved0_MASK 0xffffff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_reserved0_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_STATUS :: MAX_DEPTH [07:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_MAX_DEPTH_MASK 0x000000f0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_MAX_DEPTH_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_MAX_DEPTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_STATUS :: reserved1 [03:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_reserved1_MASK 0x0000000c
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_reserved1_SHIFT 2

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_STATUS :: OVERFLOW [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_OVERFLOW_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_OVERFLOW_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_OVERFLOW_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_STATUS :: UNDERFLOW [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_UNDERFLOW_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_UNDERFLOW_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS_UNDERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *READ_FIFO_CLEAR - Read fifo status clear register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_CLEAR :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_CLEAR_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_FIFO_CLEAR :: CLEAR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_CLEAR_CLEAR_MASK  0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_CLEAR_CLEAR_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_CLEAR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *WR_RANK_ERROR_STATUS - Write Rank Error Status register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_RANK_ERROR_STATUS :: reserved0 [31:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_reserved0_SHIFT 2

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_RANK_ERROR_STATUS :: NO_CS_ERROR [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_NO_CS_ERROR_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_NO_CS_ERROR_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_NO_CS_ERROR_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_RANK_ERROR_STATUS :: RANK_ERROR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_RANK_ERROR_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_RANK_ERROR_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS_RANK_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *WR_RANK_CLEAR - Wrie Rank Status Clear register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_RANK_CLEAR :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_CLEAR_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_RANK_CLEAR :: CLEAR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_CLEAR_CLEAR_MASK    0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_CLEAR_CLEAR_SHIFT   0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_CLEAR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *DYNAMIC_CLOCK_CONTROL - DDR write bit clock control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: DYNAMIC_CLOCK_CONTROL :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_reserved0_SHIFT 4

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DYNAMIC_CLOCK_CONTROL :: DISABLE_WR_CHAN_MEMC_CLK [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_MASK 0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_WR_CHAN_MEMC_CLK_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DYNAMIC_CLOCK_CONTROL :: DISABLE_RD_CHAN_MEMC_CLK [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_RD_CHAN_MEMC_CLK_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DYNAMIC_CLOCK_CONTROL :: reserved1 [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_reserved1_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_reserved1_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DYNAMIC_CLOCK_CONTROL :: DISABLE_BIT_CELL_DDR_CK_ON_IDLE [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DYNAMIC_CLOCK_CONTROL_DISABLE_BIT_CELL_DDR_CK_ON_IDLE_DEFAULT 0x00000001

/***************************************************************************
 *IDLE_PAD_CONTROL - Idle mode SSTL pad control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IDLE_MASK  0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IDLE_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IDLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: reserved0 [30:18] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_reserved0_MASK 0x7ffc0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_reserved0_SHIFT 18

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: AUTO_DQ_RXENB_MODE [17:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x00020000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 17
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: AUTO_DQ_IDDQ_MODE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: reserved1 [15:14] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_reserved1_MASK 0x0000c000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_reserved1_SHIFT 14

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: IO_IDLE_ENABLE [13:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK 0x00003ff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: reserved2 [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_reserved2_MASK 0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_reserved2_SHIFT 3

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: DFE_RXENB [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_DFE_RXENB_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_DFE_RXENB_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_DFE_RXENB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: RXENB [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_RXENB_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_RXENB_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_RXENB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: IDLE_PAD_CONTROL :: IDDQ [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IDDQ_MASK  0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IDDQ_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_IDLE_PAD_CONTROL_IDDQ_DEFAULT 0x00000000

/***************************************************************************
 *DRIVE_PAD_CTL - DQ, DMI pad drive characteristics control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: reserved0 [31:26] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_reserved0_MASK 0xfc000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_reserved0_SHIFT 26

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: ND_TERM_STRENGTH [25:21] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_ND_TERM_STRENGTH_MASK 0x03e00000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_ND_TERM_STRENGTH_SHIFT 21
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_ND_TERM_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: DEEM_ENABLE [20:20] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_DEEM_ENABLE_MASK 0x00100000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_DEEM_ENABLE_SHIFT 20
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_DEEM_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: PD_DEEM11_STRENGTH [19:15] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_DEEM11_STRENGTH_MASK 0x000f8000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_DEEM11_STRENGTH_SHIFT 15
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_DEEM11_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: PD_DEEM00_STRENGTH [14:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_DEEM00_STRENGTH_MASK 0x00007c00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_DEEM00_STRENGTH_SHIFT 10
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_DEEM00_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: PD_STRENGTH [09:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_STRENGTH_MASK 0x000003e0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_STRENGTH_SHIFT 5
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_PD_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DRIVE_PAD_CTL :: ND_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_ND_STRENGTH_MASK 0x0000001f
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_ND_STRENGTH_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DRIVE_PAD_CTL_ND_STRENGTH_DEFAULT 0x00000000

/***************************************************************************
 *DQS_DRIVE_PAD_CTL - DQS pad P rail  drive characteristics control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_DRIVE_PAD_CTL :: reserved0 [31:15] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_reserved0_MASK 0xffff8000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_reserved0_SHIFT 15

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_DRIVE_PAD_CTL :: DQS_ND_TERM_STRENGTH [14:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_ND_TERM_STRENGTH_MASK 0x00007c00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_ND_TERM_STRENGTH_SHIFT 10
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_ND_TERM_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_DRIVE_PAD_CTL :: DQS_PD_STRENGTH [09:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_PD_STRENGTH_MASK 0x000003e0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_PD_STRENGTH_SHIFT 5
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_PD_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_DRIVE_PAD_CTL :: DQS_ND_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_ND_STRENGTH_MASK 0x0000001f
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_ND_STRENGTH_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_DRIVE_PAD_CTL_DQS_ND_STRENGTH_DEFAULT 0x00000000

/***************************************************************************
 *STATIC_PAD_CTL - pad rx and tx characteristics control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: reserved0 [31:20] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_reserved0_MASK 0xfff00000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_reserved0_SHIFT 20

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: DFE_ENABLE [19:19] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DFE_ENABLE_MASK 0x00080000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DFE_ENABLE_SHIFT 19
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DFE_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: DQ_DMI_DATA [18:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DQ_DMI_DATA_MASK 0x0007fc00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DQ_DMI_DATA_SHIFT 10
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DQ_DMI_DATA_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: CBT_DQ_DMI_EN [09:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_CBT_DQ_DMI_EN_MASK 0x00000200
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_CBT_DQ_DMI_EN_SHIFT 9
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_CBT_DQ_DMI_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: SEND_CBT_DQ_DQS [08:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_SEND_CBT_DQ_DQS_MASK 0x00000100
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_SEND_CBT_DQ_DQS_SHIFT 8
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_SEND_CBT_DQ_DQS_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: FORCE_DQS_TOGGLE [07:07] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_MASK 0x00000080
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_SHIFT 7
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQS_TOGGLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: FORCE_DQS_HI [06:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQS_HI_MASK 0x00000040
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQS_HI_SHIFT 6
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQS_HI_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: FORCE_DQ_DMI [05:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQ_DMI_MASK 0x00000020
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQ_DMI_SHIFT 5
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_FORCE_DQ_DMI_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: DMI_OUT_ENABLE [04:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DMI_OUT_ENABLE_MASK 0x00000010
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DMI_OUT_ENABLE_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DMI_OUT_ENABLE_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: MRR_RDBI_ENABLE [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_MASK 0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_MRR_RDBI_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: WDBI_ENABLE [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_WDBI_ENABLE_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_WDBI_ENABLE_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_WDBI_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: RDBI_ENABLE [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_RDBI_ENABLE_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_RDBI_ENABLE_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_RDBI_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: STATIC_PAD_CTL :: DM_ENABLE [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DM_ENABLE_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DM_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_STATIC_PAD_CTL_DM_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DQ_RX_TRIM - Receiver trim for DQ
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_RX_TRIM :: reserved0 [31:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_reserved0_MASK   0xfffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_reserved0_SHIFT  17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_RX_TRIM :: ITRIM [16:14] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_ITRIM_MASK       0x0001c000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_ITRIM_SHIFT      14
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_ITRIM_DEFAULT    0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_RX_TRIM :: reserved1 [13:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_reserved1_MASK   0x00003fff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_RX_TRIM_reserved1_SHIFT  0

/***************************************************************************
 *DQS_RX_TRIM - Rreceiver trim for DQS
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_RX_TRIM :: reserved0 [31:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_reserved0_MASK  0xfffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_RX_TRIM :: ITRIM [16:14] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_ITRIM_MASK      0x0001c000
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_ITRIM_SHIFT     14
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_ITRIM_DEFAULT   0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQS_RX_TRIM :: reserved1 [13:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_reserved1_MASK  0x00003fff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQS_RX_TRIM_reserved1_SHIFT 0

/***************************************************************************
 *WR_PREAMBLE_MODE - Write cycle preamble control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_PREAMBLE_MODE :: reserved0 [31:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_reserved0_MASK 0xfffffc00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_reserved0_SHIFT 10

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_PREAMBLE_MODE :: DQS_PARK_AT_DIFF0 [09:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_PARK_AT_DIFF0_MASK 0x00000200
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_PARK_AT_DIFF0_SHIFT 9
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_PARK_AT_DIFF0_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_PREAMBLE_MODE :: DQS [08:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_MASK   0x000001e0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_SHIFT  5
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_DEFAULT 0x0000000a

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_PREAMBLE_MODE :: DQS_POSTAM_BITS [04:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_MASK 0x00000018
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_POSTAM_BITS_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: WR_PREAMBLE_MODE :: DQS_PREAM_BITS [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_MASK 0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_PREAMBLE_MODE_DQS_PREAM_BITS_DEFAULT 0x00000004

/***************************************************************************
 *READ_CHAN_FIFO_CLEAR - Read channel FIFO clear control
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CHAN_FIFO_CLEAR :: reserved0 [31:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_reserved0_MASK 0xfffffff8
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_reserved0_SHIFT 3

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CHAN_FIFO_CLEAR :: IMMEDIATE [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_IMMEDIATE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CHAN_FIFO_CLEAR :: VALUE [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_VALUE_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_VALUE_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_VALUE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: READ_CHAN_FIFO_CLEAR :: ENABLE [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_ENABLE_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_CHAN_FIFO_CLEAR_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *MRR_READ_DATA - Read channel MRR read data
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: MRR_READ_DATA :: DATA [31:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_DATA_DATA_MASK     0xffffffff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_DATA_DATA_SHIFT    0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_DATA_DATA_DEFAULT  0x00000000

/***************************************************************************
 *MRR_READ_STATUS - Read channel MRR read status
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: MRR_READ_STATUS :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_B_0 :: MRR_READ_STATUS :: VALID [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_VALID_MASK  0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_VALID_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_VALID_DEFAULT 0x00000000

/***************************************************************************
 *MRR_READ_STATUS_CLEAR - Read channel MRR read status clear
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: MRR_READ_STATUS_CLEAR :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_CLEAR_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_B_0 :: MRR_READ_STATUS_CLEAR :: CLEAR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_CLEAR_CLEAR_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_CLEAR_CLEAR_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS_CLEAR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *DQ_DMI_DQS_READBACK - Readback register for DQ, DMI, DQS pins
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_DMI_DQS_READBACK :: reserved0 [31:11] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_reserved0_MASK 0xfffff800
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_reserved0_SHIFT 11

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_DMI_DQS_READBACK :: DQSN [10:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DQSN_MASK 0x00000400
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DQSN_SHIFT 10

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_DMI_DQS_READBACK :: DQSP [09:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DQSP_MASK 0x00000200
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DQSP_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_DMI_DQS_READBACK :: DMI [08:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DMI_MASK 0x00000100
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DMI_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_B_0 :: DQ_DMI_DQS_READBACK :: DQ [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DQ_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK_DQ_SHIFT 0

/***************************************************************************
 *LEAKAGE_TEST - Leakage test control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: LEAKAGE_TEST :: reserved0 [31:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_reserved0_MASK 0xfffffc00
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_reserved0_SHIFT 10

/* DDR34_PHY_BYTE_LANE_0_B_0 :: LEAKAGE_TEST :: DRIVE_HI [09:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_DRIVE_HI_MASK  0x00000200
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_DRIVE_HI_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: LEAKAGE_TEST :: DELAY [08:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_DELAY_MASK     0x000001fe
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_DELAY_SHIFT    1
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_DELAY_DEFAULT  0x00000000

/* DDR34_PHY_BYTE_LANE_0_B_0 :: LEAKAGE_TEST :: TEST_EN [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_TEST_EN_MASK   0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_TEST_EN_SHIFT  0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_LEAKAGE_TEST_TEST_EN_DEFAULT 0x00000000

/***************************************************************************
 *CBT_STATUS - Write Rank Error Status register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: CBT_STATUS :: reserved0 [31:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_reserved0_MASK   0xffffffc0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_reserved0_SHIFT  6

/* DDR34_PHY_BYTE_LANE_0_B_0 :: CBT_STATUS :: ERROR [05:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_ERROR_MASK       0x0000003f
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_ERROR_SHIFT      0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_ERROR_DEFAULT    0x00000000

/***************************************************************************
 *CBT_STATUS_CLEAR - Wrie Rank Status Clear register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: CBT_STATUS_CLEAR :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_CLEAR_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_B_0 :: CBT_STATUS_CLEAR :: CLEAR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_CLEAR_CLEAR_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_CLEAR_CLEAR_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS_CLEAR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *BL_SPARE_REG - Byte-Lane Spare register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_B_0 :: BL_SPARE_REG :: reserved_for_eco0 [31:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_BL_SPARE_REG_reserved_for_eco0_MASK 0xffffffff
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_BL_SPARE_REG_reserved_for_eco0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_B_0_BL_SPARE_REG_reserved_for_eco0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_DDR34_PHY_BYTE_LANE_0_B_0_H__ */

/* End of File */
