#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 17 16:23:56 2023
# Process ID: 25617
# Current directory: /tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.runs/synth_1
# Command line: vivado -log FULL_ADDER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FULL_ADDER.tcl
# Log file: /tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.runs/synth_1/FULL_ADDER.vds
# Journal file: /tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FULL_ADDER.tcl -notrace
Command: synth_design -top FULL_ADDER -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25622
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.496 ; gain = 0.000 ; free physical = 9434 ; free virtual = 14771
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FULL_ADDER' [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/fulladder.vhd:17]
INFO: [Synth 8-638] synthesizing module 'half_adder' [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/halfadder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'XOR_GATE' [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/XOR_GATE.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XOR_GATE' (1#1) [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/XOR_GATE.vhd:10]
INFO: [Synth 8-638] synthesizing module 'AND_GATE' [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/AND_GATE.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE' (2#1) [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/AND_GATE.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (3#1) [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/halfadder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FULL_ADDER' (4#1) [/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.srcs/sources_1/new/fulladder.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.496 ; gain = 0.000 ; free physical = 9473 ; free virtual = 14811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.496 ; gain = 0.000 ; free physical = 9469 ; free virtual = 14807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2120.422 ; gain = 7.926 ; free physical = 9469 ; free virtual = 14807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2120.422 ; gain = 7.926 ; free physical = 9468 ; free virtual = 14807
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8661 ; free virtual = 14002
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     2|
|3     |FDRE |     2|
|4     |IBUF |     4|
|5     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    11|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8660 ; free virtual = 14000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.102 ; gain = 719.605 ; free physical = 8661 ; free virtual = 14001
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2832.109 ; gain = 719.605 ; free physical = 8661 ; free virtual = 14001
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2832.109 ; gain = 0.000 ; free physical = 8732 ; free virtual = 14072
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 8651 ; free virtual = 13991
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2872.121 ; gain = 759.703 ; free physical = 8787 ; free virtual = 14127
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2020.1/workspace/project_1/project_1.runs/synth_1/FULL_ADDER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FULL_ADDER_utilization_synth.rpt -pb FULL_ADDER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 16:24:55 2023...
