# Clock_gating_model

 
---
### Waveform
![](https://github.com/genie-earth/Verilog_HDL/blob/main/1_clock_gating_model/waveform.jpg)
