vendor_name = ModelSim
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/db/DUT.cbx.xml
design_name = DUT
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
instance = comp, \output_vector[3]~I\, output_vector[3], DUT, 1
instance = comp, \output_vector[4]~I\, output_vector[4], DUT, 1
instance = comp, \output_vector[5]~I\, output_vector[5], DUT, 1
instance = comp, \output_vector[6]~I\, output_vector[6], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
