#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555f7c3b86c0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x555f7c328b20 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000000011110>;
v0x555f7c4022c0_0 .var "Clk", 0 0;
v0x555f7c402380_0 .var "Reset", 0 0;
v0x555f7c402440_0 .var "Start", 0 0;
v0x555f7c4024e0_0 .var "address", 26 0;
v0x555f7c402580_0 .var/i "counter", 31 0;
v0x555f7c4026b0_0 .net "cpu_mem_addr", 31 0, L_0x555f7c4179d0;  1 drivers
v0x555f7c402770_0 .net "cpu_mem_data", 255 0, L_0x555f7c417b00;  1 drivers
v0x555f7c402830_0 .net "cpu_mem_enable", 0 0, L_0x555f7c417470;  1 drivers
v0x555f7c4028d0_0 .net "cpu_mem_write", 0 0, L_0x555f7c417c00;  1 drivers
v0x555f7c402a00_0 .var "flag", 0 0;
v0x555f7c402ac0_0 .var/i "i", 31 0;
v0x555f7c402ba0_0 .var "index", 3 0;
v0x555f7c402c80_0 .var/i "j", 31 0;
v0x555f7c402d60_0 .net "mem_cpu_ack", 0 0, L_0x555f7c418640;  1 drivers
v0x555f7c402e00_0 .net "mem_cpu_data", 255 0, v0x555f7c401990_0;  1 drivers
v0x555f7c402ec0_0 .var/i "outfile", 31 0;
v0x555f7c402fa0_0 .var/i "outfile2", 31 0;
v0x555f7c403190_0 .var "tag", 23 0;
S_0x555f7c3814f0 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x555f7c3b86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0x555f7c3d9c50 .functor AND 1, v0x555f7c3ee370_0, L_0x555f7c403270, C4<1>, C4<1>;
v0x555f7c3fda50_0 .net "ALUCtrl_o", 3 0, v0x555f7c384ac0_0;  1 drivers
v0x555f7c3fdb30_0 .net "ALU_o", 31 0, v0x555f7c3b65f0_0;  1 drivers
v0x555f7c3fdbf0_0 .net "Add_Imm_o", 31 0, L_0x555f7c414160;  1 drivers
v0x555f7c3fdce0_0 .net "Branch_o", 0 0, v0x555f7c3ee370_0;  1 drivers
v0x555f7c3fdd80_0 .net "EX_MEM_ALU_Result_o", 31 0, v0x555f7c3ef370_0;  1 drivers
v0x555f7c3fde70_0 .net "EX_MEM_Ctrl_o", 3 0, v0x555f7c3ef520_0;  1 drivers
v0x555f7c3fdf30_0 .net "EX_MEM_RDaddr_o", 4 0, v0x555f7c3ef730_0;  1 drivers
v0x555f7c3fdfd0_0 .net "EX_MEM_Reg_o2", 31 0, v0x555f7c3ef8f0_0;  1 drivers
v0x555f7c3fe0e0_0 .net "Flush", 0 0, L_0x555f7c3d9c50;  1 drivers
v0x555f7c3fe210_0 .net "ForwardA_o", 1 0, v0x555f7c3f0200_0;  1 drivers
v0x555f7c3fe320_0 .net "ForwardB_o", 1 0, v0x555f7c3f02c0_0;  1 drivers
v0x555f7c3fe430_0 .net "Forward_MUX_A", 31 0, v0x555f7c3f5bd0_0;  1 drivers
v0x555f7c3fe540_0 .net "Forward_MUX_B", 31 0, v0x555f7c3f64d0_0;  1 drivers
v0x555f7c3fe600_0 .net "ID_EX_Ctrl_o", 6 0, v0x555f7c3f17b0_0;  1 drivers
v0x555f7c3fe6c0_0 .net "ID_EX_Imm_o", 31 0, v0x555f7c3f1970_0;  1 drivers
v0x555f7c3fe7b0_0 .net "ID_EX_RDaddr_o", 4 0, v0x555f7c3f1b10_0;  1 drivers
v0x555f7c3fe870_0 .net "ID_EX_RS1addr_o", 4 0, v0x555f7c3f1d00_0;  1 drivers
v0x555f7c3fe980_0 .net "ID_EX_RS2addr_o", 4 0, v0x555f7c3f20d0_0;  1 drivers
v0x555f7c3fea90_0 .net "ID_EX_Reg_o1", 31 0, v0x555f7c3f1f10_0;  1 drivers
v0x555f7c3feba0_0 .net "ID_EX_Reg_o2", 31 0, v0x555f7c3f2250_0;  1 drivers
v0x555f7c3fecb0_0 .net "ID_EX_func_o", 9 0, v0x555f7c3f2570_0;  1 drivers
v0x555f7c3fedc0_0 .net "IF_ID_PC_o", 31 0, v0x555f7c3f3290_0;  1 drivers
v0x555f7c3feed0_0 .net "IF_ID_o", 31 0, v0x555f7c3f3030_0;  1 drivers
v0x555f7c3fefe0_0 .net "MEM_WB_ALU_Result_o", 31 0, v0x555f7c3f45e0_0;  1 drivers
v0x555f7c3ff0f0_0 .net "MEM_WB_Ctrl_o", 1 0, v0x555f7c3f4790_0;  1 drivers
v0x555f7c3ff1b0_0 .net "MEM_WB_MEM_Result_o", 31 0, v0x555f7c3f49a0_0;  1 drivers
v0x555f7c3ff2a0_0 .net "MEM_WB_RDaddr_o", 4 0, v0x555f7c3f4b90_0;  1 drivers
v0x555f7c3ff360_0 .net "MEM_o", 31 0, L_0x555f7c416ab0;  1 drivers
v0x555f7c3ff470_0 .net "NoOp_o", 0 0, v0x555f7c3f0cc0_0;  1 drivers
v0x555f7c3ff560_0 .net "PCWrite_o", 0 0, v0x555f7c3f0dc0_0;  1 drivers
v0x555f7c3ff650_0 .net "PC_MUX", 31 0, L_0x555f7c4033a0;  1 drivers
v0x555f7c3ff760_0 .net "PC_o", 31 0, v0x555f7c3f79a0_0;  1 drivers
v0x555f7c3ff820_0 .net "Stall_o", 0 0, v0x555f7c3f1030_0;  1 drivers
v0x555f7c3ffad0_0 .net "WB_MUX", 31 0, L_0x555f7c4182e0;  1 drivers
v0x555f7c3ffc20_0 .net *"_s0", 0 0, L_0x555f7c403270;  1 drivers
v0x555f7c3ffce0_0 .net *"_s21", 6 0, L_0x555f7c415960;  1 drivers
v0x555f7c3ffdc0_0 .net *"_s23", 2 0, L_0x555f7c415b10;  1 drivers
v0x555f7c3ffea0_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  1 drivers
v0x555f7c3fff40_0 .net "cpu_stall", 0 0, L_0x555f7c4169a0;  1 drivers
v0x555f7c3fffe0_0 .net "ctrl_o", 6 0, L_0x555f7c413da0;  1 drivers
v0x555f7c4000a0_0 .net "imm_o", 31 0, v0x555f7c3f3850_0;  1 drivers
v0x555f7c400160_0 .net "instr_o", 31 0, L_0x555f7c3bd6d0;  1 drivers
v0x555f7c400270_0 .net "mem_ack_i", 0 0, L_0x555f7c418640;  alias, 1 drivers
v0x555f7c400310_0 .net "mem_addr_o", 31 0, L_0x555f7c4179d0;  alias, 1 drivers
v0x555f7c4003b0_0 .net "mem_data_i", 255 0, v0x555f7c401990_0;  alias, 1 drivers
v0x555f7c400450_0 .net "mem_data_o", 255 0, L_0x555f7c417b00;  alias, 1 drivers
v0x555f7c4004f0_0 .net "mem_enable_o", 0 0, L_0x555f7c417470;  alias, 1 drivers
v0x555f7c400590_0 .net "mem_write_o", 0 0, L_0x555f7c417c00;  alias, 1 drivers
v0x555f7c400630_0 .net "mux2ALU", 31 0, L_0x555f7c415f80;  1 drivers
v0x555f7c400720_0 .net "pc_mem_new", 31 0, L_0x555f7c403480;  1 drivers
v0x555f7c400810_0 .net "reg_o1", 31 0, L_0x555f7c414a70;  1 drivers
v0x555f7c400900_0 .net "reg_o2", 31 0, L_0x555f7c4153e0;  1 drivers
v0x555f7c400a10_0 .net "rst_i", 0 0, v0x555f7c402380_0;  1 drivers
v0x555f7c400ab0_0 .net "start_i", 0 0, v0x555f7c402440_0;  1 drivers
L_0x555f7c403270 .cmp/eq 32, L_0x555f7c414a70, L_0x555f7c4153e0;
L_0x555f7c413890 .part v0x555f7c3f17b0_0, 2, 1;
L_0x555f7c413980 .part v0x555f7c3f3030_0, 15, 5;
L_0x555f7c413a20 .part v0x555f7c3f3030_0, 20, 5;
L_0x555f7c4140c0 .part v0x555f7c3f3030_0, 0, 7;
L_0x555f7c4155d0 .part v0x555f7c3f3030_0, 15, 5;
L_0x555f7c415740 .part v0x555f7c3f3030_0, 20, 5;
L_0x555f7c415870 .part v0x555f7c3f4790_0, 0, 1;
L_0x555f7c415960 .part v0x555f7c3f3030_0, 25, 7;
L_0x555f7c415b10 .part v0x555f7c3f3030_0, 12, 3;
L_0x555f7c415c10 .concat [ 3 7 0 0], L_0x555f7c415b10, L_0x555f7c415960;
L_0x555f7c415cb0 .part v0x555f7c3f3030_0, 15, 5;
L_0x555f7c415dc0 .part v0x555f7c3f3030_0, 20, 5;
L_0x555f7c415e60 .part v0x555f7c3f3030_0, 7, 5;
L_0x555f7c416020 .part v0x555f7c3f17b0_0, 6, 1;
L_0x555f7c4160c0 .part v0x555f7c3f17b0_0, 4, 2;
L_0x555f7c416280 .part v0x555f7c3ef520_0, 0, 1;
L_0x555f7c416320 .part v0x555f7c3f4790_0, 0, 1;
L_0x555f7c416460 .part v0x555f7c3f17b0_0, 0, 4;
L_0x555f7c417f50 .part v0x555f7c3ef520_0, 2, 1;
L_0x555f7c4163c0 .part v0x555f7c3ef520_0, 3, 1;
L_0x555f7c418180 .part v0x555f7c3ef520_0, 0, 2;
L_0x555f7c418380 .part v0x555f7c3f4790_0, 1, 1;
S_0x555f7c3aa240 .scope module, "ALU" "ALU" 3 194, 4 13 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 4 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /NODIR 0 ""
v0x555f7c3aaa90_0 .net "ALUCtrl_i", 3 0, v0x555f7c384ac0_0;  alias, 1 drivers
v0x555f7c3b1b20_0 .net "data0_i", 31 0, v0x555f7c3f5bd0_0;  alias, 1 drivers
v0x555f7c393210_0 .net "data1_i", 31 0, L_0x555f7c415f80;  alias, 1 drivers
v0x555f7c3b65f0_0 .var "data_o", 31 0;
E_0x555f7c2d8590 .event edge, v0x555f7c3aaa90_0, v0x555f7c393210_0, v0x555f7c3b1b20_0;
S_0x555f7c3ed150 .scope module, "ALU_Control" "ALU_Control" 3 188, 5 13 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x555f7c384ac0_0 .var "ALUCtrl_o", 3 0;
v0x555f7c397260_0 .net "ALUOp_i", 1 0, L_0x555f7c4160c0;  1 drivers
v0x555f7c310970_0 .net "func_i", 9 0, v0x555f7c3f2570_0;  alias, 1 drivers
E_0x555f7c2d8a10 .event edge, v0x555f7c397260_0, v0x555f7c310970_0;
S_0x555f7c3ed480 .scope module, "Add_Imm" "Adder" 3 120, 6 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_in"
    .port_info 1 /INPUT 32 "data1_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x555f7c3ed6d0_0 .net/s "data0_in", 31 0, v0x555f7c3f3850_0;  alias, 1 drivers
v0x555f7c3ed7b0_0 .net/s "data1_in", 31 0, v0x555f7c3f3290_0;  alias, 1 drivers
v0x555f7c3ed890_0 .net/s "data_o", 31 0, L_0x555f7c414160;  alias, 1 drivers
L_0x555f7c414160 .arith/sum 32, v0x555f7c3f3850_0, v0x555f7c3f3290_0;
S_0x555f7c3eda00 .scope module, "Add_PC" "Adder" 3 81, 6 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_in"
    .port_info 1 /INPUT 32 "data1_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x555f7c3edc20_0 .net/s "data0_in", 31 0, v0x555f7c3f79a0_0;  alias, 1 drivers
L_0x7f3980e66018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555f7c3edd20_0 .net/s "data1_in", 31 0, L_0x7f3980e66018;  1 drivers
v0x555f7c3ede00_0 .net/s "data_o", 31 0, L_0x555f7c403480;  alias, 1 drivers
L_0x555f7c403480 .arith/sum 32, v0x555f7c3f79a0_0, L_0x7f3980e66018;
S_0x555f7c3edf70 .scope module, "Control" "Control" 3 113, 7 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "NoOp_i"
    .port_info 1 /INPUT 7 "Op_i"
    .port_info 2 /OUTPUT 7 "Ctrl_o"
    .port_info 3 /OUTPUT 1 "Branch_o"
v0x555f7c3ee1b0_0 .var "ALUOp", 1 0;
v0x555f7c3ee2b0_0 .var "ALUSrc", 0 0;
v0x555f7c3ee370_0 .var "Branch_o", 0 0;
v0x555f7c3ee440_0 .net "Ctrl_o", 6 0, L_0x555f7c413da0;  alias, 1 drivers
v0x555f7c3ee520_0 .var "Mem2Reg", 0 0;
v0x555f7c3ee630_0 .var "MemRead", 0 0;
v0x555f7c3ee6f0_0 .var "MemWrite", 0 0;
v0x555f7c3ee7b0_0 .net "NoOp_i", 0 0, v0x555f7c3f0cc0_0;  alias, 1 drivers
v0x555f7c3ee870_0 .net "Op_i", 6 0, L_0x555f7c4140c0;  1 drivers
v0x555f7c3ee950_0 .var "RegWrite", 0 0;
v0x555f7c3eea10_0 .net *"_s11", 0 0, v0x555f7c3ee630_0;  1 drivers
v0x555f7c3eeaf0_0 .net *"_s15", 0 0, v0x555f7c3ee6f0_0;  1 drivers
v0x555f7c3eebd0_0 .net *"_s19", 1 0, v0x555f7c3ee1b0_0;  1 drivers
v0x555f7c3eecb0_0 .net *"_s24", 0 0, v0x555f7c3ee2b0_0;  1 drivers
v0x555f7c3eed90_0 .net *"_s3", 0 0, v0x555f7c3ee950_0;  1 drivers
v0x555f7c3eee70_0 .net *"_s7", 0 0, v0x555f7c3ee520_0;  1 drivers
E_0x555f7c3d9800 .event edge, v0x555f7c3ee7b0_0, v0x555f7c3ee870_0;
LS_0x555f7c413da0_0_0 .concat8 [ 1 1 1 1], v0x555f7c3ee950_0, v0x555f7c3ee520_0, v0x555f7c3ee630_0, v0x555f7c3ee6f0_0;
LS_0x555f7c413da0_0_4 .concat8 [ 2 1 0 0], v0x555f7c3ee1b0_0, v0x555f7c3ee2b0_0;
L_0x555f7c413da0 .concat8 [ 4 3 0 0], LS_0x555f7c413da0_0_0, LS_0x555f7c413da0_0_4;
S_0x555f7c3eefd0 .scope module, "EX_MEM_Registers" "EX_MEM_Registers" 3 212, 8 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 4 "Ctrl_i"
    .port_info 2 /INPUT 32 "ALU_Result_i"
    .port_info 3 /INPUT 32 "RS2data_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 1 "cpu_stall_i"
    .port_info 6 /OUTPUT 4 "Ctrl_o"
    .port_info 7 /OUTPUT 32 "ALU_Result_o"
    .port_info 8 /OUTPUT 32 "RS2data_o"
    .port_info 9 /OUTPUT 5 "RDaddr_o"
v0x555f7c3ef290_0 .net "ALU_Result_i", 31 0, v0x555f7c3b65f0_0;  alias, 1 drivers
v0x555f7c3ef370_0 .var "ALU_Result_o", 31 0;
v0x555f7c3ef430_0 .net "Ctrl_i", 3 0, L_0x555f7c416460;  1 drivers
v0x555f7c3ef520_0 .var "Ctrl_o", 3 0;
v0x555f7c3ef600_0 .net "RDaddr_i", 4 0, v0x555f7c3f1b10_0;  alias, 1 drivers
v0x555f7c3ef730_0 .var "RDaddr_o", 4 0;
v0x555f7c3ef810_0 .net "RS2data_i", 31 0, v0x555f7c3f64d0_0;  alias, 1 drivers
v0x555f7c3ef8f0_0 .var "RS2data_o", 31 0;
v0x555f7c3ef9d0_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3efb20_0 .net "cpu_stall_i", 0 0, L_0x555f7c4169a0;  alias, 1 drivers
E_0x555f7c3d9840 .event posedge, v0x555f7c3ef9d0_0;
S_0x555f7c3efd20 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 201, 9 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1addr_i"
    .port_info 1 /INPUT 5 "EX_RS2addr_i"
    .port_info 2 /INPUT 1 "MEM_RegWrite_i"
    .port_info 3 /INPUT 5 "MEM_RDaddr_i"
    .port_info 4 /INPUT 1 "WB_RegWrite_i"
    .port_info 5 /INPUT 5 "WB_RDaddr_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x555f7c3f0020_0 .net "EX_RS1addr_i", 4 0, v0x555f7c3f1d00_0;  alias, 1 drivers
v0x555f7c3f0120_0 .net "EX_RS2addr_i", 4 0, v0x555f7c3f20d0_0;  alias, 1 drivers
v0x555f7c3f0200_0 .var "ForwardA_o", 1 0;
v0x555f7c3f02c0_0 .var "ForwardB_o", 1 0;
v0x555f7c3f03a0_0 .net "MEM_RDaddr_i", 4 0, v0x555f7c3ef730_0;  alias, 1 drivers
v0x555f7c3f04b0_0 .net "MEM_RegWrite_i", 0 0, L_0x555f7c416280;  1 drivers
v0x555f7c3f0550_0 .net "WB_RDaddr_i", 4 0, v0x555f7c3f4b90_0;  alias, 1 drivers
v0x555f7c3f0630_0 .net "WB_RegWrite_i", 0 0, L_0x555f7c416320;  1 drivers
E_0x555f7c3d9a50/0 .event edge, v0x555f7c3f0550_0, v0x555f7c3f0630_0, v0x555f7c3ef730_0, v0x555f7c3f04b0_0;
E_0x555f7c3d9a50/1 .event edge, v0x555f7c3f0120_0, v0x555f7c3f0020_0;
E_0x555f7c3d9a50 .event/or E_0x555f7c3d9a50/0, E_0x555f7c3d9a50/1;
S_0x555f7c3f0840 .scope module, "Hazard_Detection" "Hazard_Detection" 3 103, 10 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead_i"
    .port_info 1 /INPUT 5 "ID_EX_RDaddr_i"
    .port_info 2 /INPUT 5 "RS1addr_i"
    .port_info 3 /INPUT 5 "RS2addr_i"
    .port_info 4 /OUTPUT 1 "NoOp_o"
    .port_info 5 /OUTPUT 1 "PCWrite_o"
    .port_info 6 /OUTPUT 1 "Stall_o"
v0x555f7c3f0af0_0 .net "ID_EX_MemRead_i", 0 0, L_0x555f7c413890;  1 drivers
v0x555f7c3f0bd0_0 .net "ID_EX_RDaddr_i", 4 0, v0x555f7c3f1b10_0;  alias, 1 drivers
v0x555f7c3f0cc0_0 .var "NoOp_o", 0 0;
v0x555f7c3f0dc0_0 .var "PCWrite_o", 0 0;
v0x555f7c3f0e60_0 .net "RS1addr_i", 4 0, L_0x555f7c413980;  1 drivers
v0x555f7c3f0f50_0 .net "RS2addr_i", 4 0, L_0x555f7c413a20;  1 drivers
v0x555f7c3f1030_0 .var "Stall_o", 0 0;
E_0x555f7c3f0a70 .event edge, v0x555f7c3f0f50_0, v0x555f7c3f0e60_0, v0x555f7c3ef600_0;
S_0x555f7c3f1210 .scope module, "ID_EX_Registers" "ID_EX_Registers" 3 142, 11 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 7 "Ctrl_i"
    .port_info 2 /INPUT 32 "RS1data_i"
    .port_info 3 /INPUT 32 "RS2data_i"
    .port_info 4 /INPUT 32 "Imm_i"
    .port_info 5 /INPUT 10 "func_i"
    .port_info 6 /INPUT 5 "RS1addr_i"
    .port_info 7 /INPUT 5 "RS2addr_i"
    .port_info 8 /INPUT 5 "RDaddr_i"
    .port_info 9 /INPUT 1 "cpu_stall_i"
    .port_info 10 /OUTPUT 7 "Ctrl_o"
    .port_info 11 /OUTPUT 32 "RS1data_o"
    .port_info 12 /OUTPUT 32 "RS2data_o"
    .port_info 13 /OUTPUT 32 "Imm_o"
    .port_info 14 /OUTPUT 10 "func_o"
    .port_info 15 /OUTPUT 5 "RS1addr_o"
    .port_info 16 /OUTPUT 5 "RS2addr_o"
    .port_info 17 /OUTPUT 5 "RDaddr_o"
v0x555f7c3f16d0_0 .net "Ctrl_i", 6 0, L_0x555f7c413da0;  alias, 1 drivers
v0x555f7c3f17b0_0 .var "Ctrl_o", 6 0;
v0x555f7c3f1870_0 .net "Imm_i", 31 0, v0x555f7c3f3850_0;  alias, 1 drivers
v0x555f7c3f1970_0 .var "Imm_o", 31 0;
v0x555f7c3f1a30_0 .net "RDaddr_i", 4 0, L_0x555f7c415e60;  1 drivers
v0x555f7c3f1b10_0 .var "RDaddr_o", 4 0;
v0x555f7c3f1c20_0 .net "RS1addr_i", 4 0, L_0x555f7c415cb0;  1 drivers
v0x555f7c3f1d00_0 .var "RS1addr_o", 4 0;
v0x555f7c3f1dc0_0 .net "RS1data_i", 31 0, L_0x555f7c414a70;  alias, 1 drivers
v0x555f7c3f1f10_0 .var "RS1data_o", 31 0;
v0x555f7c3f1ff0_0 .net "RS2addr_i", 4 0, L_0x555f7c415dc0;  1 drivers
v0x555f7c3f20d0_0 .var "RS2addr_o", 4 0;
v0x555f7c3f2190_0 .net "RS2data_i", 31 0, L_0x555f7c4153e0;  alias, 1 drivers
v0x555f7c3f2250_0 .var "RS2data_o", 31 0;
v0x555f7c3f2330_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3f2400_0 .net "cpu_stall_i", 0 0, L_0x555f7c4169a0;  alias, 1 drivers
v0x555f7c3f24d0_0 .net "func_i", 9 0, L_0x555f7c415c10;  1 drivers
v0x555f7c3f2570_0 .var "func_o", 9 0;
S_0x555f7c3f2920 .scope module, "IF_ID_Registers" "IF_ID_Registers" 3 92, 12 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 1 "cpu_stall_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /INPUT 32 "data_i"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /OUTPUT 32 "data_o"
v0x555f7c3f1470_0 .net "Flush_i", 0 0, L_0x555f7c3d9c50;  alias, 1 drivers
v0x555f7c3f2c60_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3f2d70_0 .net "cpu_stall_i", 0 0, L_0x555f7c4169a0;  alias, 1 drivers
v0x555f7c3f2e60_0 .net "data_i", 31 0, L_0x555f7c3bd6d0;  alias, 1 drivers
v0x555f7c3f2f00_0 .var "data_new", 31 0;
v0x555f7c3f3030_0 .var "data_o", 31 0;
v0x555f7c3f3110_0 .net "pc_i", 31 0, v0x555f7c3f79a0_0;  alias, 1 drivers
v0x555f7c3f31d0_0 .var "pc_new", 31 0;
v0x555f7c3f3290_0 .var "pc_o", 31 0;
v0x555f7c3f3350_0 .net "stall_i", 0 0, v0x555f7c3f1030_0;  alias, 1 drivers
E_0x555f7c3db1d0/0 .event edge, v0x555f7c3f1470_0, v0x555f7c3edc20_0, v0x555f7c3f1030_0, v0x555f7c3ed7b0_0;
E_0x555f7c3db1d0/1 .event edge, v0x555f7c3f3030_0, v0x555f7c3f2e60_0;
E_0x555f7c3db1d0 .event/or E_0x555f7c3db1d0/0, E_0x555f7c3db1d0/1;
S_0x555f7c3f34e0 .scope module, "Imm_Gen" "Imm_Gen" 3 137, 13 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x555f7c3f3740_0 .net "data_i", 31 0, v0x555f7c3f3030_0;  alias, 1 drivers
v0x555f7c3f3850_0 .var/s "data_o", 31 0;
E_0x555f7c3f36c0 .event edge, v0x555f7c3f3030_0;
S_0x555f7c3f39a0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 87, 14 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x555f7c3bd6d0 .functor BUFZ 32, L_0x555f7c4135c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555f7c3f3bb0_0 .net *"_s0", 31 0, L_0x555f7c4135c0;  1 drivers
v0x555f7c3f3cb0_0 .net *"_s2", 31 0, L_0x555f7c413700;  1 drivers
v0x555f7c3f3d90_0 .net *"_s4", 29 0, L_0x555f7c413660;  1 drivers
L_0x7f3980e66060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f3e50_0 .net *"_s6", 1 0, L_0x7f3980e66060;  1 drivers
v0x555f7c3f3f30_0 .net "addr_i", 31 0, v0x555f7c3f79a0_0;  alias, 1 drivers
v0x555f7c3f4090_0 .net "instr_o", 31 0, L_0x555f7c3bd6d0;  alias, 1 drivers
v0x555f7c3f4150 .array "memory", 255 0, 31 0;
L_0x555f7c4135c0 .array/port v0x555f7c3f4150, L_0x555f7c413700;
L_0x555f7c413660 .part v0x555f7c3f79a0_0, 2, 30;
L_0x555f7c413700 .concat [ 30 2 0 0], L_0x555f7c413660, L_0x7f3980e66060;
S_0x555f7c3f4250 .scope module, "MEM_WB_Registers" "MEM_WB_Registers" 3 244, 15 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "Ctrl_i"
    .port_info 2 /INPUT 32 "ALU_Result_i"
    .port_info 3 /INPUT 32 "MEM_Result_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 1 "cpu_stall_i"
    .port_info 6 /OUTPUT 2 "Ctrl_o"
    .port_info 7 /OUTPUT 32 "ALU_Result_o"
    .port_info 8 /OUTPUT 32 "MEM_Result_o"
    .port_info 9 /OUTPUT 5 "RDaddr_o"
v0x555f7c3f4520_0 .net "ALU_Result_i", 31 0, v0x555f7c3ef370_0;  alias, 1 drivers
v0x555f7c3f45e0_0 .var "ALU_Result_o", 31 0;
v0x555f7c3f46a0_0 .net "Ctrl_i", 1 0, L_0x555f7c418180;  1 drivers
v0x555f7c3f4790_0 .var "Ctrl_o", 1 0;
v0x555f7c3f4870_0 .net "MEM_Result_i", 31 0, L_0x555f7c416ab0;  alias, 1 drivers
v0x555f7c3f49a0_0 .var "MEM_Result_o", 31 0;
v0x555f7c3f4a80_0 .net "RDaddr_i", 4 0, v0x555f7c3ef730_0;  alias, 1 drivers
v0x555f7c3f4b90_0 .var "RDaddr_o", 4 0;
v0x555f7c3f4c50_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
o0x7f3980eb0b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555f7c3f4d80_0 .net "cpu_stall_i", 0 0, o0x7f3980eb0b48;  0 drivers
S_0x555f7c3f4f60 .scope module, "MUX_ALUSrc" "MUX32" 3 181, 16 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x555f7c3f50e0_0 .net "data0_i", 31 0, v0x555f7c3f64d0_0;  alias, 1 drivers
v0x555f7c3f51f0_0 .net "data1_i", 31 0, v0x555f7c3f1970_0;  alias, 1 drivers
v0x555f7c3f52c0_0 .net "data_o", 31 0, L_0x555f7c415f80;  alias, 1 drivers
v0x555f7c3f53c0_0 .net "select_i", 0 0, L_0x555f7c416020;  1 drivers
L_0x555f7c415f80 .functor MUXZ 32, v0x555f7c3f64d0_0, v0x555f7c3f1970_0, L_0x555f7c416020, C4<>;
S_0x555f7c3f54f0 .scope module, "MUX_ForwardA" "MUX4" 3 163, 17 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x555f7c3f5830_0 .net "data0_i", 31 0, v0x555f7c3f1f10_0;  alias, 1 drivers
v0x555f7c3f5910_0 .net "data1_i", 31 0, L_0x555f7c4182e0;  alias, 1 drivers
v0x555f7c3f59d0_0 .net "data2_i", 31 0, v0x555f7c3ef370_0;  alias, 1 drivers
o0x7f3980eb0e78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555f7c3f5af0_0 .net "data3_i", 31 0, o0x7f3980eb0e78;  0 drivers
v0x555f7c3f5bd0_0 .var "data_o", 31 0;
v0x555f7c3f5ce0_0 .net "select_i", 1 0, v0x555f7c3f0200_0;  alias, 1 drivers
E_0x555f7c3f57a0/0 .event edge, v0x555f7c3f0200_0, v0x555f7c3f5af0_0, v0x555f7c3ef370_0, v0x555f7c3f5910_0;
E_0x555f7c3f57a0/1 .event edge, v0x555f7c3f1f10_0;
E_0x555f7c3f57a0 .event/or E_0x555f7c3f57a0/0, E_0x555f7c3f57a0/1;
S_0x555f7c3f5e60 .scope module, "MUX_ForwardB" "MUX4" 3 172, 17 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x555f7c3f6160_0 .net "data0_i", 31 0, v0x555f7c3f2250_0;  alias, 1 drivers
v0x555f7c3f6270_0 .net "data1_i", 31 0, L_0x555f7c4182e0;  alias, 1 drivers
v0x555f7c3f6340_0 .net "data2_i", 31 0, v0x555f7c3ef370_0;  alias, 1 drivers
o0x7f3980eb0fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555f7c3f6410_0 .net "data3_i", 31 0, o0x7f3980eb0fc8;  0 drivers
v0x555f7c3f64d0_0 .var "data_o", 31 0;
v0x555f7c3f6630_0 .net "select_i", 1 0, v0x555f7c3f02c0_0;  alias, 1 drivers
E_0x555f7c3f60d0/0 .event edge, v0x555f7c3f02c0_0, v0x555f7c3f6410_0, v0x555f7c3ef370_0, v0x555f7c3f5910_0;
E_0x555f7c3f60d0/1 .event edge, v0x555f7c3f2250_0;
E_0x555f7c3f60d0 .event/or E_0x555f7c3f60d0/0, E_0x555f7c3f60d0/1;
S_0x555f7c3f67d0 .scope module, "MUX_PCSrc" "MUX32" 3 63, 16 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x555f7c3f69a0_0 .net "data0_i", 31 0, L_0x555f7c403480;  alias, 1 drivers
v0x555f7c3f6ab0_0 .net "data1_i", 31 0, L_0x555f7c414160;  alias, 1 drivers
v0x555f7c3f6b80_0 .net "data_o", 31 0, L_0x555f7c4033a0;  alias, 1 drivers
v0x555f7c3f6c50_0 .net "select_i", 0 0, L_0x555f7c3d9c50;  alias, 1 drivers
L_0x555f7c4033a0 .functor MUXZ 32, L_0x555f7c403480, L_0x555f7c414160, L_0x555f7c3d9c50, C4<>;
S_0x555f7c3f6db0 .scope module, "MUX_REGSrc" "MUX32" 3 257, 16 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x555f7c3f6f80_0 .net "data0_i", 31 0, v0x555f7c3f45e0_0;  alias, 1 drivers
v0x555f7c3f7090_0 .net "data1_i", 31 0, v0x555f7c3f49a0_0;  alias, 1 drivers
v0x555f7c3f7160_0 .net "data_o", 31 0, L_0x555f7c4182e0;  alias, 1 drivers
v0x555f7c3f7280_0 .net "select_i", 0 0, L_0x555f7c418380;  1 drivers
L_0x555f7c4182e0 .functor MUXZ 32, v0x555f7c3f45e0_0, v0x555f7c3f49a0_0, L_0x555f7c418380, C4<>;
S_0x555f7c3f73a0 .scope module, "PC" "PC" 3 71, 18 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 1 "cpu_stall_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x555f7c3f76a0_0 .net "PCWrite_i", 0 0, v0x555f7c3f0dc0_0;  alias, 1 drivers
v0x555f7c3f7760_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3f7800_0 .net "cpu_stall_i", 0 0, L_0x555f7c4169a0;  alias, 1 drivers
v0x555f7c3f78d0_0 .net "pc_i", 31 0, L_0x555f7c4033a0;  alias, 1 drivers
v0x555f7c3f79a0_0 .var "pc_o", 31 0;
v0x555f7c3f7a40_0 .net "rst_i", 0 0, v0x555f7c402380_0;  alias, 1 drivers
o0x7f3980eb1328 .functor BUFZ 1, C4<z>; HiZ drive
v0x555f7c3f7ae0_0 .net "stall_i", 0 0, o0x7f3980eb1328;  0 drivers
v0x555f7c3f7ba0_0 .net "start_i", 0 0, v0x555f7c402440_0;  alias, 1 drivers
E_0x555f7c3f7620 .event posedge, v0x555f7c3f7a40_0, v0x555f7c3ef9d0_0;
S_0x555f7c3f7d80 .scope module, "Registers" "Registers" 3 126, 19 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x555f7c414200 .functor AND 1, L_0x555f7c414390, L_0x555f7c415870, C4<1>, C4<1>;
L_0x555f7c414700 .functor AND 1, L_0x555f7c414200, L_0x555f7c414590, C4<1>, C4<1>;
L_0x555f7c414cd0 .functor AND 1, L_0x555f7c414c30, L_0x555f7c415870, C4<1>, C4<1>;
L_0x555f7c4150b0 .functor AND 1, L_0x555f7c414cd0, L_0x555f7c414f70, C4<1>, C4<1>;
v0x555f7c3f8070_0 .net "RDaddr_i", 4 0, v0x555f7c3f4b90_0;  alias, 1 drivers
v0x555f7c3f81a0_0 .net "RDdata_i", 31 0, L_0x555f7c4182e0;  alias, 1 drivers
v0x555f7c3f8260_0 .net "RS1addr_i", 4 0, L_0x555f7c4155d0;  1 drivers
v0x555f7c3f8320_0 .net "RS1data_o", 31 0, L_0x555f7c414a70;  alias, 1 drivers
v0x555f7c3f83e0_0 .net "RS2addr_i", 4 0, L_0x555f7c415740;  1 drivers
v0x555f7c3f84f0_0 .net "RS2data_o", 31 0, L_0x555f7c4153e0;  alias, 1 drivers
v0x555f7c3f85b0_0 .net "RegWrite_i", 0 0, L_0x555f7c415870;  1 drivers
v0x555f7c3f8650_0 .net *"_s0", 0 0, L_0x555f7c414390;  1 drivers
v0x555f7c3f8710_0 .net *"_s10", 0 0, L_0x555f7c414590;  1 drivers
v0x555f7c3f8860_0 .net *"_s12", 0 0, L_0x555f7c414700;  1 drivers
v0x555f7c3f8920_0 .net *"_s14", 31 0, L_0x555f7c414810;  1 drivers
v0x555f7c3f8a00_0 .net *"_s16", 6 0, L_0x555f7c4148e0;  1 drivers
L_0x7f3980e66138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f8ae0_0 .net *"_s19", 1 0, L_0x7f3980e66138;  1 drivers
v0x555f7c3f8bc0_0 .net *"_s2", 0 0, L_0x555f7c414200;  1 drivers
v0x555f7c3f8c80_0 .net *"_s22", 0 0, L_0x555f7c414c30;  1 drivers
v0x555f7c3f8d40_0 .net *"_s24", 0 0, L_0x555f7c414cd0;  1 drivers
v0x555f7c3f8e00_0 .net *"_s26", 31 0, L_0x555f7c414de0;  1 drivers
L_0x7f3980e66180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f8ff0_0 .net *"_s29", 26 0, L_0x7f3980e66180;  1 drivers
L_0x7f3980e661c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f90d0_0 .net/2u *"_s30", 31 0, L_0x7f3980e661c8;  1 drivers
v0x555f7c3f91b0_0 .net *"_s32", 0 0, L_0x555f7c414f70;  1 drivers
v0x555f7c3f9270_0 .net *"_s34", 0 0, L_0x555f7c4150b0;  1 drivers
v0x555f7c3f9330_0 .net *"_s36", 31 0, L_0x555f7c4151f0;  1 drivers
v0x555f7c3f9410_0 .net *"_s38", 6 0, L_0x555f7c4152f0;  1 drivers
v0x555f7c3f94f0_0 .net *"_s4", 31 0, L_0x555f7c4144c0;  1 drivers
L_0x7f3980e66210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f95d0_0 .net *"_s41", 1 0, L_0x7f3980e66210;  1 drivers
L_0x7f3980e660a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f96b0_0 .net *"_s7", 26 0, L_0x7f3980e660a8;  1 drivers
L_0x7f3980e660f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f7c3f9790_0 .net/2u *"_s8", 31 0, L_0x7f3980e660f0;  1 drivers
v0x555f7c3f9870_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3f9910 .array/s "register", 31 0, 31 0;
L_0x555f7c414390 .cmp/eq 5, L_0x555f7c4155d0, v0x555f7c3f4b90_0;
L_0x555f7c4144c0 .concat [ 5 27 0 0], L_0x555f7c4155d0, L_0x7f3980e660a8;
L_0x555f7c414590 .cmp/ne 32, L_0x555f7c4144c0, L_0x7f3980e660f0;
L_0x555f7c414810 .array/port v0x555f7c3f9910, L_0x555f7c4148e0;
L_0x555f7c4148e0 .concat [ 5 2 0 0], L_0x555f7c4155d0, L_0x7f3980e66138;
L_0x555f7c414a70 .functor MUXZ 32, L_0x555f7c414810, L_0x555f7c4182e0, L_0x555f7c414700, C4<>;
L_0x555f7c414c30 .cmp/eq 5, L_0x555f7c415740, v0x555f7c3f4b90_0;
L_0x555f7c414de0 .concat [ 5 27 0 0], L_0x555f7c415740, L_0x7f3980e66180;
L_0x555f7c414f70 .cmp/ne 32, L_0x555f7c414de0, L_0x7f3980e661c8;
L_0x555f7c4151f0 .array/port v0x555f7c3f9910, L_0x555f7c4152f0;
L_0x555f7c4152f0 .concat [ 5 2 0 0], L_0x555f7c415740, L_0x7f3980e66210;
L_0x555f7c4153e0 .functor MUXZ 32, L_0x555f7c4151f0, L_0x555f7c4182e0, L_0x555f7c4150b0, C4<>;
S_0x555f7c3f9ad0 .scope module, "dcache" "dcache_controller" 3 227, 20 1 0, S_0x555f7c3814f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x555f7c3c0050 .param/l "STATE_IDLE" 0 20 69, C4<000>;
P_0x555f7c3c0090 .param/l "STATE_MISS" 0 20 73, C4<100>;
P_0x555f7c3c00d0 .param/l "STATE_READMISS" 0 20 70, C4<001>;
P_0x555f7c3c0110 .param/l "STATE_READMISSOK" 0 20 71, C4<010>;
P_0x555f7c3c0150 .param/l "STATE_WRITEBACK" 0 20 72, C4<011>;
L_0x555f7c415d50 .functor OR 1, L_0x555f7c417f50, L_0x555f7c4163c0, C4<0>, C4<0>;
L_0x555f7c4168b0 .functor NOT 1, v0x555f7c3fa8b0_0, C4<0>, C4<0>, C4<0>;
L_0x555f7c4169a0 .functor AND 1, L_0x555f7c4168b0, L_0x555f7c415d50, C4<1>, C4<1>;
L_0x555f7c416ab0 .functor BUFZ 32, v0x555f7c3fc1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555f7c416e90 .functor BUFZ 4, L_0x555f7c416600, C4<0000>, C4<0000>, C4<0000>;
L_0x555f7c416fa0 .functor BUFZ 1, L_0x555f7c415d50, C4<0>, C4<0>, C4<0>;
L_0x555f7c4170a0 .functor OR 1, v0x555f7c3fbd90_0, L_0x555f7c417d00, C4<0>, C4<0>;
L_0x555f7c417470 .functor BUFZ 1, v0x555f7c3fcd00_0, C4<0>, C4<0>, C4<0>;
L_0x555f7c417b00 .functor BUFZ 256, v0x555f7c3fa6c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x555f7c417c00 .functor BUFZ 1, v0x555f7c3fce80_0, C4<0>, C4<0>, C4<0>;
L_0x555f7c417d00 .functor AND 1, v0x555f7c3fa8b0_0, L_0x555f7c4163c0, C4<1>, C4<1>;
L_0x555f7c417e00 .functor BUFZ 1, L_0x555f7c417d00, C4<0>, C4<0>, C4<0>;
L_0x555f7c417ee0 .functor BUFZ 256, v0x555f7c3fa6c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x555f7c3fb030_0 .net *"_s19", 22 0, L_0x555f7c416d10;  1 drivers
L_0x7f3980e66258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555f7c3fb130_0 .net/2u *"_s28", 0 0, L_0x7f3980e66258;  1 drivers
L_0x7f3980e662a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555f7c3fb210_0 .net/2u *"_s36", 4 0, L_0x7f3980e662a0;  1 drivers
v0x555f7c3fb300_0 .net *"_s38", 30 0, L_0x555f7c4175c0;  1 drivers
v0x555f7c3fb3e0_0 .net *"_s40", 31 0, L_0x555f7c4176c0;  1 drivers
L_0x7f3980e662e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555f7c3fb4c0_0 .net *"_s43", 0 0, L_0x7f3980e662e8;  1 drivers
L_0x7f3980e66330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555f7c3fb5a0_0 .net/2u *"_s44", 4 0, L_0x7f3980e66330;  1 drivers
v0x555f7c3fb680_0 .net *"_s46", 31 0, L_0x555f7c4177b0;  1 drivers
v0x555f7c3fb760_0 .net *"_s8", 0 0, L_0x555f7c4168b0;  1 drivers
v0x555f7c3fb8d0_0 .net "cache_dirty", 0 0, L_0x555f7c417e00;  1 drivers
v0x555f7c3fb990_0 .net "cache_sram_data", 255 0, L_0x555f7c4172f0;  1 drivers
v0x555f7c3fba50_0 .net "cache_sram_enable", 0 0, L_0x555f7c416fa0;  1 drivers
v0x555f7c3fbb20_0 .net "cache_sram_index", 3 0, L_0x555f7c416e90;  1 drivers
v0x555f7c3fbbf0_0 .net "cache_sram_tag", 24 0, L_0x555f7c417160;  1 drivers
v0x555f7c3fbcc0_0 .net "cache_sram_write", 0 0, L_0x555f7c4170a0;  1 drivers
v0x555f7c3fbd90_0 .var "cache_write", 0 0;
v0x555f7c3fbe30_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3fbfe0_0 .net "cpu_MemRead_i", 0 0, L_0x555f7c417f50;  1 drivers
v0x555f7c3fc080_0 .net "cpu_MemWrite_i", 0 0, L_0x555f7c4163c0;  1 drivers
v0x555f7c3fc120_0 .net "cpu_addr_i", 31 0, v0x555f7c3ef370_0;  alias, 1 drivers
v0x555f7c3fc1e0_0 .var "cpu_data", 31 0;
v0x555f7c3fc2c0_0 .net "cpu_data_i", 31 0, v0x555f7c3ef8f0_0;  alias, 1 drivers
v0x555f7c3fc3b0_0 .net "cpu_data_o", 31 0, L_0x555f7c416ab0;  alias, 1 drivers
v0x555f7c3fc480_0 .net "cpu_index", 3 0, L_0x555f7c416600;  1 drivers
v0x555f7c3fc540_0 .net "cpu_offset", 4 0, L_0x555f7c4166d0;  1 drivers
v0x555f7c3fc620_0 .net "cpu_req", 0 0, L_0x555f7c415d50;  1 drivers
v0x555f7c3fc6e0_0 .net "cpu_stall_o", 0 0, L_0x555f7c4169a0;  alias, 1 drivers
v0x555f7c3fc810_0 .net "cpu_tag", 22 0, L_0x555f7c416530;  1 drivers
v0x555f7c3fc8f0_0 .net "hit", 0 0, v0x555f7c3fa8b0_0;  1 drivers
v0x555f7c3fc9c0_0 .net "mem_ack_i", 0 0, L_0x555f7c418640;  alias, 1 drivers
v0x555f7c3fca60_0 .net "mem_addr_o", 31 0, L_0x555f7c4179d0;  alias, 1 drivers
v0x555f7c3fcb40_0 .net "mem_data_i", 255 0, v0x555f7c401990_0;  alias, 1 drivers
v0x555f7c3fcc20_0 .net "mem_data_o", 255 0, L_0x555f7c417b00;  alias, 1 drivers
v0x555f7c3fcd00_0 .var "mem_enable", 0 0;
v0x555f7c3fcdc0_0 .net "mem_enable_o", 0 0, L_0x555f7c417470;  alias, 1 drivers
v0x555f7c3fce80_0 .var "mem_write", 0 0;
v0x555f7c3fcf40_0 .net "mem_write_o", 0 0, L_0x555f7c417c00;  alias, 1 drivers
v0x555f7c3fd000_0 .net "r_hit_data", 255 0, L_0x555f7c417ee0;  1 drivers
v0x555f7c3fd0e0_0 .net "rst_i", 0 0, v0x555f7c402380_0;  alias, 1 drivers
v0x555f7c3fd180_0 .net "sram_cache_data", 255 0, v0x555f7c3fa6c0_0;  1 drivers
v0x555f7c3fd240_0 .net "sram_cache_tag", 24 0, v0x555f7c3fad50_0;  1 drivers
v0x555f7c3fd310_0 .net "sram_dirty", 0 0, L_0x555f7c416c70;  1 drivers
v0x555f7c3fd3b0_0 .net "sram_tag", 21 0, L_0x555f7c416df0;  1 drivers
v0x555f7c3fd490_0 .net "sram_valid", 0 0, L_0x555f7c416b50;  1 drivers
v0x555f7c3fd550_0 .var "state", 2 0;
v0x555f7c3fd630_0 .var "w_hit_data", 255 0;
v0x555f7c3fd710_0 .var "write_back", 0 0;
v0x555f7c3fd7d0_0 .net "write_hit", 0 0, L_0x555f7c417d00;  1 drivers
E_0x555f7c3f56c0 .event edge, v0x555f7c3ef8f0_0, v0x555f7c3fd000_0, v0x555f7c3fc540_0;
E_0x555f7c3fa020 .event edge, v0x555f7c3fd000_0, v0x555f7c3fc540_0;
L_0x555f7c416530 .part v0x555f7c3ef370_0, 9, 23;
L_0x555f7c416600 .part v0x555f7c3ef370_0, 5, 4;
L_0x555f7c4166d0 .part v0x555f7c3ef370_0, 0, 5;
L_0x555f7c416b50 .part v0x555f7c3fad50_0, 24, 1;
L_0x555f7c416c70 .part v0x555f7c3fad50_0, 23, 1;
L_0x555f7c416d10 .part v0x555f7c3fad50_0, 0, 23;
L_0x555f7c416df0 .part L_0x555f7c416d10, 0, 22;
L_0x555f7c417160 .concat [ 23 1 1 0], L_0x555f7c416530, L_0x555f7c417e00, L_0x7f3980e66258;
L_0x555f7c4172f0 .functor MUXZ 256, v0x555f7c401990_0, v0x555f7c3fd630_0, v0x555f7c3fa8b0_0, C4<>;
L_0x555f7c4175c0 .concat [ 5 4 22 0], L_0x7f3980e662a0, L_0x555f7c416600, L_0x555f7c416df0;
L_0x555f7c4176c0 .concat [ 31 1 0 0], L_0x555f7c4175c0, L_0x7f3980e662e8;
L_0x555f7c4177b0 .concat [ 5 4 23 0], L_0x7f3980e66330, L_0x555f7c416600, L_0x555f7c416530;
L_0x555f7c4179d0 .functor MUXZ 32, L_0x555f7c4177b0, L_0x555f7c4176c0, v0x555f7c3fd710_0, C4<>;
S_0x555f7c3fa080 .scope module, "dcache_sram" "dcache_sram" 20 206, 21 1 0, S_0x555f7c3f9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x555f7c3fa370_0 .net "addr_i", 3 0, L_0x555f7c416e90;  alias, 1 drivers
v0x555f7c3fa470_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c3fa530 .array "data", 31 0, 255 0;
v0x555f7c3fa600_0 .net "data_i", 255 0, L_0x555f7c4172f0;  alias, 1 drivers
v0x555f7c3fa6c0_0 .var "data_o", 255 0;
v0x555f7c3fa7f0_0 .net "enable_i", 0 0, L_0x555f7c416fa0;  alias, 1 drivers
v0x555f7c3fa8b0_0 .var "hit_o", 0 0;
v0x555f7c3fa970_0 .var/i "i", 31 0;
v0x555f7c3faa50_0 .var/i "j", 31 0;
v0x555f7c3fab30_0 .net "rst_i", 0 0, v0x555f7c402380_0;  alias, 1 drivers
v0x555f7c3fabd0 .array "tag", 31 0, 24 0;
v0x555f7c3fac70_0 .net "tag_i", 24 0, L_0x555f7c417160;  alias, 1 drivers
v0x555f7c3fad50_0 .var "tag_o", 24 0;
v0x555f7c3fae30_0 .net "write_i", 0 0, L_0x555f7c4170a0;  alias, 1 drivers
S_0x555f7c400ca0 .scope module, "Data_Memory" "Data_Memory" 2 37, 22 1 0, S_0x555f7c3b86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x555f7c3f13e0 .param/l "STATE_IDLE" 0 22 31, C4<0>;
P_0x555f7c3f1420 .param/l "STATE_WAIT" 0 22 32, C4<1>;
L_0x555f7c418640 .functor AND 1, L_0x555f7c4184b0, L_0x555f7c418550, C4<1>, C4<1>;
L_0x7f3980e66378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555f7c401040_0 .net/2u *"_s0", 1 0, L_0x7f3980e66378;  1 drivers
v0x555f7c4010e0_0 .net *"_s10", 31 0, L_0x555f7c418830;  1 drivers
v0x555f7c401180_0 .net *"_s12", 26 0, L_0x555f7c418790;  1 drivers
L_0x7f3980e66408 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555f7c401220_0 .net *"_s14", 4 0, L_0x7f3980e66408;  1 drivers
v0x555f7c4012c0_0 .net *"_s2", 0 0, L_0x555f7c4184b0;  1 drivers
L_0x7f3980e663c0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x555f7c401360_0 .net/2u *"_s4", 3 0, L_0x7f3980e663c0;  1 drivers
v0x555f7c401400_0 .net *"_s6", 0 0, L_0x555f7c418550;  1 drivers
v0x555f7c4014a0_0 .net "ack_o", 0 0, L_0x555f7c418640;  alias, 1 drivers
v0x555f7c401590_0 .net "addr", 26 0, L_0x555f7c418970;  1 drivers
v0x555f7c401700_0 .net "addr_i", 31 0, L_0x555f7c4179d0;  alias, 1 drivers
v0x555f7c401810_0 .net "clk_i", 0 0, v0x555f7c4022c0_0;  alias, 1 drivers
v0x555f7c4018b0_0 .var "count", 3 0;
v0x555f7c401990_0 .var "data", 255 0;
v0x555f7c401a70_0 .net "data_i", 255 0, L_0x555f7c417b00;  alias, 1 drivers
v0x555f7c401b80_0 .net "data_o", 255 0, v0x555f7c401990_0;  alias, 1 drivers
v0x555f7c401c90_0 .net "enable_i", 0 0, L_0x555f7c417470;  alias, 1 drivers
v0x555f7c401d80 .array "memory", 511 0, 255 0;
v0x555f7c401f50_0 .net "rst_i", 0 0, v0x555f7c402380_0;  alias, 1 drivers
v0x555f7c401ff0_0 .var "state", 1 0;
v0x555f7c4020d0_0 .net "write_i", 0 0, L_0x555f7c417c00;  alias, 1 drivers
L_0x555f7c4184b0 .cmp/eq 2, v0x555f7c401ff0_0, L_0x7f3980e66378;
L_0x555f7c418550 .cmp/eq 4, v0x555f7c4018b0_0, L_0x7f3980e663c0;
L_0x555f7c418790 .part L_0x555f7c4179d0, 5, 27;
L_0x555f7c418830 .concat [ 27 5 0 0], L_0x555f7c418790, L_0x7f3980e66408;
L_0x555f7c418970 .part L_0x555f7c418830, 0, 27;
    .scope S_0x555f7c3f73a0;
T_0 ;
    %wait E_0x555f7c3f7620;
    %load/vec4 v0x555f7c3f7a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555f7c3f79a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555f7c3f7800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555f7c3f76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x555f7c3f7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x555f7c3f78d0_0;
    %assign/vec4 v0x555f7c3f79a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555f7c3f79a0_0, 0;
T_0.7 ;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555f7c3f2920;
T_1 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c3f2d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555f7c3f31d0_0;
    %assign/vec4 v0x555f7c3f3290_0, 0;
    %load/vec4 v0x555f7c3f2f00_0;
    %assign/vec4 v0x555f7c3f3030_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555f7c3f2920;
T_2 ;
    %wait E_0x555f7c3db1d0;
    %load/vec4 v0x555f7c3f1470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555f7c3f3110_0;
    %store/vec4 v0x555f7c3f31d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f2f00_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555f7c3f3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x555f7c3f3290_0;
    %store/vec4 v0x555f7c3f31d0_0, 0, 32;
    %load/vec4 v0x555f7c3f3030_0;
    %store/vec4 v0x555f7c3f2f00_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x555f7c3f3110_0;
    %store/vec4 v0x555f7c3f31d0_0, 0, 32;
    %load/vec4 v0x555f7c3f2e60_0;
    %store/vec4 v0x555f7c3f2f00_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555f7c3f0840;
T_3 ;
    %wait E_0x555f7c3f0a70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3f0dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f1030_0, 0, 1;
    %load/vec4 v0x555f7c3f0af0_0;
    %load/vec4 v0x555f7c3f0bd0_0;
    %load/vec4 v0x555f7c3f0e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555f7c3f0bd0_0;
    %load/vec4 v0x555f7c3f0f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3f0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3f1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f0dc0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555f7c3edf70;
T_4 ;
    %wait E_0x555f7c3d9800;
    %load/vec4 v0x555f7c3ee7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555f7c3ee870_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x555f7c3ee870_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x555f7c3ee870_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x555f7c3ee870_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x555f7c3ee870_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555f7c3f7d80;
T_5 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c3f85b0_0;
    %load/vec4 v0x555f7c3f8070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555f7c3f81a0_0;
    %load/vec4 v0x555f7c3f8070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3f9910, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555f7c3f34e0;
T_6 ;
    %wait E_0x555f7c3f36c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f3850_0, 0, 32;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555f7c3f3850_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555f7c3f3850_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555f7c3f3850_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f7c3f3740_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f3850_0, 0, 32;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555f7c3f1210;
T_7 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c3f2400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555f7c3f16d0_0;
    %assign/vec4 v0x555f7c3f17b0_0, 0;
    %load/vec4 v0x555f7c3f1dc0_0;
    %assign/vec4 v0x555f7c3f1f10_0, 0;
    %load/vec4 v0x555f7c3f2190_0;
    %assign/vec4 v0x555f7c3f2250_0, 0;
    %load/vec4 v0x555f7c3f1870_0;
    %assign/vec4 v0x555f7c3f1970_0, 0;
    %load/vec4 v0x555f7c3f24d0_0;
    %assign/vec4 v0x555f7c3f2570_0, 0;
    %load/vec4 v0x555f7c3f1c20_0;
    %assign/vec4 v0x555f7c3f1d00_0, 0;
    %load/vec4 v0x555f7c3f1ff0_0;
    %assign/vec4 v0x555f7c3f20d0_0, 0;
    %load/vec4 v0x555f7c3f1a30_0;
    %assign/vec4 v0x555f7c3f1b10_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555f7c3f54f0;
T_8 ;
    %wait E_0x555f7c3f57a0;
    %load/vec4 v0x555f7c3f5ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x555f7c3f5830_0;
    %store/vec4 v0x555f7c3f5bd0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x555f7c3f5910_0;
    %store/vec4 v0x555f7c3f5bd0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x555f7c3f59d0_0;
    %store/vec4 v0x555f7c3f5bd0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x555f7c3f5af0_0;
    %store/vec4 v0x555f7c3f5bd0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555f7c3f5e60;
T_9 ;
    %wait E_0x555f7c3f60d0;
    %load/vec4 v0x555f7c3f6630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x555f7c3f6160_0;
    %store/vec4 v0x555f7c3f64d0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x555f7c3f6270_0;
    %store/vec4 v0x555f7c3f64d0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x555f7c3f6340_0;
    %store/vec4 v0x555f7c3f64d0_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x555f7c3f6410_0;
    %store/vec4 v0x555f7c3f64d0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555f7c3ed150;
T_10 ;
    %wait E_0x555f7c2d8a10;
    %pushi/vec4 7, 7, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %load/vec4 v0x555f7c397260_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555f7c397260_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555f7c397260_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x555f7c310970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x555f7c310970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x555f7c310970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x555f7c310970_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
T_10.10 ;
T_10.9 ;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x555f7c397260_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.18, 4;
    %load/vec4 v0x555f7c310970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.20, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555f7c384ac0_0, 0, 4;
T_10.21 ;
T_10.18 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555f7c3aa240;
T_11 ;
    %wait E_0x555f7c2d8590;
    %load/vec4 v0x555f7c3aaa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %and;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %xor;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %ix/getv 4, v0x555f7c393210_0;
    %shiftl 4;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %add;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %sub;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %mul;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %add;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x555f7c3b1b20_0;
    %load/vec4 v0x555f7c393210_0;
    %or;
    %store/vec4 v0x555f7c3b65f0_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555f7c3efd20;
T_12 ;
    %wait E_0x555f7c3d9a50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3f0200_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3f02c0_0, 0, 2;
    %load/vec4 v0x555f7c3f04b0_0;
    %load/vec4 v0x555f7c3f03a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555f7c3f03a0_0;
    %load/vec4 v0x555f7c3f0020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555f7c3f0200_0, 0, 2;
T_12.0 ;
    %load/vec4 v0x555f7c3f04b0_0;
    %load/vec4 v0x555f7c3f03a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555f7c3f03a0_0;
    %load/vec4 v0x555f7c3f0120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555f7c3f02c0_0, 0, 2;
T_12.2 ;
    %load/vec4 v0x555f7c3f0630_0;
    %load/vec4 v0x555f7c3f0550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555f7c3f0550_0;
    %load/vec4 v0x555f7c3f0020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555f7c3f04b0_0;
    %load/vec4 v0x555f7c3f03a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555f7c3f03a0_0;
    %load/vec4 v0x555f7c3f0020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555f7c3f0200_0, 0, 2;
T_12.4 ;
    %load/vec4 v0x555f7c3f0630_0;
    %load/vec4 v0x555f7c3f0550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555f7c3f0550_0;
    %load/vec4 v0x555f7c3f0120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555f7c3f04b0_0;
    %load/vec4 v0x555f7c3f03a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555f7c3f03a0_0;
    %load/vec4 v0x555f7c3f0120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555f7c3f02c0_0, 0, 2;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555f7c3eefd0;
T_13 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c3efb20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x555f7c3ef430_0;
    %assign/vec4 v0x555f7c3ef520_0, 0;
    %load/vec4 v0x555f7c3ef290_0;
    %assign/vec4 v0x555f7c3ef370_0, 0;
    %load/vec4 v0x555f7c3ef810_0;
    %assign/vec4 v0x555f7c3ef8f0_0, 0;
    %load/vec4 v0x555f7c3ef600_0;
    %assign/vec4 v0x555f7c3ef730_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555f7c3fa080;
T_14 ;
    %wait E_0x555f7c3f7620;
    %load/vec4 v0x555f7c3fab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3fa970_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x555f7c3fa970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3faa50_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x555f7c3faa50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x555f7c3fa970_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x555f7c3faa50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555f7c3fa970_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x555f7c3faa50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fa530, 0, 4;
    %load/vec4 v0x555f7c3faa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c3faa50_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0x555f7c3fa970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c3fa970_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555f7c3fa7f0_0;
    %load/vec4 v0x555f7c3fae30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 1, 24, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 4, 5;
    %load/vec4 v0x555f7c3fac70_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 0, 4;
    %load/vec4 v0x555f7c3fa600_0;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fa530, 0, 4;
    %load/vec4 v0x555f7c3fa600_0;
    %assign/vec4 v0x555f7c3fa6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f7c3fa8b0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 4, 5;
    %load/vec4 v0x555f7c3fac70_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fabd0, 0, 4;
    %load/vec4 v0x555f7c3fa600_0;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c3fa530, 0, 4;
    %load/vec4 v0x555f7c3fa600_0;
    %assign/vec4 v0x555f7c3fa6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f7c3fa8b0_0, 0;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x555f7c3fa7f0_0;
    %load/vec4 v0x555f7c3fae30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fa8b0_0, 0;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 1, 24, 6;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c3fac70_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f7c3fa8b0_0, 0;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fa530, 4;
    %assign/vec4 v0x555f7c3fa6c0_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 1, 24, 6;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c3fac70_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f7c3fa8b0_0, 0;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fa530, 4;
    %assign/vec4 v0x555f7c3fa6c0_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fa8b0_0, 0;
    %load/vec4 v0x555f7c3fa600_0;
    %assign/vec4 v0x555f7c3fa6c0_0, 0;
T_14.15 ;
T_14.13 ;
T_14.10 ;
T_14.7 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555f7c3f9ad0;
T_15 ;
    %wait E_0x555f7c3fa020;
    %load/vec4 v0x555f7c3fd000_0;
    %load/vec4 v0x555f7c3fc540_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %store/vec4 v0x555f7c3fc1e0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555f7c3f9ad0;
T_16 ;
    %wait E_0x555f7c3f56c0;
    %load/vec4 v0x555f7c3fc2c0_0;
    %load/vec4 v0x555f7c3fc540_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555f7c3fd630_0, 4, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555f7c3f9ad0;
T_17 ;
    %wait E_0x555f7c3f7620;
    %load/vec4 v0x555f7c3fd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fbd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fd710_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555f7c3fd550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x555f7c3fc620_0;
    %load/vec4 v0x555f7c3fc8f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x555f7c3fd310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f7c3fcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fbd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fd710_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x555f7c3fc9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fce80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f7c3fbd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fd710_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fbd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f7c3fd710_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x555f7c3fc9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555f7c3fd550_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555f7c3f4250;
T_18 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c3f4d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x555f7c3f46a0_0;
    %assign/vec4 v0x555f7c3f4790_0, 0;
    %load/vec4 v0x555f7c3f4520_0;
    %assign/vec4 v0x555f7c3f45e0_0, 0;
    %load/vec4 v0x555f7c3f4870_0;
    %assign/vec4 v0x555f7c3f49a0_0, 0;
    %load/vec4 v0x555f7c3f4a80_0;
    %assign/vec4 v0x555f7c3f4b90_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555f7c400ca0;
T_19 ;
    %wait E_0x555f7c3f7620;
    %load/vec4 v0x555f7c401f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555f7c401ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555f7c4018b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555f7c401ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x555f7c401c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555f7c401ff0_0, 0;
    %load/vec4 v0x555f7c4018b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555f7c4018b0_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x555f7c4018b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555f7c401ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555f7c4018b0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x555f7c4018b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555f7c4018b0_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555f7c400ca0;
T_20 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c4014a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x555f7c4020d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x555f7c401a70_0;
    %ix/getv 3, v0x555f7c401590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f7c401d80, 0, 4;
    %load/vec4 v0x555f7c401a70_0;
    %assign/vec4 v0x555f7c401990_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x555f7c401590_0;
    %load/vec4a v0x555f7c401d80, 4;
    %store/vec4 v0x555f7c401990_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555f7c3b86c0;
T_21 ;
    %delay 50, 0;
    %load/vec4 v0x555f7c4022c0_0;
    %inv;
    %store/vec4 v0x555f7c4022c0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555f7c3b86c0;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402580_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c4022c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c402380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c402440_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c402380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c402440_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x555f7c402ac0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555f7c402ac0_0;
    %store/vec4a v0x555f7c3f4150, 4, 0;
    %load/vec4 v0x555f7c402ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402c80_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x555f7c402c80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x555f7c402ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x555f7c402ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x555f7c402c80_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555f7c3fabd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555f7c402ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x555f7c402c80_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555f7c3fa530, 4, 0;
    %load/vec4 v0x555f7c402ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x555f7c402c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402c80_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x555f7c402ac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555f7c402ac0_0;
    %store/vec4a v0x555f7c3f9910, 4, 0;
    %load/vec4 v0x555f7c402ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %vpi_call 2 85 "$readmemb", "instruction.txt", v0x555f7c3f4150 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x555f7c402ec0_0, 0, 32;
    %vpi_func 2 91 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x555f7c402fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x555f7c402ac0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x555f7c402ac0_0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %load/vec4 v0x555f7c402ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f3290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f3030_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f7c3f17b0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f1f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f2250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f1970_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555f7c3f2570_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f7c3f1b10_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555f7c3ef520_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3ef370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3ef8f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f7c3ef730_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3f4790_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f45e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c3f49a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f7c3f4b90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3ee1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3ee370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3f0200_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f7c3f02c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f0dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c3f1030_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x555f7c3b86c0;
T_23 ;
    %wait E_0x555f7c3d9840;
    %load/vec4 v0x555f7c402580_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 147 "$fdisplay", v0x555f7c402ec0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402c80_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x555f7c402c80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x555f7c402ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x555f7c402ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x555f7c402c80_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %pad/u 24;
    %store/vec4 v0x555f7c403190_0, 0, 24;
    %load/vec4 v0x555f7c402ac0_0;
    %pad/s 4;
    %store/vec4 v0x555f7c402ba0_0, 0, 4;
    %load/vec4 v0x555f7c403190_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c402ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555f7c4024e0_0, 0, 27;
    %load/vec4 v0x555f7c402ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x555f7c402c80_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x555f7c3fa530, 4;
    %ix/getv 4, v0x555f7c4024e0_0;
    %store/vec4a v0x555f7c401d80, 4, 0;
    %load/vec4 v0x555f7c402ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402ac0_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x555f7c402c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402c80_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x555f7c402580_0;
    %cmp/s;
    %jmp/0xz  T_23.6, 5;
    %vpi_call 2 158 "$finish" {0 0 0};
T_23.6 ;
    %vpi_call 2 162 "$fdisplay", v0x555f7c402ec0_0, "cycle = %0d, Start = %b\012PC = %d", v0x555f7c402580_0, v0x555f7c402440_0, v0x555f7c3f79a0_0 {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x555f7c402ec0_0, "sram enable: %b", v0x555f7c3fa7f0_0 {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x555f7c402ec0_0, "sram write: %b", v0x555f7c3fae30_0 {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x555f7c402ec0_0, "sram hit: %b", v0x555f7c3fa8b0_0 {0 0 0};
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %vpi_call 2 167 "$fdisplay", v0x555f7c402ec0_0, "sram tag[addr_i][0]:     %b", S<0,vec4,u25> {1 0 0};
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %vpi_call 2 168 "$fdisplay", v0x555f7c402ec0_0, "sram tag[addr_i][1]:     %b", S<0,vec4,u25> {1 0 0};
    %vpi_call 2 169 "$fdisplay", v0x555f7c402ec0_0, "sram addr:               %h", v0x555f7c3fa370_0 {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x555f7c402ec0_0, "sram tag_i:              %b", v0x555f7c3fac70_0 {0 0 0};
    %load/vec4 v0x555f7c3fa7f0_0;
    %load/vec4 v0x555f7c3fae30_0;
    %nor/r;
    %and;
    %vpi_call 2 171 "$fdisplay", v0x555f7c402ec0_0, "sram outside if: %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 1, 24, 6;
    %load/vec4 v0x555f7c3fa370_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %vpi_call 2 172 "$fdisplay", v0x555f7c402ec0_0, "sram if: %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 1, 24, 6;
    %load/vec4 v0x555f7c3fa370_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555f7c3fa370_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555f7c3fabd0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %vpi_call 2 173 "$fdisplay", v0x555f7c402ec0_0, "sram if: %b", S<0,vec4,u1> {1 0 0};
    %vpi_call 2 176 "$fdisplay", v0x555f7c402ec0_0, "\012" {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x555f7c402ec0_0, "cache hit: %b", v0x555f7c3fc8f0_0 {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x555f7c402ec0_0, "cache cpu req: %b", v0x555f7c3fc620_0 {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x555f7c402ec0_0, "cache cpu stall: %b\012", v0x555f7c3fc6e0_0 {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x555f7c402ec0_0, "Registers" {0 0 0};
    %vpi_call 2 186 "$fdisplay", v0x555f7c402ec0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x555f7c3f9910, 0>, &A<v0x555f7c3f9910, 8>, &A<v0x555f7c3f9910, 16>, &A<v0x555f7c3f9910, 24> {0 0 0};
    %vpi_call 2 187 "$fdisplay", v0x555f7c402ec0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x555f7c3f9910, 1>, &A<v0x555f7c3f9910, 9>, &A<v0x555f7c3f9910, 17>, &A<v0x555f7c3f9910, 25> {0 0 0};
    %vpi_call 2 188 "$fdisplay", v0x555f7c402ec0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x555f7c3f9910, 2>, &A<v0x555f7c3f9910, 10>, &A<v0x555f7c3f9910, 18>, &A<v0x555f7c3f9910, 26> {0 0 0};
    %vpi_call 2 189 "$fdisplay", v0x555f7c402ec0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x555f7c3f9910, 3>, &A<v0x555f7c3f9910, 11>, &A<v0x555f7c3f9910, 19>, &A<v0x555f7c3f9910, 27> {0 0 0};
    %vpi_call 2 190 "$fdisplay", v0x555f7c402ec0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x555f7c3f9910, 4>, &A<v0x555f7c3f9910, 12>, &A<v0x555f7c3f9910, 20>, &A<v0x555f7c3f9910, 28> {0 0 0};
    %vpi_call 2 191 "$fdisplay", v0x555f7c402ec0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x555f7c3f9910, 5>, &A<v0x555f7c3f9910, 13>, &A<v0x555f7c3f9910, 21>, &A<v0x555f7c3f9910, 29> {0 0 0};
    %vpi_call 2 192 "$fdisplay", v0x555f7c402ec0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x555f7c3f9910, 6>, &A<v0x555f7c3f9910, 14>, &A<v0x555f7c3f9910, 22>, &A<v0x555f7c3f9910, 30> {0 0 0};
    %vpi_call 2 193 "$fdisplay", v0x555f7c402ec0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x555f7c3f9910, 7>, &A<v0x555f7c3f9910, 15>, &A<v0x555f7c3f9910, 23>, &A<v0x555f7c3f9910, 31> {0 0 0};
    %vpi_call 2 197 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0000 = %h", &A<v0x555f7c401d80, 0> {0 0 0};
    %vpi_call 2 198 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0020 = %h", &A<v0x555f7c401d80, 1> {0 0 0};
    %vpi_call 2 199 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0040 = %h", &A<v0x555f7c401d80, 2> {0 0 0};
    %vpi_call 2 200 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0200 = %h", &A<v0x555f7c401d80, 16> {0 0 0};
    %vpi_call 2 201 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0220 = %h", &A<v0x555f7c401d80, 17> {0 0 0};
    %vpi_call 2 202 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0240 = %h", &A<v0x555f7c401d80, 18> {0 0 0};
    %vpi_call 2 203 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0400 = %h", &A<v0x555f7c401d80, 32> {0 0 0};
    %vpi_call 2 204 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0420 = %h", &A<v0x555f7c401d80, 33> {0 0 0};
    %vpi_call 2 205 "$fdisplay", v0x555f7c402ec0_0, "Data Memory: 0x0440 = %h", &A<v0x555f7c401d80, 34> {0 0 0};
    %vpi_call 2 207 "$fdisplay", v0x555f7c402ec0_0, "\012" {0 0 0};
    %load/vec4 v0x555f7c3fc6e0_0;
    %load/vec4 v0x555f7c3fd550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x555f7c3fd310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x555f7c3fc080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %vpi_call 2 214 "$fdisplay", v0x555f7c402fa0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x555f7c402580_0, v0x555f7c3fc120_0, v0x555f7c3fc2c0_0 {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x555f7c3fbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 216 "$fdisplay", v0x555f7c402fa0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x555f7c402580_0, v0x555f7c3fc120_0, v0x555f7c3fc3b0_0 {0 0 0};
T_23.14 ;
T_23.13 ;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x555f7c3fc080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 220 "$fdisplay", v0x555f7c402fa0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x555f7c402580_0, v0x555f7c3fc120_0, v0x555f7c3fc2c0_0 {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x555f7c3fbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 222 "$fdisplay", v0x555f7c402fa0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x555f7c402580_0, v0x555f7c3fc120_0, v0x555f7c3fc3b0_0 {0 0 0};
T_23.18 ;
T_23.17 ;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f7c402a00_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x555f7c3fc6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v0x555f7c402a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x555f7c3fc080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %vpi_call 2 229 "$fdisplay", v0x555f7c402fa0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x555f7c402580_0, v0x555f7c3fc120_0, v0x555f7c3fc2c0_0 {0 0 0};
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x555f7c3fbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 231 "$fdisplay", v0x555f7c402fa0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x555f7c402580_0, v0x555f7c3fc120_0, v0x555f7c3fc3b0_0 {0 0 0};
T_23.26 ;
T_23.25 ;
T_23.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f7c402a00_0, 0, 1;
T_23.20 ;
T_23.9 ;
    %load/vec4 v0x555f7c402580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555f7c402580_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM_Registers.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "ID_EX_Registers.v";
    "IF_ID_Registers.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEM_WB_Registers.v";
    "MUX32.v";
    "MUX4.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
