<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog for Combinational Circuits 2</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	text-indent: -1.7em;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
}

.simple-table-header {
	background: rgb(247, 246, 243);
	color: black;
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-opaquegray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style></head><body><article id="99a40833-ca9c-474a-8fee-855ca5b17dde" class="page sans"><header><img class="page-cover-image" src="Verilog%20fo%20414d4/1.png" style="object-position:center 50%"/><div class="page-header-icon page-header-icon-with-cover"><img class="icon" src="Verilog%20fo%20414d4/yang-tr-wb.png"/></div><h1 class="page-title">Verilog for Combinational Circuits 2</h1><table class="properties"><tbody><tr class="property-row property-row-multi_select"><th><span class="icon property-icon"><svg viewBox="0 0 14 14" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesMultipleSelect"><path d="M4,3 C4,2.447715 4.447715,2 5,2 L12,2 C12.5523,2 13,2.447716 13,3 C13,3.55228 12.5523,4 12,4 L5,4 C4.447715,4 4,3.55228 4,3 Z M4,7 C4,6.447715 4.447715,6 5,6 L12,6 C12.5523,6 13,6.447716 13,7 C13,7.55228 12.5523,8 12,8 L5,8 C4.447715,8 4,7.55228 4,7 Z M4,11 C4,10.447715 4.447715,10 5,10 L12,10 C12.5523,10 13,10.447716 13,11 C13,11.55228 12.5523,12 12,12 L5,12 C4.447715,12 4,11.55228 4,11 Z M2,4 C1.44771525,4 1,3.55228475 1,3 C1,2.44771525 1.44771525,2 2,2 C2.55228475,2 3,2.44771525 3,3 C3,3.55228475 2.55228475,4 2,4 Z M2,8 C1.44771525,8 1,7.55228475 1,7 C1,6.44771525 1.44771525,6 2,6 C2.55228475,6 3,6.44771525 3,7 C3,7.55228475 2.55228475,8 2,8 Z M2,12 C1.44771525,12 1,11.5522847 1,11 C1,10.4477153 1.44771525,10 2,10 C2.55228475,10 3,10.4477153 3,11 C3,11.5522847 2.55228475,12 2,12 Z"></path></svg></span>Notes</th><td><span class="selected-value select-value-color-green">done</span></td></tr></tbody></table></header><div class="page-body"><h2 id="8907f634-5f40-4ef2-b0fb-aac959c14adc" class="block-color-purple_background">參考資料 </h2><ul id="1a1f24c4-d2fa-4ee9-aa72-b5d5b94254bd" class="bulleted-list"><li style="list-style-type:disc">Fundamentals of Digital Logic With Verilog Design (2013/02/12), Brown, Stephen/ Vranesic, Zvonko<strong></strong></li></ul><ul id="313f2b3e-1d52-4efe-afc3-e350be72fb18" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/gate-level-modeling-in-Verilog/">https://technobyte.org/gate-level-modeling-in-Verilog/</a></li></ul><ul id="e4c370d1-7f9f-4834-81c8-62a55055a256" class="bulleted-list"><li style="list-style-type:disc"><a href="https://www.asic-world.com/verilog/gate.html">https://www.asic-world.com/verilog/gate.html</a></li></ul><ul id="691b4ec7-364f-433e-bd76-d48ceed2de5c" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/dataflow-modeling-verilog/">https://technobyte.org/dataflow-modeling-verilog/</a></li></ul><ul id="81a1bfc3-3c9c-4fc1-b554-add1a19993d6" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/behavioral-modeling-verilog/">https://technobyte.org/behavioral-modeling-verilog/</a></li></ul><h2 id="d3cfa89c-ff4a-4b32-b5c0-e3b259379f6b" class="block-color-purple_background">課程設計</h2><h3 id="7fd4a989-acbc-4328-aa81-1f16fa2fd1af" class="block-color-gray_background">Gate Level 和 Data Flow  設計的 Verilog 參考資料</h3><h3 id="2bc3e8cc-2227-4494-9917-4cdf89586d86" class="block-color-yellow">Verilog 模組樣板</h3><figure id="414d49bc-1d35-4e1c-bfbb-a8815ac57948" class="image"><a href="Verilog%20fo%20414d4/Untitled.png"><img style="width:672px" src="Verilog%20fo%20414d4/Untitled.png"/></a><figcaption><a href="https://www.chipverify.com/verilog/verilog-modules">Verilog module (chipverify.com)</a></figcaption></figure><h3 id="ae5e0cae-62e7-4630-b050-2f9f22561a78" class="block-color-yellow">Gate Level 設計<strong> - 常用邏輯閘</strong></h3><figure id="320390eb-3a29-4200-bdf0-bca2267e8cb4" class="image"><a href="Verilog%20fo%20414d4/Untitled%201.png"><img style="width:672px" src="Verilog%20fo%20414d4/Untitled%201.png"/></a><figcaption><a href="https://www.asic-world.com/verilog/gate1.html">Gate Level Modeling Part-I (asic-world.com)</a></figcaption></figure><h3 id="ed1bd09a-3742-4f33-9e9e-994fbf19fb94" class="block-color-yellow">Data Flow 設計 - Continuous Assignment 運算子 (Operators)</h3><div id="4e8f9b70-bc0f-4a14-a57b-d87b6844a9b9" class="column-list"><div id="2d93f7e7-e0ab-4c00-b1b4-57d1af5d50e0" style="width:50%" class="column"><figure id="d80863f6-b41b-41f5-ad38-b0830a2bf33c" class="image"><a href="Verilog%20fo%20414d4/Untitled%202.png"><img style="width:384px" src="Verilog%20fo%20414d4/Untitled%202.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.29</figcaption></figure><figure id="1731262d-5dce-4433-9497-6a0c13fe46d0" class="image"><a href="Verilog%20fo%20414d4/Untitled%203.png"><img style="width:384px" src="Verilog%20fo%20414d4/Untitled%203.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.29</figcaption></figure></div><div id="5294ba03-6996-4921-a31b-a0e654115585" style="width:50%" class="column"><figure id="6cb572f5-ffc4-4952-881f-a8cb0bf62052" class="image"><a href="Verilog%20fo%20414d4/Untitled%204.png"><img style="width:384px" src="Verilog%20fo%20414d4/Untitled%204.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.30 </figcaption></figure><figure id="519fe8da-1157-4ed8-942e-0f2eea75f4d9" class="image"><a href="Verilog%20fo%20414d4/Untitled%205.png"><img style="width:1668px" src="Verilog%20fo%20414d4/Untitled%205.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.30 </figcaption></figure></div></div><h3 id="d7afc703-c2d4-46b9-9ed2-4a3d6345acba" class="block-color-gray_background">手繪 Gate Level 電路 - Xilinx ISE 電路圖編輯器 (Schematic Capture)</h3><p id="05baa851-5826-4bbf-988e-ca74db6f84c7" class="">
</p><figure id="96a3ca13-b119-4147-ba8b-4d2f07adeb67" class="image"><a href="Verilog%20fo%20414d4/Untitled%206.png"><img style="width:576px" src="Verilog%20fo%20414d4/Untitled%206.png"/></a></figure><h3 id="cb5a0aa9-d447-46a6-b7ce-3faf9e4ee94a" class="block-color-yellow">RTL Analysis - 使用 Xilinx ISE RTL 分析後的 Verilog 描述</h3><div id="262290b2-9889-4372-aee5-748c17a1a7f5" class="column-list"><div id="4ab753ec-4ae7-44f0-85c7-7ae4166faacd" style="width:37.5%" class="column"><figure id="ec369dd9-8d26-4893-921c-2eb072ad8dd6" class="image"><a href="Verilog%20fo%20414d4/Untitled%207.png"><img style="width:240px" src="Verilog%20fo%20414d4/Untitled%207.png"/></a></figure></div><div id="15abde3d-f1ad-44e8-9dfd-5f0e72b4e136" style="width:62.5%" class="column"><figure id="560310b7-f672-43cb-a482-9e4fa8aaf480" class="image"><a href="Verilog%20fo%20414d4/Untitled%208.png"><img style="width:2437px" src="Verilog%20fo%20414d4/Untitled%208.png"/></a></figure></div></div><p id="ac5cdead-ab35-4ad0-83a9-26946438b8b5" class="">
</p><h3 id="40e0a6f0-6309-4d58-a83b-4df3530445da" class="block-color-gray_background">Gate Level 設計 - 手動設計的 Verilog 描述 </h3><p id="5eefef2d-3e66-4f0c-a175-8400a886117b" class="">
</p><figure id="739bad29-3521-4b60-8f90-92399535d49a" class="image"><a href="Verilog%20fo%20414d4/Untitled%209.png"><img style="width:288px" src="Verilog%20fo%20414d4/Untitled%209.png"/></a></figure><p id="0c5be041-81dd-4372-8acc-da49199633b8" class="">
</p><h3 id="d7c0e1cf-d420-472d-aee6-3af893d4e4f4" class="block-color-gray_background">Data Flow 設計 - 使用 Continous Assignments</h3><p id="467b7794-ef76-44ab-8369-03d2b5b2cd03" class="">
</p><figure id="47a52ec5-227c-48f8-8902-305b46abb226" class="image"><a href="Verilog%20fo%20414d4/Untitled%2010.png"><img style="width:432px" src="Verilog%20fo%20414d4/Untitled%2010.png"/></a></figure><p id="3313a6a8-2a08-41c2-bf0e-f8931e9e01e3" class="">
</p><h3 id="48a6afba-f5d6-4f67-b2ac-89de9a7676ea" class="block-color-yellow">RTL 分析電路圖(Schematic) - 使用 Xilinx Vivado  RTL 電路圖</h3><p id="989ea99f-fc40-4d70-830e-ec7c4562f5bf" class="">
</p><figure id="8e962455-c67e-4a75-b827-20bc240cfd1f" class="image"><a href="Verilog%20fo%20414d4/Untitled%2011.png"><img style="width:672px" src="Verilog%20fo%20414d4/Untitled%2011.png"/></a></figure><p id="1f4ba0d0-4419-4c17-a499-6116a83781e3" class="">
</p><h3 id="de153c73-e39b-4369-befd-8daea1e365c4" class="block-color-yellow">合成電路圖(Synthesis Schematic) - 使用 Xilinx Vivado 合成 + 優化 的電路圖</h3><div id="4f8d835a-6f63-413f-bc22-86c88721714e" class="column-list"><div id="4c11d301-88d6-4e52-8833-4b8b6aa6e04e" style="width:25%" class="column"><p id="a4800c74-4bb5-4dc9-b954-0f1ed1b79cca" class="block-color-red">有沒有發覺這合成的電路圖，哪裡怪怪的?</p><figure id="554a53db-b8f2-49e1-83c1-71cb9b45d6f8" class="image"><a href="Verilog%20fo%20414d4/yang04.png"><img style="width:132px" src="Verilog%20fo%20414d4/yang04.png"/></a></figure></div><div id="3c5b8dbe-0758-4f4c-8641-3f7f25fc0ef9" style="width:75%" class="column"><figure id="a51f8ed3-cffe-4a4d-a85e-135778487703" class="image"><a href="Verilog%20fo%20414d4/Untitled%2012.png"><img style="width:2070px" src="Verilog%20fo%20414d4/Untitled%2012.png"/></a></figure></div></div><p id="7620417b-573e-4ba2-9d16-2fe203f588e8" class="">
</p><h3 id="62889bde-873e-43eb-9959-f135782eac9f" class="block-color-gray_background">Verilog 測試程式 (Testbench) - 功能模擬 (Functional Simulation) 驗證</h3><p id="f62beee5-b57c-4111-bb75-4bef096c95c2" class="">
</p><figure id="b5d2ed6a-14ee-4853-a5ba-21284e99afca" class="image"><a href="Verilog%20fo%20414d4/Untitled%2013.png"><img style="width:432px" src="Verilog%20fo%20414d4/Untitled%2013.png"/></a></figure><p id="6293e47a-91fe-4b83-bb6d-cfbd0d25307b" class="">
</p><h3 id="b8b43e6e-88e7-4ddb-82b5-cef8c745fe86" class="block-color-yellow">功能模擬 (Functional Simulation) 結果</h3><figure id="5efef0a8-caa2-4067-8b7a-4891dadc4c94" class="image"><a href="Verilog%20fo%20414d4/Untitled%2014.png"><img style="width:2355px" src="Verilog%20fo%20414d4/Untitled%2014.png"/></a></figure><p id="de5fce8f-9980-4a98-bb15-f3acdf0fa5dd" class="">
</p><h3 id="94b5928a-627c-4cdd-9714-9a0ab424a4b9" class="block-color-gray_background">Verilog 測試程式 (Testbench) - 合成後 (Post Synthesis) 模擬驗證 </h3><p id="1a1b32f4-f54b-4d11-a435-93c9888a17d3" class="">
</p><figure id="1b59d05d-a42d-4cb9-9edf-19dfc85bb19c" class="image"><a href="Verilog%20fo%20414d4/Untitled%2015.png"><img style="width:432px" src="Verilog%20fo%20414d4/Untitled%2015.png"/></a></figure><h3 id="771f1403-7eba-412f-9ecd-d34a7237ded0" class="block-color-yellow">功能模擬 (Functional Simulation) 結果片段</h3><figure id="c156edb9-282a-46d8-b877-8b36b96d3fb1" class="image"><a href="Verilog%20fo%20414d4/Untitled%2016.png"><img style="width:2358px" src="Verilog%20fo%20414d4/Untitled%2016.png"/></a></figure><p id="cfa14c02-2daf-444c-8459-d0b5600a5158" class="">
</p><h3 id="e90cf3c0-a73e-4f11-bf3b-dd7c0cd5ddbd" class="block-color-yellow">時序模擬 (Timing Simulation) 結果片段</h3><figure id="952f030d-3fa9-4d52-8283-809e59deb625" class="image"><a href="Verilog%20fo%20414d4/Untitled%2017.png"><img style="width:2355px" src="Verilog%20fo%20414d4/Untitled%2017.png"/></a></figure><p id="3015945c-b94d-406d-8ab2-20a072ec177f" class="">
</p><p id="9ca621f2-95ac-4b39-8fa6-57a1f2724e2b" class="">
</p><p id="9142fe58-8d02-4c05-a349-e938ae140a59" class="">
</p><figure id="dd3b48bb-c7f2-4e6b-a607-0d835a329351" class="image"><a href="Verilog%20fo%20414d4/%E5%9C%96%E7%89%873.png"><img style="width:1322px" src="Verilog%20fo%20414d4/%E5%9C%96%E7%89%873.png"/></a></figure><p id="50c6aacf-bace-4191-82c3-ccf8eeb78a24" class="">
</p></div></article></body></html>