88861512,Completeness-driven development,2012,25,15,7,0.0,271124086,Melanie Diepenbeck,0,0.4874801070651658,0.13434000679806038
174445602,Synthese reversibler LogikSynthesizing Reversible Logic,2010,37,0,2,1.0,2112579538,Robert Wille,0,-0.1164726804531344,0.019252515865476
21388859,Gatecomp Equivalence Checking of Digital Circuits in an Industrial Environment,2002,7,16,1,1.0,2132216446,Rolf Drechsler,0,1.6787655872879372,-0.4946117507296347
141357097,Efficient Automatic Visualization of SystemC Designs,2003,8,24,1,1.0,2132216446,Rolf Drechsler,0,-0.005682430904580232,-0.2878959640874443
6405756,Formale Verifikation des Befehlssatzes eines SystemC Mikroprozessors,2005,0,0,2,1.0,2026445666,Ulrich KÃ¼hne,0,-0.07115985138807294,-0.26146461041323965
44641838,SAT-based Calculation of Source Code Coverage for BMC,2006,16,2,2,1.0,2128434240,GÃ¶rschwin Fey,0,-0.1083830755087162,-0.12780708135538849
49864161,Formal Verification and Debugging,2010,32,0,2,1.0,2112579538,Robert Wille,0,0.7669495182214789,-0.6446311738460853
15838503,Verification of Dynamic Aspects,2015,10,0,2,1.0,323979981,Mathias Soeken,0,1.5932761692369488,-0.969856811460857
975510789,System-Level Verification,2010,4,1,1,1.0,2132216446,Rolf Drechsler,0,2.456906344598054,-0.7516535904513262
991206045,Method for the computer-assisted analysis of buggy source code in a hardware description language,2012,13,0,3,1.0,1210471001,AndrÃ© SÃ¼lflow,0,-1.140773128798432,-1.271188421518064
318320228,Verification of Static Aspects,2015,37,0,2,1.0,323979981,Mathias Soeken,0,1.2918136093370864,-0.34704143324536757
1497908134,Verifying consistency between activity diagrams and their corresponding OCL contracts,2014,16,10,5,1.0,2026445666,Ulrich KÃ¼hne,0,2.292105498598239,-1.0952534825894353
1569727528,Debugging at the Electronic System Level,2010,108,4,2,0.0,2054944311,Frank Rogin,0,-0.0838046628969273,-0.03546507751646444
1481825323,Formal Verification of Circuits,2000,0,27,1,1.0,2132216446,Rolf Drechsler,0,0.6828583181818525,-0.742164405954201
1483393225,Behaviour Driven Development for Tests and Verification,2014,22,0,4,0.0,271124086,Melanie Diepenbeck,0,2.5081637695225467,-0.9356957505384034
1547567738,Contradiction Analysis for Inconsistent Formal Models,2015,25,9,3,1.0,334713223,Nils Przigoda,0,2.3651211991326213,-1.0141015240439495
1494631286,Encoding OCL data types for SAT-based verification of UML/OCL models,2011,24,40,3,1.0,323979981,Mathias Soeken,0,1.4494694978029314,-0.6447943282744133
1557866006,Automating the translation of assertions using natural language processing techniques,2014,14,8,3,1.0,323979981,Mathias Soeken,0,-0.605776568333929,-1.3419780581256877
1531255527,Automatic refinement checking for formal system models,2014,36,4,4,1.0,2026445666,Ulrich KÃ¼hne,0,1.4957731933750564,-0.39976843969738024
1873191171,Formal verification of LTL formulas for SystemC designs,2003,5,50,2,1.0,2089173724,Daniel Grosse,0,-0.20122117283943733,0.024812378376941262
1956210061,Verification-Driven Design Across Abstraction Levels A Case Study,2015,24,8,5,1.0,325019238,Jannis Stoppe,0,1.7879458051036554,-1.200601532890987
1750846455,Analyzing Inconsistencies in UML/OCL Models,2016,16,7,3,1.0,334713223,Nils Przigoda,0,2.475312838447306,-1.0785916670452333
1758803295,Keynote Formal specification level Towards verification-driven design based on natural language processing,2012,21,26,3,1.0,323979981,Mathias Soeken,0,0.0037288544842792315,-0.5855744421947343
1693765263,VisSAT Visualization of SAT Solver Internals for Computer Aided Hardware Verification,2014,17,0,3,1.0,1210471001,AndrÃ© SÃ¼lflow,0,-0.12442806296981734,-0.25300972354436563
1583008453,SMT-based stimuli generation in the SystemC Verification library,2009,25,18,3,1.0,2089173724,Daniel Grosse,0,-0.020153418545264593,-0.21630793169184845
1991014831,Eliminating invariants in UML/OCL models,2012,10,4,3,1.0,323979981,Mathias Soeken,0,1.1733085449830927,-0.4996156024414991
1994570801,SyReC A programming language for synthesis of reversible circuits,2010,40,51,3,0.0,2095554229,Sebastian Offermann,0,1.1937612503756185,-0.34125223687814077
2002446960,Verifying SystemC using an intermediate verification language and symbolic simulation,2013,24,31,3,1.0,2089173724,Daniel Grosse,0,0.2782299952499757,-0.1338999688561726
2007742204,From Requirements and Scenarios to ESL Design in SystemC,2012,24,2,3,1.0,2089173724,Daniel Grosse,0,0.7481744346003424,-0.2680857225870803
1990371686,Generating formal system models from natural language descriptions,2012,17,3,3,1.0,2112579538,Robert Wille,0,0.39003521619580994,-0.9695594497567056
1990416428,Debugging of inconsistent UML/OCL models,2012,21,21,3,1.0,323979981,Mathias Soeken,0,1.6524634628569823,-0.6242652206723314
2015955111,Determining relevant model elements for the verification of UML/OCL specifications,2013,12,11,4,1.0,323979981,Mathias Soeken,0,2.8932560553640205,-1.0436115662796865
2021909372,Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow,2008,11,2,3,1.0,2026445666,Ulrich KÃ¼hne,0,1.32945215264367,-0.5468919379743988
2040082102,Simulation-based equivalence checking between SystemC models at different levels of abstraction,2011,18,7,2,1.0,2026445666,Ulrich KÃ¼hne,0,-0.06424937574225044,0.6002940962479401
2037683132,Automated and quality-driven requirements engineering,2014,16,1,3,1.0,323979981,Mathias Soeken,0,1.3276345718699147,-0.7278949083528463
2055424026,Proving transaction and system-level properties of untimed SystemC TLM designs,2010,20,60,3,1.0,2089173724,Daniel Grosse,0,0.36973538558405167,0.06707321680363634
2065160761,Improving simulation-based verification by means of formal methods,2004,8,22,2,1.0,2128434240,GÃ¶rschwin Fey,0,0.9855569938916925,-0.28698827169747687
2075963488,Towards verifying determinism of SystemC designs,2014,15,1,2,1.0,2110208188,Hoang M. Le,0,2.245995562875783,-1.0120237961214693
2072653058,Generic implementation of DD packages in MVL,1999,14,7,3,0.0,217705914,Radomir S. Stankovic,0,0.8487486473365556,-0.3647641955965757
2067596555,Validating SystemC Implementations Against Their Formal Specifications,2014,15,7,3,1.0,325019238,Jannis Stoppe,0,1.0848090433714468,-0.047970718854140955
2064258818,Generating SystemC Implementations for Clock Constraints Specified in UML/MARTE CCSL,2014,11,11,3,1.0,2006735065,Judith Peters,0,0.6696195651837812,-0.15423313547261155
2076541715,Formal verification of word-level specifications,1999,23,29,1,1.0,2132216446,Rolf Drechsler,0,2.570544503618468,-1.0791440903256857
2080321777,An integrated approach for combining BDDs and SAT provers,2007,0,0,2,1.0,2128434240,GÃ¶rschwin Fey,0,-0.1548213539783005,-0.1100479975862645
2094533360,Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking,2008,11,6,6,0.0,339054348,L. Linhard,0,-0.27728081528654513,-0.17552978205252823
2102847887,WoLFram- A Word Level Framework for Formal Verification,2009,40,29,4,1.0,1210471001,AndrÃ© SÃ¼lflow,0,0.8009323141111742,-0.3384301436768055
2103364805,Verifying UML/OCL models using Boolean satisfiability,2010,18,100,3,1.0,323979981,Mathias Soeken,0,2.3096527461423446,-1.1084465969989277
2081260576,A generic representation of CCSL time constraints for UML/MARTE models,2015,16,10,5,1.0,334713223,Nils Przigoda,0,1.3594929030469172,0.048162516326333796
2095371841,System level validation using formal techniques,2005,29,10,2,1.0,2089173724,Daniel Grosse,0,1.6994879426765446,-0.7298309664562097
2079703175,Using Word-Level Information in Formal Hardware Verification,2004,34,8,1,1.0,2132216446,Rolf Drechsler,0,1.8306753332343841,-0.6640077653065886
2083618878,Data extraction from SystemC designs using debug symbols and the SystemC API,2013,17,13,3,1.0,325019238,Jannis Stoppe,0,0.3049889557777455,0.13511526133670132
2108762938,Overcoming limitations of the SystemC data introspection,2009,7,15,2,1.0,1931601346,Christian Genz,0,-0.5293233217851268,0.09615075975260323
2138482736,Lips An IDE for model driven engineering based on natural language processing,2013,25,12,3,1.0,323979981,Mathias Soeken,0,0.3015827730213301,-0.9747699153342412
2141661184,Evaluation of Toggle Coverage for MVL Circuits Specified in the SystemVerilog HDL,2007,5,2,1,1.0,2132216446,Rolf Drechsler,0,0.0034652355652562833,-0.022212291506579804
2117958841,HW/SW co-verification of embedded systems using bounded model checking,2006,8,40,2,1.0,2026445666,Ulrich KÃ¼hne,0,1.5345043711155428,-0.5463019042999729
2142639381,Towards Fully Automatic Synthesis of Embedded Software,2010,21,0,2,1.0,2026445666,Ulrich KÃ¼hne,0,0.4140802983206483,-0.06051764574407246
2115968267,Reachability analysis for formal verification of SystemC,2002,8,33,1,1.0,2132216446,Rolf Drechsler,0,1.3062280741861862,-0.5817532697773555
2119216444,Improvements for constraint solving in the systemc verification library,2007,6,12,2,0.0,1638540358,RÃ¼diger Ebendt,0,-0.5303900259871279,0.30140174648610474
2107334983,Towards automatic determination of problem bounds for object instantiation in static model verification,2011,14,6,3,1.0,323979981,Mathias Soeken,0,1.5167489393665765,-0.2321995094623123
2110711640,From Truth Tables to Programming Languages Progress in the Design of Reversible Circuits,2011,56,35,2,1.0,2112579538,Robert Wille,0,-0.1164726804531344,0.019252515865476
2134659377,Visualization of SystemC Designs,2007,7,8,4,0.0,339054348,L. Linhard,0,-0.07115985138807294,-0.26146461041323965
2134693143,FoREnSiC an automatic debugging environment for C programs,2012,13,8,8,0.0,57350013,Jaan Raik,0,0.6708067846272848,-0.014552460976713167
2126004993,CheckSyC an efficient property checker for RTL SystemC designs,2005,10,25,2,1.0,2089173724,Daniel Grosse,0,0.0516303130019706,0.48006995327271773
2134886801,Post-verification debugging of hierarchical designs,2005,15,71,3,0.0,150652591,Andreas Veneris,0,-0.15077940602074036,-0.1367744948973331
2178736915,Verifying dynamic aspects of UML models,2011,21,51,3,1.0,323979981,Mathias Soeken,0,1.9750561775706306,-1.2148061996519766
2165346564,Top-Level Verification,2010,0,0,1,1.0,2132216446,Rolf Drechsler,0,2.616543673064442,-0.7137774194290012
2169163007,Checkers for SystemC designs,2004,12,25,1,1.0,2132216446,Rolf Drechsler,0,-0.023427532875245276,0.24187584370235515
2172479740,Checking concurrent behavior in UML/OCL models,2015,36,15,5,0.0,6818022,Jan Peleska,0,2.353429577715014,-1.0774054490529705
2155552885,Induction-Based Formal Verification of SystemC TLM Designs,2009,24,6,3,1.0,2089173724,Daniel Grosse,0,0.07252637261532617,0.07294588677492618
2164646478,SyCE an integrated environment for system design in SystemC,2005,8,20,4,1.0,1931601346,Christian Genz,0,-0.4599986806002234,-0.0055708298348879914
2201241890,High-Level Debugging and Exploration,2010,17,0,2,0.0,2054944311,Frank Rogin,0,0.8632175913735517,-0.12497234113456172
2211863652,SyReC A hardware description language for the specification and synthesis of reversible circuits,2016,44,13,4,1.0,323979981,Mathias Soeken,0,-0.4476868650948577,-0.22235937785132315
2345866173,Towards formal verification of real-world SystemC TLM peripheral models - a case study,2016,11,9,3,1.0,2089173724,Daniel Grosse,0,0.27874460600497286,-0.2934981298983192
2406669637,Formal Specification Level Concepts Methods and Algorithms,2014,0,7,2,1.0,323979981,Mathias Soeken,0,0.29837303458237574,0.47575027933429725
2404491325,Formal Verification of Abstract SystemC Models,2009,0,0,2,1.0,2110208188,Hoang M. Le,0,-0.11182991009320416,-0.2540925772881614
2404641827,Formal Verification on the Word Level using SAT-like Proof Techniques,2007,0,0,4,0.0,211658652,Stephan EggersglÃ¼ÃŸ,0,0.7023381349884995,-0.4395498907016086
2399508366,Implementation and Visualization of a BDD Package in JAVA,2002,2,3,1,1.0,2132216446,Rolf Drechsler,0,-0.03679784143677345,-0.09784352173861706
2396857512,SWORD - Module-based SAT Solving,2009,0,0,4,1.0,1210471001,AndrÃ© SÃ¼lflow,0,-0.1164726804531344,0.019252515865476
2405238036,Towards Automatic Property Generation for the Formal Verification of Bus Bridges,2011,0,1,4,1.0,323979981,Mathias Soeken,0,-0.1548213539783005,-0.1100479975862645
2396952009,Formale Verifikation von LTL-Formeln fÃ¼r SystemC-Beschreibungen,2003,0,0,1,1.0,2132216446,Rolf Drechsler,0,-0.07115985138807294,-0.26146461041323965
2394566511,Simulation-based Equivalence Checking between SystemC Models at Different Levels of Abstraction,2011,0,0,2,1.0,2026445666,Ulrich KÃ¼hne,0,-0.1769705153397361,0.5371910521529613
2402645280,Generic Implementation of Multi-Valued Logic Decision Diagram Packages,2005,0,1,3,0.0,217705914,Radomir S. Stankovic,0,2.3757343829483606,0.2503917654346137
2403130449,SWORD -- Module-based SAT Solving,2010,0,0,4,1.0,1210471001,AndrÃ© SÃ¼lflow,0,-0.1164726804531344,0.019252515865476
2406059451,Verifying UML/OCL Models Using Boolean Satisfiability,2010,0,0,3,1.0,323979981,Mathias Soeken,0,1.9163362271621065,-1.2261306766488949
2406071912,SyReC A Programming Language for Synthesis of Reversible Circuits,2010,0,0,3,0.0,2095554229,Sebastian Offermann,0,-0.1164726804531344,0.019252515865476
2398125195,Debugging Design Errors by Using Unsatisfiable Cores,2008,19,1,4,1.0,1210471001,AndrÃ© SÃ¼lflow,0,-0.1164726804531344,0.019252515865476
2400936823,Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses,2015,11,2,5,1.0,323979981,Mathias Soeken,0,0.8341413667613505,-0.32001624150840435
2475242556,Formal Verification of Abstract SystemC Models,2010,0,0,3,1.0,2089173724,Daniel Grosse,0,0.07252637261532617,0.07294588677492618
2427136657,metaSMT focus on your application and not on solver integration,2017,33,5,6,0.0,170224586,Stefan Frehse,0,0.1363651013273858,-0.06573849732838337
2490336591,Challenges in Model Refinement,2017,8,0,3,0.828128,2112579538,Robert Wille,0,1.9584843323517047,-0.779534898755756
2484603109,Verification of HDLs,2000,0,0,1,1.0,2132216446,Rolf Drechsler,0,-0.4056608765837569,0.5392430550600115
2492340367,Verification of Horizontal Refinement,2017,6,0,3,0.828128,2112579538,Robert Wille,0,0.93529029045185,-0.33843135428175314
2500806932,Multiple-Valued Logic,2009,0,0,3,0.0,2079783582,Daniel Tille,0,-0.306394226701945,0.12471185653297427
2550724167,Verifying the structure and behavior in UML/OCL models using satisfiability solvers,2016,38,10,4,1.0,323979981,Mathias Soeken,0,1.2263083339635912,-0.7964289578257802
2531335688,Formal Verification of SystemC-based Cyber Components,2017,31,1,2,1.0,2110208188,Hoang M. Le,0,0.03321210326332069,-0.06404330327533272
2526703663,Ground setting properties for an efficient translation of OCL in SMT-based model finding,2016,22,15,3,1.0,334713223,Nils Przigoda,0,0.3020140906033163,-0.26840428820091533
2522088577,Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification,2017,52,6,4,1.0,334713223,Nils Przigoda,0,1.4453181957440913,-0.6779776536018471
2534602877,Grammar-based program generation based on model finding,2013,17,1,2,1.0,323979981,Mathias Soeken,0,1.720178556894341,-0.28823918627885486
2534962781,Compiled symbolic simulation for systemC,2016,20,11,3,1.0,2089173724,Daniel Grosse,0,-0.6887952411726205,-0.2151169354460416
2601954514,Change impact analysis for hardware designs from natural language to system level,2016,19,1,3,1.0,325019238,Jannis Stoppe,0,1.1281233277169214,-0.3050563515347739
2734352139,Generating and checking control logic in the HDL-based design of reversible circuits,2016,13,0,3,1.0,334175258,Oliver Keszocze,0,-0.7571441836814524,-0.8292590827139023
2634169402,Formal System Verification,2018,63,2,1,1.0,2132216446,Rolf Drechsler,0,1.8263324090859645,-0.6775414027461641
2729952921,Extensions to the Reversible Hardware Description Language SyReC,2017,22,0,2,0.828128,2112579538,Robert Wille,0,-0.1164726804531344,0.019252515865476
2724603638,Increasing the Accuracy of SAT-based Debugging,2009,0,0,4,1.0,1210471001,AndrÃ© SÃ¼lflow,0,-0.1164726804531344,0.019252515865476
2612875731,Automatic equivalence checking for SystemC-TLM 20 models against their formal specifications,2017,17,3,2,1.0,325019238,Jannis Stoppe,0,0.14663834900256642,0.3115551846007086
2756877462,More than true or false native support of irregular values in the automatic validation &amp; verification of UML/OCL models,2017,18,3,5,1.0,334713223,Nils Przigoda,0,2.5943426895905977,-1.1261368977128172
2775240405,Frame conditions in the automatic validation and verification of UML/OCL models A symbolic formulation of modifies only statements,2017,23,1,3,0.828128,2112579538,Robert Wille,0,0.6417013352551477,-0.2757574630869978
2770713837,Advanced Logic Synthesis,2018,0,2,1,1.0,2132216446,Rolf Drechsler,0,-0.1164726804531344,0.019252515865476
2783350451,A Symbolic Formulation for Models,2018,112,0,2,0.0,2112579538,Robert Wille,0,0.93529029045185,-0.33843135428175314
2783662132,Reducing Instance Sizes with Ground Setting Properties,2018,8,0,2,0.0,2112579538,Robert Wille,0,0.93529029045185,-0.33843135428175314
2793800942,Analyzing Frame Conditions in UML/OCL Models - Consistency Equivalence and Independence,2018,14,1,3,0.0,2112579538,Robert Wille,0,0.93529029045185,-0.33843135428175314
2808548211,Verifying SystemC Using Intermediate Verification Language and Stateful Symbolic Simulation,2019,28,9,2,1.0,2110208188,Hoang M. Le,0,-0.09319264532307643,-0.4122761661411738
2783782020,Automated Validation &amp; Verification of UML/OCL Models Using Satisfiability Solvers,2018,0,2,3,1.0,334713223,Nils Przigoda,0,0.5618314831051179,-0.32322140474121613
2783800008,Re-utilizing Verification Results of UML/OCL Models,2018,112,0,2,0.0,2112579538,Robert Wille,0,0.6149111861935629,-0.4063481484184872
2787543455,An Automated Approach for Generating and Checking Control Logic for Reversible Hardware Description Language-Based Designs,2017,0,0,3,1.0,334175258,Oliver Keszocze,0,-0.1164726804531344,0.019252515865476
2784265033,A Formal Interpretation of UML/OCL,2018,8,0,2,0.0,2112579538,Robert Wille,0,0.93529029045185,-0.33843135428175314
2912385125,Towards Automated Refinement of TLM Properties to RTL,2018,0,0,3,1.0,2089173724,Daniel Grosse,0,0.4616159930042869,-0.079968206835842
2895905110,Synthesis Techniques for Approximation Circuits,2019,23,0,1,1.0,2132216446,Rolf Drechsler,0,-0.7793883076358022,0.530084724770288
2945056715,Verifying Instruction Set Simulators using Coverage-guided Fuzzing * ,2019,0,2,2,1.0,2110208188,Hoang M. Le,0,0.6831617615516108,0.14946958192753076
3013027327,Towards Automatic Hardware Synthesis from Formal Specification to Implementation,2020,21,0,3,0.0,2090567930,Christoph LÃ¼th,0,-0.09078209446969449,-0.03504211436470903
3027332522,Formale Verifikation des Befehlssatzes eines SystemC modellierten Mikroprozessors,2005,0,0,2,1.0,2026445666,Ulrich KÃ¼hne,0,-0.07115985138807294,-0.26146461041323965
3021579240,Chapter 12 â€“ Processor Verification,2007,0,0,1,1.0,2132216446,Rolf Drechsler,0,0.3278895301864577,-0.23547182672146386
