// Seed: 1431591522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  assign id_1 = 1;
  assign id_7 = ~id_6 < 1'b0;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    output wand id_3,
    output logic id_4,
    output wire id_5,
    output logic id_6
    , id_10,
    output uwire id_7,
    input supply1 id_8
);
  wire id_11;
  always #1 id_6 <= 1;
  always id_4 <= 1 + id_2;
  xor primCall (id_7, id_0, id_11, id_1, id_2, id_8);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
endmodule
