{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 16:55:05 2016 " "Info: Processing started: Mon Feb 08 16:55:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_aff -c reg_aff --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_aff -c reg_aff --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_out\[0\] " "Warning: Node \"mux_out\[0\]\" is a latch" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_out\[1\] " "Warning: Node \"mux_out\[1\]\" is a latch" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_out\[2\] " "Warning: Node \"mux_out\[2\]\" is a latch" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_out\[3\] " "Warning: Node \"mux_out\[3\]\" is a latch" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "canal " "Info: Assuming node \"canal\" is a latch enable. Will not compute fmax for this pin." {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mux_out\[3\] ai\[3\] canal 1.700 ns register " "Info: tsu for register \"mux_out\[3\]\" (data pin = \"ai\[3\]\", clock pin = \"canal\") is 1.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.224 ns + Longest pin register " "Info: + Longest pin to register delay is 3.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns ai\[3\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'ai\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ai[3] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.545 ns) 3.224 ns mux_out\[3\] 2 REG LCCOMB_X23_Y17_N30 2 " "Info: 2: + IC(1.673 ns) + CELL(0.545 ns) = 3.224 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 2; REG Node = 'mux_out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { ai[3] mux_out[3] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.551 ns ( 48.11 % ) " "Info: Total cell delay = 1.551 ns ( 48.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 51.89 % ) " "Info: Total interconnect delay = 1.673 ns ( 51.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.224 ns" { ai[3] mux_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.224 ns" { ai[3] {} ai[3]~combout {} mux_out[3] {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 1.006ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.311 ns + " "Info: + Micro setup delay of destination is 1.311 ns" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "canal destination 2.835 ns - Shortest register " "Info: - Shortest clock path from clock \"canal\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns canal 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'canal'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns canal~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'canal~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { canal canal~clkctrl } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.178 ns) 2.835 ns mux_out\[3\] 3 REG LCCOMB_X23_Y17_N30 2 " "Info: 3: + IC(1.393 ns) + CELL(0.178 ns) = 2.835 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 2; REG Node = 'mux_out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { canal~clkctrl mux_out[3] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.47 % ) " "Info: Total cell delay = 1.204 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.631 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.631 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { canal canal~clkctrl mux_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { canal {} canal~combout {} canal~clkctrl {} mux_out[3] {} } { 0.000ns 0.000ns 0.238ns 1.393ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.224 ns" { ai[3] mux_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.224 ns" { ai[3] {} ai[3]~combout {} mux_out[3] {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 1.006ns 0.545ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { canal canal~clkctrl mux_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { canal {} canal~combout {} canal~clkctrl {} mux_out[3] {} } { 0.000ns 0.000ns 0.238ns 1.393ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk f reg\[0\] 11.767 ns register " "Info: tco from clock \"clk\" to destination pin \"f\" through register \"reg\[0\]\" is 11.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.784 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.308 ns) + CELL(0.602 ns) 3.784 ns reg\[0\] 2 REG LCFF_X23_Y17_N25 7 " "Info: 2: + IC(2.308 ns) + CELL(0.602 ns) = 3.784 ns; Loc. = LCFF_X23_Y17_N25; Fanout = 7; REG Node = 'reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { clk reg[0] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 39.01 % ) " "Info: Total cell delay = 1.476 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.308 ns ( 60.99 % ) " "Info: Total interconnect delay = 2.308 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { clk reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { clk {} clk~combout {} reg[0] {} } { 0.000ns 0.000ns 2.308ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.706 ns + Longest register pin " "Info: + Longest register to pin delay is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[0\] 1 REG LCFF_X23_Y17_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y17_N25; Fanout = 7; REG Node = 'reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg[0] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.544 ns) 1.766 ns bin2seven:u1\|Mux5~0 2 COMB LCCOMB_X23_Y17_N18 1 " "Info: 2: + IC(1.222 ns) + CELL(0.544 ns) = 1.766 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 1; COMB Node = 'bin2seven:u1\|Mux5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { reg[0] bin2seven:u1|Mux5~0 } "NODE_NAME" } } { "bin2seven.vhd" "" { Text "U:/Exercice5_VHDL/bin2seven.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.090 ns) + CELL(2.850 ns) 7.706 ns f 3 PIN PIN_F1 0 " "Info: 3: + IC(3.090 ns) + CELL(2.850 ns) = 7.706 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'f'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { bin2seven:u1|Mux5~0 f } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.394 ns ( 44.04 % ) " "Info: Total cell delay = 3.394 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 55.96 % ) " "Info: Total interconnect delay = 4.312 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { reg[0] bin2seven:u1|Mux5~0 f } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { reg[0] {} bin2seven:u1|Mux5~0 {} f {} } { 0.000ns 1.222ns 3.090ns } { 0.000ns 0.544ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { clk reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { clk {} clk~combout {} reg[0] {} } { 0.000ns 0.000ns 2.308ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { reg[0] bin2seven:u1|Mux5~0 f } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { reg[0] {} bin2seven:u1|Mux5~0 {} f {} } { 0.000ns 1.222ns 3.090ns } { 0.000ns 0.544ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg\[0\] ena_reg clk 0.767 ns register " "Info: th for register \"reg\[0\]\" (data pin = \"ena_reg\", clock pin = \"clk\") is 0.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.784 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.308 ns) + CELL(0.602 ns) 3.784 ns reg\[0\] 2 REG LCFF_X23_Y17_N25 7 " "Info: 2: + IC(2.308 ns) + CELL(0.602 ns) = 3.784 ns; Loc. = LCFF_X23_Y17_N25; Fanout = 7; REG Node = 'reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { clk reg[0] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 39.01 % ) " "Info: Total cell delay = 1.476 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.308 ns ( 60.99 % ) " "Info: Total interconnect delay = 2.308 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { clk reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { clk {} clk~combout {} reg[0] {} } { 0.000ns 0.000ns 2.308ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns ena_reg 1 PIN PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 4; PIN Node = 'ena_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ena_reg } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.758 ns) 3.303 ns reg\[0\] 2 REG LCFF_X23_Y17_N25 7 " "Info: 2: + IC(1.519 ns) + CELL(0.758 ns) = 3.303 ns; Loc. = LCFF_X23_Y17_N25; Fanout = 7; REG Node = 'reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { ena_reg reg[0] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 54.01 % ) " "Info: Total cell delay = 1.784 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.519 ns ( 45.99 % ) " "Info: Total interconnect delay = 1.519 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { ena_reg reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { ena_reg {} ena_reg~combout {} reg[0] {} } { 0.000ns 0.000ns 1.519ns } { 0.000ns 1.026ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { clk reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { clk {} clk~combout {} reg[0] {} } { 0.000ns 0.000ns 2.308ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { ena_reg reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { ena_reg {} ena_reg~combout {} reg[0] {} } { 0.000ns 0.000ns 1.519ns } { 0.000ns 1.026ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 16:55:06 2016 " "Info: Processing ended: Mon Feb 08 16:55:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
