// Seed: 1798471782
module module_0;
  assign id_0 = 1;
  logic id_1 = id_0.id_1;
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    input logic id_8
);
  logic id_9 = 1;
  type_17(
      id_0 - 1, 1, 1, id_8, 1
  );
  logic id_10, id_11 = {1, id_6, id_9, id_9, 1}, id_12 = 1, id_13, id_14;
endmodule
`timescale 1ps / 1 ps
