{
  "DESIGN_NAME": "ALU_8bit",

  "VERILOG_FILES": [
    "../../rtl/ALU_8bit.v"
  ],

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,

  "PDK": "sky130A",
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd",

  "FP_CORE_UTIL": 50,
  "PL_TARGET_DENSITY": 0.6
}
