/* bench 5143.1.0 f63f2783373e */
/* bench 5143.1.1 111dd8ef826b */
/* bench 5143.1.2 e82e96b2c2e8 */
/* bench 5143.1.3 b1ee7ab198e9 */
/* bench 5143.1.4 5fda6f13b860 */
/* bench 5143.1.5 11280d912fdd */
/* bench 5143.1.6 0a4c3a671ce1 */
/* bench 5143.1.7 e65da651493e */
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __BCM63XX_RESET_H
#define __BCM63XX_RESET_H

enum bcm63xx_core_reset {
	BCM63XX_RESET_SPI,
	BCM63XX_RESET_ENET,
	BCM63XX_RESET_USBH,
	BCM63XX_RESET_USBD,
	BCM63XX_RESET_SAR,
	BCM63XX_RESET_DSL,
	BCM63XX_RESET_EPHY,
	BCM63XX_RESET_ENETSW,
	BCM63XX_RESET_PCM,
	BCM63XX_RESET_MPI,
	BCM63XX_RESET_PCIE,
	BCM63XX_RESET_PCIE_EXT,
};

void bcm63xx_core_set_reset(enum bcm63xx_core_reset, int reset);

#endif
