// Seed: 2040950667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout uwire id_2;
  output wand id_1;
  assign module_1.id_5 = 0;
  assign id_2 = -1 !=? id_4;
  wire id_5;
  wire id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4
    , id_9,
    input wor id_5,
    input uwire id_6,
    input wor id_7
);
  always @(posedge id_2);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
