{"blog_authors_duong-van.md":"BWEcvAtL","blog_index.md":"n5IiJ3Yu","blog_posts_uvm-module-access.md":"DnT_vcmy","extras_references.md":"LWkSFRre","extras_site-info.md":"DewaIkft","index.md":"D6ofYaQ0","notes_definitions _ concepts_circuit-and-system-perspective-notes.md":"D_14hbbf","notes_intro.md":"CkVF8i2m","notes_protocol_fifo_interface.md":"BrunVD_V","notes_systemverilog_language-features-note.md":"Dk8iUkg1","notes_systemverilog_systemverilog-oop-for-uvm.md":"BZJzHCQB","notes_uvm_advanced uvm_architecturing-a-uvm-testbench.md":"Di5-92D-","notes_uvm_advanced uvm_how-tlm-works.md":"CP8nXJz3","notes_uvm_advanced uvm_layered-sequences.md":"U9RNrZfb","notes_uvm_advanced uvm_modeling-transactions.md":"DkeWVx0s","notes_uvm_advanced uvm_register-based-testing.md":"CGmveS-W","notes_uvm_advanced uvm_setting-up-the-register-layer.md":"D6k1VlkY","notes_uvm_advanced uvm_the-proper-care-and-feeding-of-sequences.md":"DSZkAzKA","notes_uvm_advanced uvm_understanding-the-factory-and-configuration.md":"CN1PVg50","notes_uvm_advanced uvm_using-the-register-layer.md":"KibRdLrn","notes_uvm_advanced uvm_writing-and-managing-tests.md":"B_A7-5GW"}
