# TakeRisc

This repository contains the TL-Verilog design for a CPU Core implementing the RISC-V R32I ISA.
If you want to build your own core, checkout [this course](https://learning.edx.org/course/course-v1:LinuxFoundationX+LFD111x+1T2021/home).

## TL-Verilog

TL-Verilog (Transaction-Level Verilog) is a HDL, which implements an abstraction layer on top of Verilog.
To learn more, checkout their [website](https://www.redwoodeda.com/tl-verilog).

## How to run

* Go to [Makerchip](https://www.makerchip.com/sandbox/)
* Create a new project
* Copy/paste the content of `core.tlv`
* Compile/Sim

## Resources

* [RISC-V ISA manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf)
* [RISC-V Assembly examples](https://web.eecs.utk.edu/~smarz1/courses/ece356/notes/assembly/)
* [RISC-V Assembly programmers manual](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md)