{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728811037343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728811037344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 14:47:17 2024 " "Processing started: Sun Oct 13 14:47:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728811037344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811037344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811037344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728811037435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728811037436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_cd_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_cd_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_cd_fd " "Found entity 1: t1b_cd_fd" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728811041286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811041286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_cd_fd " "Elaborating entity \"t1b_cd_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728811041307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(41) " "Verilog HDL assignment warning at t1b_cd_fd.v(41): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(42) " "Verilog HDL assignment warning at t1b_cd_fd.v(42): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 t1b_cd_fd.v(50) " "Verilog HDL assignment warning at t1b_cd_fd.v(50): truncated value with size 32 to match size of target (6)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(60) " "Verilog HDL assignment warning at t1b_cd_fd.v(60): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(61) " "Verilog HDL assignment warning at t1b_cd_fd.v(61): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(62) " "Verilog HDL assignment warning at t1b_cd_fd.v(62): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(84) " "Verilog HDL assignment warning at t1b_cd_fd.v(84): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041308 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(86) " "Verilog HDL assignment warning at t1b_cd_fd.v(86): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041309 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(89) " "Verilog HDL assignment warning at t1b_cd_fd.v(89): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041309 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(99) " "Verilog HDL assignment warning at t1b_cd_fd.v(99): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041309 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 t1b_cd_fd.v(104) " "Verilog HDL assignment warning at t1b_cd_fd.v(104): truncated value with size 32 to match size of target (9)" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/eyantra/Documents/t1b_cd_fd/code/t1b_cd_fd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811041309 "|t1b_cd_fd"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728811041653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728811041961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728811041961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728811041976 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728811041976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728811041976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728811041976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728811041981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 14:47:21 2024 " "Processing ended: Sun Oct 13 14:47:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728811041981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728811041981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728811041981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811041981 ""}
