
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	080052d1 	.word	0x080052d1
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08002031 	.word	0x08002031
 8000070:	08002071 	.word	0x08002071
 8000074:	080020b1 	.word	0x080020b1
 8000078:	080020f1 	.word	0x080020f1
 800007c:	08002131 	.word	0x08002131
 8000080:	08002171 	.word	0x08002171
 8000084:	080021b1 	.word	0x080021b1
 8000088:	08001c81 	.word	0x08001c81
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001731 	.word	0x08001731
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	08003a01 	.word	0x08003a01
 80000d0:	08003a71 	.word	0x08003a71
 80000d4:	080003bb 	.word	0x080003bb
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	08001701 	.word	0x08001701
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	080021f1 	.word	0x080021f1
 8000100:	080003bb 	.word	0x080003bb
 8000104:	080016d1 	.word	0x080016d1
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08003ae1 	.word	0x08003ae1
 8000110:	080003bb 	.word	0x080003bb
 8000114:	080003bb 	.word	0x080003bb
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08002231 	.word	0x08002231
 8000124:	08002271 	.word	0x08002271
 8000128:	080022b1 	.word	0x080022b1
 800012c:	080022f1 	.word	0x080022f1
 8000130:	08002331 	.word	0x08002331
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08002371 	.word	0x08002371
 8000154:	080023b1 	.word	0x080023b1
 8000158:	080023f1 	.word	0x080023f1
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08003b51 	.word	0x08003b51
 8000198:	08003bc1 	.word	0x08003bc1
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	08002b01 	.word	0x08002b01
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	08001cb1 	.word	0x08001cb1
 8000240:	080003bb 	.word	0x080003bb
 8000244:	08001ce1 	.word	0x08001ce1
 8000248:	08001d21 	.word	0x08001d21
 800024c:	08001d61 	.word	0x08001d61
 8000250:	08001da1 	.word	0x08001da1
 8000254:	08001de1 	.word	0x08001de1
 8000258:	08001e21 	.word	0x08001e21
 800025c:	08001e61 	.word	0x08001e61
 8000260:	08001ea1 	.word	0x08001ea1
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <endfiniloop+0x6>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <endfiniloop+0xa>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <endfiniloop+0xe>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <endfiniloop+0x12>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f90f 	bl	8000520 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f004 f815 	bl	8004330 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <endfiniloop+0x16>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <endfiniloop+0x6>)

0800030e <msloop>:
msloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 8000316:	e7fa      	bcc.n	800030e <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <endfiniloop+0x1a>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <endfiniloop+0xa>)

0800031c <psloop>:
psloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 8000324:	e7fa      	bcc.n	800031c <psloop>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <endfiniloop+0x1e>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <endfiniloop+0x22>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <endfiniloop+0x26>)

0800032c <dloop>:
dloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 8000338:	e7f8      	bcc.n	800032c <dloop>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <endfiniloop+0x2a>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <endfiniloop+0x2e>)

08000340 <bloop>:
bloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 8000348:	e7fa      	bcc.n	8000340 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f939 	bl	80005c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f927 	bl	80005a0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <endfiniloop+0x32>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <endfiniloop+0x36>)

08000356 <initloop>:
initloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     endinitloop
 8000358:	da03      	bge.n	8000362 <endinitloop>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       initloop
 8000360:	e7f9      	b.n	8000356 <initloop>

08000362 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f005 f81d 	bl	80053a0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <endfiniloop+0x3a>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <endfiniloop+0x3e>)

0800036a <finiloop>:
finiloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     endfiniloop
 800036c:	da03      	bge.n	8000376 <endfiniloop>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       finiloop
 8000374:	e7f9      	b.n	800036a <finiloop>

08000376 <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b91b 	b.w	80005b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08005ba0 	.word	0x08005ba0
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000408 	.word	0x24000408
                ldr     r2, =__bss_end__
 80003a4:	24001250 	.word	0x24001250
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f004 fd30 	bl	8004e40 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f004 fc25 	bl	8004c30 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000520:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000526:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <__cpu_init+0x7c>)
 800052c:	2200      	movs	r2, #0
 800052e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000536:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	6943      	ldr	r3, [r0, #20]
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000546:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800054a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000552:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000556:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800055a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800055e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000562:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000566:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800056a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800056c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000570:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000572:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	d1f8      	bne.n	800056c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800057a:	f1ac 0c20 	sub.w	ip, ip, #32
 800057e:	f11c 0f20 	cmn.w	ip, #32
 8000582:	d1f0      	bne.n	8000566 <__cpu_init+0x46>
 8000584:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000588:	6943      	ldr	r3, [r0, #20]
 800058a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800058e:	6143      	str	r3, [r0, #20]
 8000590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000594:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__late_init>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
	...

080005b0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005b0:	e7fe      	b.n	80005b0 <__default_exit>
 80005b2:	bf00      	nop
	...

080005c0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	4d15      	ldr	r5, [pc, #84]	; (8000618 <__init_ram_areas+0x58>)
 80005c4:	4f15      	ldr	r7, [pc, #84]	; (800061c <__init_ram_areas+0x5c>)
 80005c6:	4916      	ldr	r1, [pc, #88]	; (8000620 <__init_ram_areas+0x60>)
 80005c8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 80005cc:	4815      	ldr	r0, [pc, #84]	; (8000624 <__init_ram_areas+0x64>)
 80005ce:	4a16      	ldr	r2, [pc, #88]	; (8000628 <__init_ram_areas+0x68>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80005d0:	4281      	cmp	r1, r0
 80005d2:	d90d      	bls.n	80005f0 <__init_ram_areas+0x30>
 80005d4:	3a04      	subs	r2, #4
 80005d6:	4603      	mov	r3, r0
      *p = *tp;
 80005d8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80005dc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80005e0:	4299      	cmp	r1, r3
 80005e2:	d8f9      	bhi.n	80005d8 <__init_ram_areas+0x18>
      p++;
 80005e4:	1e4b      	subs	r3, r1, #1
 80005e6:	1a1b      	subs	r3, r3, r0
 80005e8:	f023 0303 	bic.w	r3, r3, #3
 80005ec:	3304      	adds	r3, #4
 80005ee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80005f0:	4287      	cmp	r7, r0
 80005f2:	d907      	bls.n	8000604 <__init_ram_areas+0x44>
      *p = 0;
 80005f4:	3f01      	subs	r7, #1
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	f027 0203 	bic.w	r2, r7, #3
 80005fe:	3204      	adds	r2, #4
 8000600:	f005 f80e 	bl	8005620 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000604:	42a5      	cmp	r5, r4
 8000606:	d005      	beq.n	8000614 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000608:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 800060c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000610:	3510      	adds	r5, #16
 8000612:	e7dd      	b.n	80005d0 <__init_ram_areas+0x10>
#endif
}
 8000614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000616:	bf00      	nop
 8000618:	080056c4 	.word	0x080056c4
 800061c:	24001250 	.word	0x24001250
 8000620:	24001250 	.word	0x24001250
 8000624:	24001250 	.word	0x24001250
 8000628:	08005fa4 	.word	0x08005fa4
 800062c:	00000000 	.word	0x00000000

08000630 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000630:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000632:	f001 f8a5 	bl	8001780 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000636:	f001 fff3 	bl	8002620 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800063a:	f000 fa31 	bl	8000aa0 <adcInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800063e:	f000 fcc7 	bl	8000fd0 <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
 8000642:	f000 fc65 	bl	8000f10 <sdcInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8000646:	f000 fcfb 	bl	8001040 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800064a:	f000 fd49 	bl	80010e0 <usbInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 800064e:	f003 ff97 	bl	8004580 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 8000652:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 8000656:	f000 b803 	b.w	8000660 <stInit>
 800065a:	bf00      	nop
 800065c:	0000      	movs	r0, r0
	...

08000660 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 8000660:	f003 bd66 	b.w	8004130 <st_lld_init>
	...

08000670 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000670:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000674:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 8000676:	4770      	bx	lr
	...

08000680 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000680:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 8000684:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8000686:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000688:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800068a:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800068c:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 800068e:	4770      	bx	lr

08000690 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8000690:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000694:	2200      	movs	r2, #0
 8000696:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	0000      	movs	r0, r0
	...

080006a0 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006a4:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 80006a6:	4770      	bx	lr
	...

080006b0 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80006b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006b2:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80006b4:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80006b6:	4604      	mov	r4, r0
 80006b8:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 80006ba:	42aa      	cmp	r2, r5
 80006bc:	d200      	bcs.n	80006c0 <iq_read+0x10>
    n = iqGetFullI(iqp);
 80006be:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80006c0:	69a1      	ldr	r1, [r4, #24]
 80006c2:	6926      	ldr	r6, [r4, #16]
 80006c4:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 80006c6:	42b5      	cmp	r5, r6
 80006c8:	d318      	bcc.n	80006fc <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 80006ca:	d80a      	bhi.n	80006e2 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 80006cc:	462a      	mov	r2, r5
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff fe8c 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 80006d4:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 80006d6:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 80006d8:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 80006da:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 80006dc:	1b5b      	subs	r3, r3, r5
 80006de:	60a3      	str	r3, [r4, #8]
}
 80006e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 80006e2:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80006e4:	4632      	mov	r2, r6
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff fe80 	bl	80003ec <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 80006ec:	463a      	mov	r2, r7
 80006ee:	4430      	add	r0, r6
 80006f0:	68e1      	ldr	r1, [r4, #12]
 80006f2:	f7ff fe7b 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 80006f6:	68e2      	ldr	r2, [r4, #12]
 80006f8:	443a      	add	r2, r7
 80006fa:	e7ec      	b.n	80006d6 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 80006fc:	462a      	mov	r2, r5
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff fe74 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000704:	69a2      	ldr	r2, [r4, #24]
 8000706:	442a      	add	r2, r5
 8000708:	e7e5      	b.n	80006d6 <iq_read+0x26>
 800070a:	bf00      	nop
 800070c:	0000      	movs	r0, r0
	...

08000710 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000710:	6883      	ldr	r3, [r0, #8]
 8000712:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000718:	4604      	mov	r4, r0
 800071a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 800071c:	d212      	bcs.n	8000744 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 800071e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000720:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000724:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000726:	42b5      	cmp	r5, r6
 8000728:	d312      	bcc.n	8000750 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800072a:	d818      	bhi.n	800075e <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800072c:	462a      	mov	r2, r5
 800072e:	4639      	mov	r1, r7
 8000730:	f7ff fe5c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000734:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000736:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000738:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800073a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800073c:	1b5b      	subs	r3, r3, r5
 800073e:	60a3      	str	r3, [r4, #8]
}
 8000740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000744:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000748:	4615      	mov	r5, r2
 800074a:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 800074c:	42b5      	cmp	r5, r6
 800074e:	d2ec      	bcs.n	800072a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000750:	462a      	mov	r2, r5
 8000752:	4639      	mov	r1, r7
 8000754:	f7ff fe4a 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 8000758:	6962      	ldr	r2, [r4, #20]
 800075a:	442a      	add	r2, r5
 800075c:	e7eb      	b.n	8000736 <oq_write+0x26>
    s2 = n - s1;
 800075e:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8000762:	4632      	mov	r2, r6
 8000764:	4639      	mov	r1, r7
 8000766:	f7ff fe41 	bl	80003ec <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 800076a:	4642      	mov	r2, r8
 800076c:	19b9      	adds	r1, r7, r6
 800076e:	68e0      	ldr	r0, [r4, #12]
 8000770:	f7ff fe3c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8000774:	68e2      	ldr	r2, [r4, #12]
 8000776:	4442      	add	r2, r8
 8000778:	e7dd      	b.n	8000736 <oq_write+0x26>
 800077a:	bf00      	nop
 800077c:	0000      	movs	r0, r0
	...

08000780 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8000780:	b410      	push	{r4}
  osalThreadQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 8000782:	440a      	add	r2, r1
  iqp->q_counter = 0;
 8000784:	2400      	movs	r4, #0
  iqp->q_notify  = infy;
 8000786:	61c3      	str	r3, [r0, #28]
                  qnotify_t infy, void *link) {
 8000788:	9b01      	ldr	r3, [sp, #4]
  iqp->q_counter = 0;
 800078a:	6084      	str	r4, [r0, #8]
  iqp->q_buffer  = bp;
 800078c:	60c1      	str	r1, [r0, #12]
  iqp->q_link    = link;
}
 800078e:	bc10      	pop	{r4}
  iqp->q_top     = bp + size;
 8000790:	6102      	str	r2, [r0, #16]
  iqp->q_link    = link;
 8000792:	6203      	str	r3, [r0, #32]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 8000794:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_wrptr   = bp;
 8000798:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop

080007a0 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80007a0:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d011      	beq.n	80007cc <iqPutI+0x2c>
    iqp->q_counter++;
 80007a8:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80007aa:	b510      	push	{r4, lr}
    iqp->q_counter++;
 80007ac:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 80007ae:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 80007b0:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 80007b2:	6144      	str	r4, [r0, #20]
 80007b4:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80007b6:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d301      	bcc.n	80007c2 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 80007be:	68c3      	ldr	r3, [r0, #12]
 80007c0:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 80007c2:	2100      	movs	r1, #0
 80007c4:	f004 fbb4 	bl	8004f30 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 80007c8:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 80007ca:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 80007cc:	6882      	ldr	r2, [r0, #8]
 80007ce:	2a00      	cmp	r2, #0
 80007d0:	d0ea      	beq.n	80007a8 <iqPutI+0x8>
  return MSG_TIMEOUT;
 80007d2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80007d6:	4770      	bx	lr
	...

080007e0 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 80007e0:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80007e2:	2330      	movs	r3, #48	; 0x30
 80007e4:	4605      	mov	r5, r0
 80007e6:	460e      	mov	r6, r1
 80007e8:	f383 8811 	msr	BASEPRI, r3
}
 80007ec:	e003      	b.n	80007f6 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 80007ee:	f004 fb87 	bl	8004f00 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 80007f2:	2800      	cmp	r0, #0
 80007f4:	db19      	blt.n	800082a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 80007f6:	68ac      	ldr	r4, [r5, #8]
 80007f8:	4631      	mov	r1, r6
 80007fa:	4628      	mov	r0, r5
 80007fc:	2c00      	cmp	r4, #0
 80007fe:	d0f6      	beq.n	80007ee <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000800:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000802:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000804:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000806:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000808:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800080a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 800080c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800080e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000810:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000812:	d301      	bcc.n	8000818 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000814:	68eb      	ldr	r3, [r5, #12]
 8000816:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000818:	69eb      	ldr	r3, [r5, #28]
 800081a:	b10b      	cbz	r3, 8000820 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 800081c:	4628      	mov	r0, r5
 800081e:	4798      	blx	r3
 8000820:	2300      	movs	r3, #0
 8000822:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000826:	4620      	mov	r0, r4
}
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f384 8811 	msr	BASEPRI, r4
 800082e:	bd70      	pop	{r4, r5, r6, pc}

08000830 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000834:	b083      	sub	sp, #12
 8000836:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000838:	69c6      	ldr	r6, [r0, #28]
 800083a:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 800083c:	9201      	str	r2, [sp, #4]
 800083e:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000842:	b1ca      	cbz	r2, 8000878 <iqReadTimeout+0x48>
 8000844:	4683      	mov	fp, r0
 8000846:	460d      	mov	r5, r1
 8000848:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800084c:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 8000850:	464a      	mov	r2, r9
 8000852:	4629      	mov	r1, r5
 8000854:	4658      	mov	r0, fp
 8000856:	f7ff ff2b 	bl	80006b0 <iq_read>
 800085a:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 800085c:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 800085e:	b194      	cbz	r4, 8000886 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 8000860:	b106      	cbz	r6, 8000864 <iqReadTimeout+0x34>
        nfy(iqp);
 8000862:	47b0      	blx	r6
 8000864:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000868:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 800086c:	4425      	add	r5, r4
 800086e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000872:	f1b9 0f00 	cmp.w	r9, #0
 8000876:	d1eb      	bne.n	8000850 <iqReadTimeout+0x20>
 8000878:	9801      	ldr	r0, [sp, #4]
 800087a:	2300      	movs	r3, #0
 800087c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000880:	b003      	add	sp, #12
 8000882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000886:	4651      	mov	r1, sl
 8000888:	f004 fb3a 	bl	8004f00 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 800088c:	2800      	cmp	r0, #0
 800088e:	d0df      	beq.n	8000850 <iqReadTimeout+0x20>
  return max - n;
 8000890:	9b01      	ldr	r3, [sp, #4]
 8000892:	eba3 0009 	sub.w	r0, r3, r9
 8000896:	2300      	movs	r3, #0
 8000898:	f383 8811 	msr	BASEPRI, r3
}
 800089c:	b003      	add	sp, #12
 800089e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008a2:	bf00      	nop
	...

080008b0 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 80008b0:	b410      	push	{r4}
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 80008b2:	61c3      	str	r3, [r0, #28]
  oqp->q_top     = bp + size;
 80008b4:	188c      	adds	r4, r1, r2
                  qnotify_t onfy, void *link) {
 80008b6:	9b01      	ldr	r3, [sp, #4]
  oqp->q_top     = bp + size;
 80008b8:	6104      	str	r4, [r0, #16]
  oqp->q_counter = size;
 80008ba:	6082      	str	r2, [r0, #8]
  oqp->q_link    = link;
}
 80008bc:	bc10      	pop	{r4}
  oqp->q_buffer  = bp;
 80008be:	60c1      	str	r1, [r0, #12]
  oqp->q_link    = link;
 80008c0:	6203      	str	r3, [r0, #32]
 80008c2:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 80008c6:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 80008ca:	4770      	bx	lr
 80008cc:	0000      	movs	r0, r0
	...

080008d0 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 80008d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008d2:	2330      	movs	r3, #48	; 0x30
 80008d4:	4604      	mov	r4, r0
 80008d6:	460f      	mov	r7, r1
 80008d8:	4616      	mov	r6, r2
 80008da:	f383 8811 	msr	BASEPRI, r3
}
 80008de:	e003      	b.n	80008e8 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 80008e0:	f004 fb0e 	bl	8004f00 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 80008e4:	2800      	cmp	r0, #0
 80008e6:	db19      	blt.n	800091c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 80008e8:	68a5      	ldr	r5, [r4, #8]
 80008ea:	4631      	mov	r1, r6
 80008ec:	4620      	mov	r0, r4
 80008ee:	2d00      	cmp	r5, #0
 80008f0:	d0f6      	beq.n	80008e0 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 80008f2:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 80008f4:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 80008f6:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 80008f8:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 80008fa:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 80008fc:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 80008fe:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000900:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000904:	429a      	cmp	r2, r3
 8000906:	d301      	bcc.n	800090c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000908:	68e3      	ldr	r3, [r4, #12]
 800090a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800090c:	69e3      	ldr	r3, [r4, #28]
 800090e:	b10b      	cbz	r3, 8000914 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000910:	4620      	mov	r0, r4
 8000912:	4798      	blx	r3
 8000914:	2000      	movs	r0, #0
 8000916:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800091a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800091c:	f385 8811 	msr	BASEPRI, r5
 8000920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000922:	bf00      	nop
	...

08000930 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000930:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000934:	429a      	cmp	r2, r3
 8000936:	d010      	beq.n	800095a <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000938:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 800093a:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 800093c:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 800093e:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 8000940:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 8000942:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 8000944:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 8000946:	6903      	ldr	r3, [r0, #16]
 8000948:	4299      	cmp	r1, r3
 800094a:	d301      	bcc.n	8000950 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 800094c:	68c3      	ldr	r3, [r0, #12]
 800094e:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 8000950:	2100      	movs	r1, #0
 8000952:	f004 faed 	bl	8004f30 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 8000956:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 8000958:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 800095a:	6882      	ldr	r2, [r0, #8]
 800095c:	2a00      	cmp	r2, #0
 800095e:	d0eb      	beq.n	8000938 <oqGetI+0x8>
  return MSG_TIMEOUT;
 8000960:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
	...

08000970 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8000970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000974:	b083      	sub	sp, #12
 8000976:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 8000978:	69c6      	ldr	r6, [r0, #28]
 800097a:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 800097c:	9201      	str	r2, [sp, #4]
 800097e:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000982:	b1ca      	cbz	r2, 80009b8 <oqWriteTimeout+0x48>
 8000984:	4683      	mov	fp, r0
 8000986:	460d      	mov	r5, r1
 8000988:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800098c:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 8000990:	464a      	mov	r2, r9
 8000992:	4629      	mov	r1, r5
 8000994:	4658      	mov	r0, fp
 8000996:	f7ff febb 	bl	8000710 <oq_write>
 800099a:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 800099c:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 800099e:	b194      	cbz	r4, 80009c6 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 80009a0:	b106      	cbz	r6, 80009a4 <oqWriteTimeout+0x34>
        nfy(oqp);
 80009a2:	47b0      	blx	r6
 80009a4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80009a8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80009ac:	4425      	add	r5, r4
 80009ae:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80009b2:	f1b9 0f00 	cmp.w	r9, #0
 80009b6:	d1eb      	bne.n	8000990 <oqWriteTimeout+0x20>
 80009b8:	9801      	ldr	r0, [sp, #4]
 80009ba:	2300      	movs	r3, #0
 80009bc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80009c0:	b003      	add	sp, #12
 80009c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 80009c6:	4651      	mov	r1, sl
 80009c8:	f004 fa9a 	bl	8004f00 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80009cc:	2800      	cmp	r0, #0
 80009ce:	d0df      	beq.n	8000990 <oqWriteTimeout+0x20>
  return max - n;
 80009d0:	9b01      	ldr	r3, [sp, #4]
 80009d2:	eba3 0009 	sub.w	r0, r3, r9
 80009d6:	2300      	movs	r3, #0
 80009d8:	f383 8811 	msr	BASEPRI, r3
}
 80009dc:	b003      	add	sp, #12
 80009de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009e2:	bf00      	nop
	...

080009f0 <_mmcsd_get_slice>:
  osalDbgCheck((end >= start) && ((end - start) < 32U));

  startidx = start / 32U;
  startoff = start % 32U;
  endidx   = end / 32U;
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 80009f0:	f001 0c1f 	and.w	ip, r1, #31
 80009f4:	2301      	movs	r3, #1
  endidx   = end / 32U;
 80009f6:	0949      	lsrs	r1, r1, #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 80009f8:	f10c 0c01 	add.w	ip, ip, #1

  /* One or two pieces?*/
  if (startidx < endidx) {
 80009fc:	ebb1 1f52 	cmp.w	r1, r2, lsr #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a00:	fa03 f30c 	lsl.w	r3, r3, ip
                          uint32_t start) {
 8000a04:	b510      	push	{r4, lr}
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a06:	f103 33ff 	add.w	r3, r3, #4294967295
  startidx = start / 32U;
 8000a0a:	ea4f 1452 	mov.w	r4, r2, lsr #5
  startoff = start % 32U;
 8000a0e:	f002 0e1f 	and.w	lr, r2, #31
  if (startidx < endidx) {
 8000a12:	d805      	bhi.n	8000a20 <_mmcsd_get_slice+0x30>
    return (data[startidx] >> startoff) |               /* Two pieces case. */
           ((data[endidx] & endmask) << (32U - startoff));
  }
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a14:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8000a18:	4018      	ands	r0, r3
 8000a1a:	fa20 f00e 	lsr.w	r0, r0, lr
}
 8000a1e:	bd10      	pop	{r4, pc}
           ((data[endidx] & endmask) << (32U - startoff));
 8000a20:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a24:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a28:	ea03 0001 	and.w	r0, r3, r1
 8000a2c:	f1ce 0120 	rsb	r1, lr, #32
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a30:	fa22 f30e 	lsr.w	r3, r2, lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000a34:	4088      	lsls	r0, r1
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a36:	4318      	orrs	r0, r3
}
 8000a38:	bd10      	pop	{r4, pc}
 8000a3a:	bf00      	nop
 8000a3c:	0000      	movs	r0, r0
	...

08000a40 <_mmcsd_get_capacity>:
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a40:	68c3      	ldr	r3, [r0, #12]
uint32_t _mmcsd_get_capacity(const uint32_t *csd) {
  uint32_t a, b, c;

  osalDbgCheck(NULL != csd);

  switch (_mmcsd_get_slice(csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000a42:	0f9b      	lsrs	r3, r3, #30
 8000a44:	d008      	beq.n	8000a58 <_mmcsd_get_capacity+0x18>
           ((data[endidx] & endmask) << (32U - startoff));
 8000a46:	6883      	ldr	r3, [r0, #8]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a48:	88c2      	ldrh	r2, [r0, #6]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a4a:	0418      	lsls	r0, r3, #16
 8000a4c:	f400 107c 	and.w	r0, r0, #4128768	; 0x3f0000
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a50:	4310      	orrs	r0, r2
    b = _mmcsd_get_slice(csd, MMCSD_CSD_10_C_SIZE_MULT_SLICE);
    c = _mmcsd_get_slice(csd, MMCSD_CSD_10_READ_BL_LEN_SLICE);
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
  case 1:
    /* CSD version 2.0.*/
    return 1024U * (_mmcsd_get_slice(csd, MMCSD_CSD_20_C_SIZE_SLICE) + 1U);
 8000a52:	3001      	adds	r0, #1
 8000a54:	0280      	lsls	r0, r0, #10
  default:
    /* Reserved value detected.*/
    break;
  }
  return 0U;
}
 8000a56:	4770      	bx	lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000a58:	6882      	ldr	r2, [r0, #8]
 8000a5a:	f640 73fc 	movw	r3, #4092	; 0xffc
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a5e:	6841      	ldr	r1, [r0, #4]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a60:	ea03 0082 	and.w	r0, r3, r2, lsl #2
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a64:	f3c2 4203 	ubfx	r2, r2, #16, #4
 8000a68:	f3c1 33c2 	ubfx	r3, r1, #15, #3
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a6c:	ea40 7091 	orr.w	r0, r0, r1, lsr #30
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
 8000a70:	3a09      	subs	r2, #9
 8000a72:	3302      	adds	r3, #2
 8000a74:	3001      	adds	r0, #1
 8000a76:	4098      	lsls	r0, r3
 8000a78:	4090      	lsls	r0, r2
 8000a7a:	4770      	bx	lr
 8000a7c:	0000      	movs	r0, r0
	...

08000a80 <_mmcsd_get_capacity_ext>:
uint32_t _mmcsd_get_capacity_ext(const uint8_t *ext_csd) {

  osalDbgCheck(NULL != ext_csd);

  return ((uint32_t)ext_csd[215] << 24U) +
         ((uint32_t)ext_csd[214] << 16U) +
 8000a80:	f890 30d6 	ldrb.w	r3, [r0, #214]	; 0xd6
  return ((uint32_t)ext_csd[215] << 24U) +
 8000a84:	f890 10d7 	ldrb.w	r1, [r0, #215]	; 0xd7
         ((uint32_t)ext_csd[214] << 16U) +
 8000a88:	041b      	lsls	r3, r3, #16
         ((uint32_t)ext_csd[213] << 8U)  +
         (uint32_t)ext_csd[212];
 8000a8a:	f890 20d4 	ldrb.w	r2, [r0, #212]	; 0xd4
         ((uint32_t)ext_csd[213] << 8U)  +
 8000a8e:	f890 00d5 	ldrb.w	r0, [r0, #213]	; 0xd5
  return ((uint32_t)ext_csd[215] << 24U) +
 8000a92:	eb03 6301 	add.w	r3, r3, r1, lsl #24
         ((uint32_t)ext_csd[213] << 8U)  +
 8000a96:	4413      	add	r3, r2
}
 8000a98:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000aa0:	f000 bfe6 	b.w	8001a70 <adc_lld_init>
	...

08000ab0 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000ab0:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000ab2:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8000ab4:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000ab6:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000ab8:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 8000aba:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 8000abc:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8000ac0:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8000ac4:	f004 ba84 	b.w	8004fd0 <chMtxObjectInit>
	...

08000ad0 <sdcGetInfo>:
 */
bool sdcGetInfo(SDCDriver *sdcp, BlockDeviceInfo *bdip) {

  osalDbgCheck((sdcp != NULL) && (bdip != NULL));

  if (sdcp->state != BLK_READY) {
 8000ad0:	7903      	ldrb	r3, [r0, #4]
 8000ad2:	2b05      	cmp	r3, #5
 8000ad4:	d106      	bne.n	8000ae4 <sdcGetInfo+0x14>
    return HAL_FAILED;
  }

  bdip->blk_num = sdcp->capacity;
 8000ad6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000ad8:	f44f 7300 	mov.w	r3, #512	; 0x200

  return HAL_SUCCESS;
 8000adc:	2000      	movs	r0, #0
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000ade:	e9c1 3200 	strd	r3, r2, [r1]
  return HAL_SUCCESS;
 8000ae2:	4770      	bx	lr
    return HAL_FAILED;
 8000ae4:	2001      	movs	r0, #1
}
 8000ae6:	4770      	bx	lr
	...

08000af0 <sdcRead>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000af0:	f103 3cff 	add.w	ip, r3, #4294967295
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000af4:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000af6:	448c      	add	ip, r1
 8000af8:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000afc:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000afe:	45f4      	cmp	ip, lr
 8000b00:	d905      	bls.n	8000b0e <sdcRead+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000b02:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000b04:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000b06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b0a:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000b0c:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_READING;
 8000b0e:	f04f 0c06 	mov.w	ip, #6
 8000b12:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_read(sdcp, startblk, buf, n);
 8000b16:	f002 fcd3 	bl	80034c0 <sdc_lld_read>
  sdcp->state = BLK_READY;
 8000b1a:	2305      	movs	r3, #5
 8000b1c:	7123      	strb	r3, [r4, #4]
}
 8000b1e:	bd10      	pop	{r4, pc}

08000b20 <sdcWrite>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000b20:	f103 3cff 	add.w	ip, r3, #4294967295
              const uint8_t *buf, uint32_t n) {
 8000b24:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000b26:	448c      	add	ip, r1
 8000b28:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
              const uint8_t *buf, uint32_t n) {
 8000b2c:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000b2e:	45f4      	cmp	ip, lr
 8000b30:	d905      	bls.n	8000b3e <sdcWrite+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000b32:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000b34:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b3a:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000b3c:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_WRITING;
 8000b3e:	f04f 0c07 	mov.w	ip, #7
 8000b42:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_write(sdcp, startblk, buf, n);
 8000b46:	f002 fceb 	bl	8003520 <sdc_lld_write>
  sdcp->state = BLK_READY;
 8000b4a:	2305      	movs	r3, #5
 8000b4c:	7123      	strb	r3, [r4, #4]
}
 8000b4e:	bd10      	pop	{r4, pc}

08000b50 <sdcSync>:
bool sdcSync(SDCDriver *sdcp) {
 8000b50:	b538      	push	{r3, r4, r5, lr}
  if (sdcp->state != BLK_READY) {
 8000b52:	7905      	ldrb	r5, [r0, #4]
 8000b54:	2d05      	cmp	r5, #5
 8000b56:	d001      	beq.n	8000b5c <sdcSync+0xc>
    return HAL_FAILED;
 8000b58:	2001      	movs	r0, #1
}
 8000b5a:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_SYNCING;
 8000b5c:	2308      	movs	r3, #8
 8000b5e:	4604      	mov	r4, r0
 8000b60:	7103      	strb	r3, [r0, #4]
  result = sdc_lld_sync(sdcp);
 8000b62:	f002 fd0d 	bl	8003580 <sdc_lld_sync>
  sdcp->state = BLK_READY;
 8000b66:	7125      	strb	r5, [r4, #4]
}
 8000b68:	bd38      	pop	{r3, r4, r5, pc}
 8000b6a:	bf00      	nop
 8000b6c:	0000      	movs	r0, r0
	...

08000b70 <sdcConnect>:
  sdcp->state = BLK_CONNECTING;
 8000b70:	2303      	movs	r3, #3
bool sdcConnect(SDCDriver *sdcp) {
 8000b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sdcp->state = BLK_CONNECTING;
 8000b76:	7103      	strb	r3, [r0, #4]
bool sdcConnect(SDCDriver *sdcp) {
 8000b78:	b084      	sub	sp, #16
 8000b7a:	4604      	mov	r4, r0
  sdc_lld_start_clk(sdcp);
 8000b7c:	f002 fb60 	bl	8003240 <sdc_lld_start_clk>
  sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	4620      	mov	r0, r4
 8000b84:	4611      	mov	r1, r2
 8000b86:	f002 fbd3 	bl	8003330 <sdc_lld_send_cmd_none>
  if (!sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_IF_COND,
 8000b8a:	ab03      	add	r3, sp, #12
 8000b8c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8000b90:	2108      	movs	r1, #8
 8000b92:	4620      	mov	r0, r4
 8000b94:	f002 fbf4 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000b98:	b9e8      	cbnz	r0, 8000bd6 <sdcConnect+0x66>
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000b9a:	9b03      	ldr	r3, [sp, #12]
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000b9c:	2201      	movs	r2, #1
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000b9e:	f3c3 2303 	ubfx	r3, r3, #8, #4
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000ba2:	6322      	str	r2, [r4, #48]	; 0x30
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d009      	beq.n	8000bbc <sdcConnect+0x4c>
  sdc_lld_stop_clk(sdcp);
 8000ba8:	4620      	mov	r0, r4
  return HAL_FAILED;
 8000baa:	2501      	movs	r5, #1
  sdc_lld_stop_clk(sdcp);
 8000bac:	f002 fba0 	bl	80032f0 <sdc_lld_stop_clk>
  return HAL_FAILED;
 8000bb0:	2302      	movs	r3, #2
}
 8000bb2:	4628      	mov	r0, r5
  sdcp->state = BLK_READY;
 8000bb4:	7123      	strb	r3, [r4, #4]
}
 8000bb6:	b004      	add	sp, #16
 8000bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	ab03      	add	r3, sp, #12
 8000bc0:	2137      	movs	r1, #55	; 0x37
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	f002 fbdc 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000bc8:	2800      	cmp	r0, #0
 8000bca:	d1ed      	bne.n	8000ba8 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000bcc:	9a03      	ldr	r2, [sp, #12]
 8000bce:	4ba2      	ldr	r3, [pc, #648]	; (8000e58 <sdcConnect+0x2e8>)
 8000bd0:	4013      	ands	r3, r2
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000bd2:	b18b      	cbz	r3, 8000bf8 <sdcConnect+0x88>
 8000bd4:	e7e8      	b.n	8000ba8 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000bd6:	ab03      	add	r3, sp, #12
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2137      	movs	r1, #55	; 0x37
 8000bdc:	4620      	mov	r0, r4
 8000bde:	f002 fbcf 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000be2:	2800      	cmp	r0, #0
 8000be4:	d135      	bne.n	8000c52 <sdcConnect+0xe2>
        MMCSD_R1_ERROR(resp[0])) {
 8000be6:	9b03      	ldr	r3, [sp, #12]
 8000be8:	4a9b      	ldr	r2, [pc, #620]	; (8000e58 <sdcConnect+0x2e8>)
 8000bea:	401a      	ands	r2, r3
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000bec:	bb8a      	cbnz	r2, 8000c52 <sdcConnect+0xe2>
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000bee:	4611      	mov	r1, r2
 8000bf0:	4620      	mov	r0, r4
      sdcp->cardmode = SDC_MODE_CARDTYPE_SDV11;
 8000bf2:	6322      	str	r2, [r4, #48]	; 0x30
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000bf4:	f002 fb9c 	bl	8003330 <sdc_lld_send_cmd_none>
  if ((sdcp->cardmode &  SDC_MODE_CARDTYPE_MASK) == SDC_MODE_CARDTYPE_MMC) {
 8000bf8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000bfa:	f003 030f 	and.w	r3, r3, #15
 8000bfe:	2b02      	cmp	r3, #2
 8000c00:	d029      	beq.n	8000c56 <sdcConnect+0xe6>
    ocr = SDC_INIT_OCR;
 8000c02:	4f96      	ldr	r7, [pc, #600]	; (8000e5c <sdcConnect+0x2ec>)
 8000c04:	2564      	movs	r5, #100	; 0x64
 8000c06:	4a96      	ldr	r2, [pc, #600]	; (8000e60 <sdcConnect+0x2f0>)
        MMCSD_R1_ERROR(resp[0])) {
 8000c08:	f8df 824c 	ldr.w	r8, [pc, #588]	; 8000e58 <sdcConnect+0x2e8>
    ocr = SDC_INIT_OCR;
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	bf18      	it	ne
 8000c10:	4617      	movne	r7, r2
  i = 0;
 8000c12:	e010      	b.n	8000c36 <sdcConnect+0xc6>
        MMCSD_R1_ERROR(resp[0])) {
 8000c14:	9e03      	ldr	r6, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000c16:	ea16 0f08 	tst.w	r6, r8
 8000c1a:	d1c5      	bne.n	8000ba8 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000c1c:	f002 fb98 	bl	8003350 <sdc_lld_send_cmd_short>
 8000c20:	4603      	mov	r3, r0
  chThdSleep(delay);
 8000c22:	2064      	movs	r0, #100	; 0x64
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d1bf      	bne.n	8000ba8 <sdcConnect+0x38>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000c28:	9b03      	ldr	r3, [sp, #12]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	db28      	blt.n	8000c80 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000c2e:	3d01      	subs	r5, #1
 8000c30:	d0ba      	beq.n	8000ba8 <sdcConnect+0x38>
 8000c32:	f004 f935 	bl	8004ea0 <chThdSleep>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000c36:	ab03      	add	r3, sp, #12
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2137      	movs	r1, #55	; 0x37
 8000c3c:	4620      	mov	r0, r4
 8000c3e:	f002 fb9f 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000c42:	4606      	mov	r6, r0
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000c44:	ab03      	add	r3, sp, #12
 8000c46:	463a      	mov	r2, r7
 8000c48:	2129      	movs	r1, #41	; 0x29
 8000c4a:	4620      	mov	r0, r4
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	d0e1      	beq.n	8000c14 <sdcConnect+0xa4>
 8000c50:	e7aa      	b.n	8000ba8 <sdcConnect+0x38>
      sdcp->cardmode = SDC_MODE_CARDTYPE_MMC;
 8000c52:	2302      	movs	r3, #2
 8000c54:	6323      	str	r3, [r4, #48]	; 0x30
bool sdcConnect(SDCDriver *sdcp) {
 8000c56:	2564      	movs	r5, #100	; 0x64
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000c58:	4e82      	ldr	r6, [pc, #520]	; (8000e64 <sdcConnect+0x2f4>)
 8000c5a:	e006      	b.n	8000c6a <sdcConnect+0xfa>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000c5c:	9b03      	ldr	r3, [sp, #12]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	db0e      	blt.n	8000c80 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000c62:	3d01      	subs	r5, #1
 8000c64:	d0a0      	beq.n	8000ba8 <sdcConnect+0x38>
 8000c66:	f004 f91b 	bl	8004ea0 <chThdSleep>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000c6a:	ab03      	add	r3, sp, #12
 8000c6c:	4632      	mov	r2, r6
 8000c6e:	2101      	movs	r1, #1
 8000c70:	4620      	mov	r0, r4
 8000c72:	f002 fb6d 	bl	8003350 <sdc_lld_send_cmd_short>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2064      	movs	r0, #100	; 0x64
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0ee      	beq.n	8000c5c <sdcConnect+0xec>
 8000c7e:	e793      	b.n	8000ba8 <sdcConnect+0x38>
      if ((resp[0] & 0x40000000U) != 0U) {
 8000c80:	005a      	lsls	r2, r3, #1
 8000c82:	d503      	bpl.n	8000c8c <sdcConnect+0x11c>
        sdcp->cardmode |= SDC_MODE_HIGH_CAPACITY;
 8000c84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c86:	f043 0310 	orr.w	r3, r3, #16
 8000c8a:	6323      	str	r3, [r4, #48]	; 0x30
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_ALL_SEND_CID, 0, sdcp->cid)) {
 8000c8c:	f104 0308 	add.w	r3, r4, #8
 8000c90:	2200      	movs	r2, #0
 8000c92:	2102      	movs	r1, #2
 8000c94:	4620      	mov	r0, r4
 8000c96:	f002 fb8b 	bl	80033b0 <sdc_lld_send_cmd_long_crc>
 8000c9a:	2800      	cmp	r0, #0
 8000c9c:	d184      	bne.n	8000ba8 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_RELATIVE_ADDR,
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8000ca4:	2103      	movs	r1, #3
 8000ca6:	4620      	mov	r0, r4
 8000ca8:	f002 fb6a 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000cac:	2800      	cmp	r0, #0
 8000cae:	f47f af7b 	bne.w	8000ba8 <sdcConnect+0x38>
                                sdcp->rca, sdcp->csd)) {
 8000cb2:	f104 0618 	add.w	r6, r4, #24
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_SEND_CSD,
 8000cb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000cb8:	2109      	movs	r1, #9
 8000cba:	4620      	mov	r0, r4
 8000cbc:	4633      	mov	r3, r6
 8000cbe:	f002 fb77 	bl	80033b0 <sdc_lld_send_cmd_long_crc>
 8000cc2:	2800      	cmp	r0, #0
 8000cc4:	f47f af70 	bne.w	8000ba8 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEL_DESEL_CARD,
 8000cc8:	ab02      	add	r3, sp, #8
 8000cca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ccc:	2107      	movs	r1, #7
 8000cce:	4620      	mov	r0, r4
 8000cd0:	f002 fb56 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000cd4:	4605      	mov	r5, r0
 8000cd6:	2800      	cmp	r0, #0
 8000cd8:	f47f af66 	bne.w	8000ba8 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000cdc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000cde:	f003 030f 	and.w	r3, r3, #15
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d05d      	beq.n	8000da2 <sdcConnect+0x232>
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000ce6:	227e      	movs	r2, #126	; 0x7e
 8000ce8:	217f      	movs	r1, #127	; 0x7f
 8000cea:	4630      	mov	r0, r6
  uint8_t *tmp = sdcp->buf;
 8000cec:	6be7      	ldr	r7, [r4, #60]	; 0x3c
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000cee:	f7ff fe7f 	bl	80009f0 <_mmcsd_get_slice>
 8000cf2:	b170      	cbz	r0, 8000d12 <sdcConnect+0x1a2>
  if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, 0)) {
 8000cf4:	2306      	movs	r3, #6
 8000cf6:	2240      	movs	r2, #64	; 0x40
 8000cf8:	4639      	mov	r1, r7
 8000cfa:	4620      	mov	r0, r4
 8000cfc:	9500      	str	r5, [sp, #0]
 8000cfe:	f002 fb77 	bl	80033f0 <sdc_lld_read_special>
 8000d02:	2800      	cmp	r0, #0
 8000d04:	f47f af50 	bne.w	8000ba8 <sdcConnect+0x38>
  if ((sdc_cmd6_extract_info(SD_SWITCH_FUNCTION_SPEED, tmp) & 2U) == 2U) {
 8000d08:	89bb      	ldrh	r3, [r7, #12]
 8000d0a:	ba5b      	rev16	r3, r3
 8000d0c:	079b      	lsls	r3, r3, #30
 8000d0e:	f100 808d 	bmi.w	8000e2c <sdcConnect+0x2bc>
    *clk = SDC_CLK_25MHz;
 8000d12:	2100      	movs	r1, #0
  sdc_lld_set_data_clk(sdcp, clk);
 8000d14:	4620      	mov	r0, r4
 8000d16:	f002 fab3 	bl	8003280 <sdc_lld_set_data_clk>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000d1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d1c:	f003 030f 	and.w	r3, r3, #15
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d06b      	beq.n	8000dfc <sdcConnect+0x28c>
    sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000d24:	4630      	mov	r0, r6
 8000d26:	f7ff fe8b 	bl	8000a40 <_mmcsd_get_capacity>
      sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000d2a:	62a0      	str	r0, [r4, #40]	; 0x28
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BLOCKLEN,
 8000d2c:	ab02      	add	r3, sp, #8
 8000d2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d32:	2110      	movs	r1, #16
 8000d34:	4620      	mov	r0, r4
 8000d36:	f002 fb23 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000d3a:	4605      	mov	r5, r0
 8000d3c:	2800      	cmp	r0, #0
 8000d3e:	f47f af33 	bne.w	8000ba8 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000d42:	9b02      	ldr	r3, [sp, #8]
 8000d44:	4e44      	ldr	r6, [pc, #272]	; (8000e58 <sdcConnect+0x2e8>)
                                 MMCSD_BLOCK_SIZE, resp) ||
 8000d46:	4233      	tst	r3, r6
 8000d48:	f47f af2e 	bne.w	8000ba8 <sdcConnect+0x38>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000d4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d4e:	f013 0f0e 	tst.w	r3, #14
 8000d52:	f003 020f 	and.w	r2, r3, #15
 8000d56:	d133      	bne.n	8000dc0 <sdcConnect+0x250>
  if (SDC_MODE_1BIT == sdcp->config->bus_width) {
 8000d58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d5a:	7819      	ldrb	r1, [r3, #0]
 8000d5c:	b1f9      	cbz	r1, 8000d9e <sdcConnect+0x22e>
  else if (SDC_MODE_4BIT == sdcp->config->bus_width) {
 8000d5e:	2901      	cmp	r1, #1
 8000d60:	f47f af22 	bne.w	8000ba8 <sdcConnect+0x38>
    sdc_lld_set_bus_mode(sdcp, SDC_MODE_4BIT);
 8000d64:	4620      	mov	r0, r4
 8000d66:	f002 facb 	bl	8003300 <sdc_lld_set_bus_mode>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000d6a:	ab03      	add	r3, sp, #12
 8000d6c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000d6e:	2137      	movs	r1, #55	; 0x37
 8000d70:	4620      	mov	r0, r4
 8000d72:	f002 fb05 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	f47f af16 	bne.w	8000ba8 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000d7c:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000d7e:	4233      	tst	r3, r6
 8000d80:	f47f af12 	bne.w	8000ba8 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000d84:	ab03      	add	r3, sp, #12
 8000d86:	2202      	movs	r2, #2
 8000d88:	2106      	movs	r1, #6
 8000d8a:	4620      	mov	r0, r4
 8000d8c:	f002 faf8 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000d90:	2800      	cmp	r0, #0
 8000d92:	f47f af09 	bne.w	8000ba8 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000d96:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000d98:	4233      	tst	r3, r6
 8000d9a:	f47f af05 	bne.w	8000ba8 <sdcConnect+0x38>
  return HAL_SUCCESS;
 8000d9e:	2305      	movs	r3, #5
 8000da0:	e707      	b.n	8000bb2 <sdcConnect+0x42>
  if (!(sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000da2:	ab03      	add	r3, sp, #12
 8000da4:	4a30      	ldr	r2, [pc, #192]	; (8000e68 <sdcConnect+0x2f8>)
 8000da6:	2106      	movs	r1, #6
 8000da8:	4620      	mov	r0, r4
 8000daa:	f002 fae9 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000dae:	2800      	cmp	r0, #0
 8000db0:	d1af      	bne.n	8000d12 <sdcConnect+0x1a2>
                                   MMCSD_R1_ERROR(resp[0]))) {
 8000db2:	9b03      	ldr	r3, [sp, #12]
 8000db4:	4928      	ldr	r1, [pc, #160]	; (8000e58 <sdcConnect+0x2e8>)
 8000db6:	4019      	ands	r1, r3
  *clk = SDC_CLK_25MHz;
 8000db8:	fab1 f181 	clz	r1, r1
 8000dbc:	0949      	lsrs	r1, r1, #5
 8000dbe:	e7a9      	b.n	8000d14 <sdcConnect+0x1a4>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000dc0:	2a02      	cmp	r2, #2
 8000dc2:	f47f aef1 	bne.w	8000ba8 <sdcConnect+0x38>
  switch (sdcp->config->bus_width) {
 8000dc6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000dc8:	7819      	ldrb	r1, [r3, #0]
 8000dca:	2901      	cmp	r1, #1
 8000dcc:	d042      	beq.n	8000e54 <sdcConnect+0x2e4>
 8000dce:	2902      	cmp	r1, #2
 8000dd0:	d03e      	beq.n	8000e50 <sdcConnect+0x2e0>
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d0e3      	beq.n	8000d9e <sdcConnect+0x22e>
 8000dd6:	4e25      	ldr	r6, [pc, #148]	; (8000e6c <sdcConnect+0x2fc>)
  sdc_lld_set_bus_mode(sdcp, sdcp->config->bus_width);
 8000dd8:	4620      	mov	r0, r4
 8000dda:	f002 fa91 	bl	8003300 <sdc_lld_set_bus_mode>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000dde:	ab03      	add	r3, sp, #12
 8000de0:	4632      	mov	r2, r6
 8000de2:	2106      	movs	r1, #6
 8000de4:	4620      	mov	r0, r4
 8000de6:	f002 facb 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000dea:	2800      	cmp	r0, #0
 8000dec:	f47f aedc 	bne.w	8000ba8 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000df0:	9a03      	ldr	r2, [sp, #12]
 8000df2:	4b19      	ldr	r3, [pc, #100]	; (8000e58 <sdcConnect+0x2e8>)
 8000df4:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0d1      	beq.n	8000d9e <sdcConnect+0x22e>
 8000dfa:	e6d5      	b.n	8000ba8 <sdcConnect+0x38>
    if (_mmcsd_get_slice(sdcp->csd, MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE) > 1U) {
 8000dfc:	227e      	movs	r2, #126	; 0x7e
 8000dfe:	217f      	movs	r1, #127	; 0x7f
 8000e00:	4630      	mov	r0, r6
 8000e02:	f7ff fdf5 	bl	80009f0 <_mmcsd_get_slice>
 8000e06:	2801      	cmp	r0, #1
 8000e08:	d98c      	bls.n	8000d24 <sdcConnect+0x1b4>
      uint8_t *ext_csd = sdcp->buf;
 8000e0a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
      if (sdc_lld_read_special(sdcp, ext_csd, 512, MMCSD_CMD_SEND_EXT_CSD, 0)) {
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e12:	4620      	mov	r0, r4
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	4629      	mov	r1, r5
 8000e18:	2308      	movs	r3, #8
 8000e1a:	f002 fae9 	bl	80033f0 <sdc_lld_read_special>
 8000e1e:	2800      	cmp	r0, #0
 8000e20:	f47f aec2 	bne.w	8000ba8 <sdcConnect+0x38>
      sdcp->capacity = _mmcsd_get_capacity_ext(ext_csd);
 8000e24:	4628      	mov	r0, r5
 8000e26:	f7ff fe2b 	bl	8000a80 <_mmcsd_get_capacity_ext>
 8000e2a:	e77e      	b.n	8000d2a <sdcConnect+0x1ba>
    if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, cmdarg)) {
 8000e2c:	4b10      	ldr	r3, [pc, #64]	; (8000e70 <sdcConnect+0x300>)
 8000e2e:	2240      	movs	r2, #64	; 0x40
 8000e30:	4639      	mov	r1, r7
 8000e32:	4620      	mov	r0, r4
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	2306      	movs	r3, #6
 8000e38:	f002 fada 	bl	80033f0 <sdc_lld_read_special>
 8000e3c:	2800      	cmp	r0, #0
 8000e3e:	f47f aeb3 	bne.w	8000ba8 <sdcConnect+0x38>
        (uint32_t)buf[16];
 8000e42:	7c39      	ldrb	r1, [r7, #16]
  status = (tmp >> ((uint32_t)function * 4U)) & 0xFU;
 8000e44:	f001 010f 	and.w	r1, r1, #15
  *clk = SDC_CLK_25MHz;
 8000e48:	390f      	subs	r1, #15
 8000e4a:	bf18      	it	ne
 8000e4c:	2101      	movne	r1, #1
 8000e4e:	e761      	b.n	8000d14 <sdcConnect+0x1a4>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 2, 0);
 8000e50:	4e08      	ldr	r6, [pc, #32]	; (8000e74 <sdcConnect+0x304>)
 8000e52:	e7c1      	b.n	8000dd8 <sdcConnect+0x268>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 1, 0);
 8000e54:	4e08      	ldr	r6, [pc, #32]	; (8000e78 <sdcConnect+0x308>)
 8000e56:	e7bf      	b.n	8000dd8 <sdcConnect+0x268>
 8000e58:	fdffe008 	.word	0xfdffe008
 8000e5c:	50ff8000 	.word	0x50ff8000
 8000e60:	80100000 	.word	0x80100000
 8000e64:	c0ff8000 	.word	0xc0ff8000
 8000e68:	03b90100 	.word	0x03b90100
 8000e6c:	03b70000 	.word	0x03b70000
 8000e70:	80fffff1 	.word	0x80fffff1
 8000e74:	03b70200 	.word	0x03b70200
 8000e78:	03b70100 	.word	0x03b70100
 8000e7c:	00000000 	.word	0x00000000

08000e80 <_sdc_wait_for_transfer_state>:
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000e80:	b530      	push	{r4, r5, lr}
        MMCSD_R1_ERROR(resp[0])) {
 8000e82:	4d10      	ldr	r5, [pc, #64]	; (8000ec4 <_sdc_wait_for_transfer_state+0x44>)
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000e84:	b083      	sub	sp, #12
 8000e86:	4604      	mov	r4, r0
 8000e88:	e003      	b.n	8000e92 <_sdc_wait_for_transfer_state+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000e8a:	2a02      	cmp	r2, #2
 8000e8c:	d816      	bhi.n	8000ebc <_sdc_wait_for_transfer_state+0x3c>
 8000e8e:	f004 f807 	bl	8004ea0 <chThdSleep>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS,
 8000e92:	ab01      	add	r3, sp, #4
 8000e94:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e96:	210d      	movs	r1, #13
 8000e98:	4620      	mov	r0, r4
 8000e9a:	f002 fa71 	bl	8003380 <sdc_lld_send_cmd_short_crc>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	200a      	movs	r0, #10
 8000ea2:	b943      	cbnz	r3, 8000eb6 <_sdc_wait_for_transfer_state+0x36>
        MMCSD_R1_ERROR(resp[0])) {
 8000ea4:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000ea6:	f3c2 2143 	ubfx	r1, r2, #9, #4
                                   sdcp->rca, resp) ||
 8000eaa:	422a      	tst	r2, r5
    switch (MMCSD_R1_STS(resp[0])) {
 8000eac:	f1a1 0205 	sub.w	r2, r1, #5
                                   sdcp->rca, resp) ||
 8000eb0:	d104      	bne.n	8000ebc <_sdc_wait_for_transfer_state+0x3c>
    switch (MMCSD_R1_STS(resp[0])) {
 8000eb2:	2904      	cmp	r1, #4
 8000eb4:	d1e9      	bne.n	8000e8a <_sdc_wait_for_transfer_state+0xa>
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	b003      	add	sp, #12
 8000eba:	bd30      	pop	{r4, r5, pc}
    switch (MMCSD_R1_STS(resp[0])) {
 8000ebc:	2301      	movs	r3, #1
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	b003      	add	sp, #12
 8000ec2:	bd30      	pop	{r4, r5, pc}
 8000ec4:	fdffe008 	.word	0xfdffe008
	...

08000ed0 <sdcDisconnect>:
bool sdcDisconnect(SDCDriver *sdcp) {
 8000ed0:	b538      	push	{r3, r4, r5, lr}
 8000ed2:	2330      	movs	r3, #48	; 0x30
 8000ed4:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->state == BLK_ACTIVE) {
 8000ed8:	7903      	ldrb	r3, [r0, #4]
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d00f      	beq.n	8000efe <sdcDisconnect+0x2e>
  sdcp->state = BLK_DISCONNECTING;
 8000ede:	2204      	movs	r2, #4
 8000ee0:	4604      	mov	r4, r0
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	7102      	strb	r2, [r0, #4]
 8000ee6:	f383 8811 	msr	BASEPRI, r3
  if (_sdc_wait_for_transfer_state(sdcp)) {
 8000eea:	f7ff ffc9 	bl	8000e80 <_sdc_wait_for_transfer_state>
 8000eee:	4605      	mov	r5, r0
    sdc_lld_stop_clk(sdcp);
 8000ef0:	4620      	mov	r0, r4
  sdc_lld_stop_clk(sdcp);
 8000ef2:	f002 f9fd 	bl	80032f0 <sdc_lld_stop_clk>
  sdcp->state = BLK_ACTIVE;
 8000ef6:	2302      	movs	r3, #2
}
 8000ef8:	4628      	mov	r0, r5
  sdcp->state = BLK_ACTIVE;
 8000efa:	7123      	strb	r3, [r4, #4]
}
 8000efc:	bd38      	pop	{r3, r4, r5, pc}
 8000efe:	2500      	movs	r5, #0
 8000f00:	f385 8811 	msr	BASEPRI, r5
 8000f04:	4628      	mov	r0, r5
 8000f06:	bd38      	pop	{r3, r4, r5, pc}
	...

08000f10 <sdcInit>:
  sdc_lld_init();
 8000f10:	f002 b97e 	b.w	8003210 <sdc_lld_init>
	...

08000f20 <sdcObjectInit>:
  sdcp->errors   = SDC_NO_ERROR;
 8000f20:	2300      	movs	r3, #0
  sdcp->vmt      = &sdc_vmt;
 8000f22:	4904      	ldr	r1, [pc, #16]	; (8000f34 <sdcObjectInit+0x14>)
  sdcp->state    = BLK_STOP;
 8000f24:	2201      	movs	r2, #1
  sdcp->vmt      = &sdc_vmt;
 8000f26:	6001      	str	r1, [r0, #0]
  sdcp->state    = BLK_STOP;
 8000f28:	7102      	strb	r2, [r0, #4]
  sdcp->errors   = SDC_NO_ERROR;
 8000f2a:	6343      	str	r3, [r0, #52]	; 0x34
  sdcp->capacity = 0;
 8000f2c:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	08005744 	.word	0x08005744
	...

08000f40 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8000f40:	300c      	adds	r0, #12
 8000f42:	f7ff bc75 	b.w	8000830 <iqReadTimeout>
 8000f46:	bf00      	nop
	...

08000f50 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8000f50:	f04f 33ff 	mov.w	r3, #4294967295
 8000f54:	300c      	adds	r0, #12
 8000f56:	f7ff bc6b 	b.w	8000830 <iqReadTimeout>
 8000f5a:	bf00      	nop
 8000f5c:	0000      	movs	r0, r0
	...

08000f60 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8000f60:	3030      	adds	r0, #48	; 0x30
 8000f62:	f7ff bd05 	b.w	8000970 <oqWriteTimeout>
 8000f66:	bf00      	nop
	...

08000f70 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
 8000f74:	3030      	adds	r0, #48	; 0x30
 8000f76:	f7ff bcfb 	b.w	8000970 <oqWriteTimeout>
 8000f7a:	bf00      	nop
 8000f7c:	0000      	movs	r0, r0
	...

08000f80 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8000f80:	300c      	adds	r0, #12
 8000f82:	f7ff bc2d 	b.w	80007e0 <iqGetTimeout>
 8000f86:	bf00      	nop
	...

08000f90 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8000f90:	f04f 31ff 	mov.w	r1, #4294967295
 8000f94:	300c      	adds	r0, #12
 8000f96:	f7ff bc23 	b.w	80007e0 <iqGetTimeout>
 8000f9a:	bf00      	nop
 8000f9c:	0000      	movs	r0, r0
	...

08000fa0 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8000fa0:	3030      	adds	r0, #48	; 0x30
 8000fa2:	f7ff bc95 	b.w	80008d0 <oqPutTimeout>
 8000fa6:	bf00      	nop
	...

08000fb0 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8000fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb4:	3030      	adds	r0, #48	; 0x30
 8000fb6:	f7ff bc8b 	b.w	80008d0 <oqPutTimeout>
 8000fba:	bf00      	nop
 8000fbc:	0000      	movs	r0, r0
	...

08000fc0 <_ctl>:
 8000fc0:	2901      	cmp	r1, #1
 8000fc2:	bf14      	ite	ne
 8000fc4:	f06f 0013 	mvnne.w	r0, #19
 8000fc8:	2000      	moveq	r0, #0
 8000fca:	4770      	bx	lr
 8000fcc:	0000      	movs	r0, r0
	...

08000fd0 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8000fd0:	f003 b8fe 	b.w	80041d0 <sd_lld_init>
	...

08000fe0 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4903      	ldr	r1, [pc, #12]	; (8000ff0 <sdObjectInit+0x10>)
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8000fe4:	2201      	movs	r2, #1
  sdp->vmt = &vmt;
 8000fe6:	f843 1b04 	str.w	r1, [r3], #4
  sdp->state = SD_STOP;
 8000fea:	7202      	strb	r2, [r0, #8]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8000fec:	6043      	str	r3, [r0, #4]
}
 8000fee:	4770      	bx	lr
 8000ff0:	08005768 	.word	0x08005768
	...

08001000 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001000:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001002:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001004:	4604      	mov	r4, r0
 8001006:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 8001008:	b13b      	cbz	r3, 800101a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 800100a:	4629      	mov	r1, r5
 800100c:	f104 000c 	add.w	r0, r4, #12
 8001010:	f7ff fbc6 	bl	80007a0 <iqPutI>
 8001014:	2800      	cmp	r0, #0
 8001016:	db0b      	blt.n	8001030 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 8001018:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 800101a:	2104      	movs	r1, #4
 800101c:	4408      	add	r0, r1
 800101e:	f004 f88f 	bl	8005140 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001022:	4629      	mov	r1, r5
 8001024:	f104 000c 	add.w	r0, r4, #12
 8001028:	f7ff fbba 	bl	80007a0 <iqPutI>
 800102c:	2800      	cmp	r0, #0
 800102e:	daf3      	bge.n	8001018 <sdIncomingDataI+0x18>
 8001030:	1d20      	adds	r0, r4, #4
 8001032:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103a:	f004 b881 	b.w	8005140 <chEvtBroadcastFlagsI>
 800103e:	bf00      	nop

08001040 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8001040:	f002 bdf6 	b.w	8003c30 <spi_lld_init>
	...

08001050 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001050:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 8001052:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 8001054:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 8001056:	300c      	adds	r0, #12
 8001058:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 800105a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800105e:	f003 bfb7 	b.w	8004fd0 <chMtxObjectInit>
 8001062:	bf00      	nop
	...

08001070 <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001070:	b510      	push	{r4, lr}
 8001072:	2330      	movs	r3, #48	; 0x30
 8001074:	4604      	mov	r4, r0
 8001076:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 800107a:	6041      	str	r1, [r0, #4]

  msg = spi_lld_start(spip);
 800107c:	f002 fe50 	bl	8003d20 <spi_lld_start>
 8001080:	2300      	movs	r3, #0
  if (msg == HAL_RET_SUCCESS) {
    spip->state = SPI_READY;
 8001082:	4298      	cmp	r0, r3
 8001084:	bf14      	ite	ne
 8001086:	2201      	movne	r2, #1
 8001088:	2202      	moveq	r2, #2
 800108a:	7022      	strb	r2, [r4, #0]
 800108c:	f383 8811 	msr	BASEPRI, r3
#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
}
 8001090:	bd10      	pop	{r4, pc}
 8001092:	bf00      	nop
	...

080010a0 <spiSend>:
 * @retval MSG_TIMEOUT          if synchronization timed out.
 * @retval MSG_RESET            if the transfer has been stopped.
 *
 * @api
 */
msg_t spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 80010a0:	b510      	push	{r4, lr}
 80010a2:	2330      	movs	r3, #48	; 0x30
 80010a4:	4604      	mov	r4, r0
 80010a6:	f383 8811 	msr	BASEPRI, r3
  spip->state = SPI_ACTIVE;
 80010aa:	2303      	movs	r3, #3
 80010ac:	7003      	strb	r3, [r0, #0]
  msg = spi_lld_send(spip, n, txbuf);
 80010ae:	f003 f807 	bl	80040c0 <spi_lld_send>
  msg_t msg;

  osalSysLock();

  msg = spiStartSendI(spip, n, txbuf);
  if (msg == MSG_OK) {
 80010b2:	b910      	cbnz	r0, 80010ba <spiSend+0x1a>
  if (spip->state == SPI_ACTIVE) {
 80010b4:	7823      	ldrb	r3, [r4, #0]
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	d003      	beq.n	80010c2 <spiSend+0x22>
 80010ba:	2300      	movs	r3, #0
 80010bc:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return msg;
}
 80010c0:	bd10      	pop	{r4, pc}
  return chThdSuspendTimeoutS(trp, timeout);
 80010c2:	f04f 31ff 	mov.w	r1, #4294967295
 80010c6:	f104 0008 	add.w	r0, r4, #8
 80010ca:	f003 fef9 	bl	8004ec0 <chThdSuspendTimeoutS>
 80010ce:	2300      	movs	r3, #0
 80010d0:	f383 8811 	msr	BASEPRI, r3
 80010d4:	bd10      	pop	{r4, pc}
 80010d6:	bf00      	nop
	...

080010e0 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 80010e0:	f001 bad6 	b.w	8002690 <usb_lld_init>
	...

080010f0 <usbObjectInit>:
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 80010f0:	2301      	movs	r3, #1
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 80010f2:	2240      	movs	r2, #64	; 0x40
 80010f4:	2100      	movs	r1, #0
void usbObjectInit(USBDriver *usbp) {
 80010f6:	b510      	push	{r4, lr}
 80010f8:	4604      	mov	r4, r0
  usbp->state        = USB_STOP;
 80010fa:	f800 3b30 	strb.w	r3, [r0], #48
    usbp->in_params[i]  = NULL;
 80010fe:	f004 fa8f 	bl	8005620 <memset>
  usbp->config       = NULL;
 8001102:	2300      	movs	r3, #0
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 8001104:	e9c4 3301 	strd	r3, r3, [r4, #4]
  usbp->receiving    = 0;
}
 8001108:	bd10      	pop	{r4, pc}
 800110a:	bf00      	nop
 800110c:	0000      	movs	r0, r0
	...

08001110 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001110:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8001112:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001114:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8001116:	4604      	mov	r4, r0
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8001118:	2224      	movs	r2, #36	; 0x24
  usbp->state         = USB_READY;
 800111a:	7003      	strb	r3, [r0, #0]
    usbp->epc[i] = NULL;
 800111c:	4629      	mov	r1, r5
  usbp->status        = 0;
 800111e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    usbp->epc[i] = NULL;
 8001122:	300c      	adds	r0, #12
  usbp->transmitting  = 0;
 8001124:	f840 5c04 	str.w	r5, [r0, #-4]
    usbp->epc[i] = NULL;
 8001128:	f004 fa7a 	bl	8005620 <memset>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800112c:	4620      	mov	r0, r4
  usbp->ep0state = USB_EP0_STP_WAITING;
 800112e:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  usb_lld_reset(usbp);
 8001132:	f001 fabd 	bl	80026b0 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001136:	6863      	ldr	r3, [r4, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	b123      	cbz	r3, 8001146 <_usb_reset+0x36>
 800113c:	4629      	mov	r1, r5
 800113e:	4620      	mov	r0, r4
}
 8001140:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001144:	4718      	bx	r3
}
 8001146:	bd70      	pop	{r4, r5, r6, pc}
	...

08001150 <_usb_suspend>:
 */
void _usb_suspend(USBDriver *usbp) {
  /* No state change, suspend always returns to previous state. */

  /* State transition.*/
  usbp->saved_state = usbp->state;
 8001150:	7802      	ldrb	r2, [r0, #0]
  usbp->state       = USB_SUSPENDED;
 8001152:	2105      	movs	r1, #5

  /* Notification of suspend event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001154:	6843      	ldr	r3, [r0, #4]
  usbp->state       = USB_SUSPENDED;
 8001156:	7001      	strb	r1, [r0, #0]
  usbp->saved_state = usbp->state;
 8001158:	f880 208c 	strb.w	r2, [r0, #140]	; 0x8c
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 800115c:	681b      	ldr	r3, [r3, #0]
void _usb_suspend(USBDriver *usbp) {
 800115e:	b510      	push	{r4, lr}
 8001160:	4604      	mov	r4, r0
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001162:	b10b      	cbz	r3, 8001168 <_usb_suspend+0x18>
 8001164:	2104      	movs	r1, #4
 8001166:	4798      	blx	r3

  /* Terminating all pending transactions.*/
  usbp->transmitting  = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	60a3      	str	r3, [r4, #8]
        osalSysUnlockFromISR();
      }
    }
  }
#endif
}
 800116c:	bd10      	pop	{r4, pc}
 800116e:	bf00      	nop

08001170 <_usb_wakeup>:
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {

  /* State transition, returning to the previous state.*/
  usbp->state = usbp->saved_state;
 8001170:	f890 108c 	ldrb.w	r1, [r0, #140]	; 0x8c

  /* Notification of suspend event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8001174:	6842      	ldr	r2, [r0, #4]
  usbp->state = usbp->saved_state;
 8001176:	7001      	strb	r1, [r0, #0]
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8001178:	6813      	ldr	r3, [r2, #0]
 800117a:	b10b      	cbz	r3, 8001180 <_usb_wakeup+0x10>
 800117c:	2105      	movs	r1, #5
 800117e:	4718      	bx	r3
}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
	...

08001190 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8001190:	b570      	push	{r4, r5, r6, lr}
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8001192:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8001196:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8001198:	b113      	cbz	r3, 80011a0 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 800119a:	2300      	movs	r3, #0
 800119c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 80011a0:	f104 0280 	add.w	r2, r4, #128	; 0x80
 80011a4:	4620      	mov	r0, r4
 80011a6:	f001 fb23 	bl	80027f0 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 80011aa:	6863      	ldr	r3, [r4, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	b353      	cbz	r3, 8001206 <_usb_ep0setup+0x76>
      !(usbp->config->requests_hook_cb(usbp))) {
 80011b0:	4620      	mov	r0, r4
 80011b2:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 80011b4:	b338      	cbz	r0, 8001206 <_usb_ep0setup+0x76>
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80011b6:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 80011b8:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
  max = (size_t)get_hword(&usbp->setup[6]);
 80011bc:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
  if (usbp->ep0n > max) {
 80011c0:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80011c2:	bf2c      	ite	cs
 80011c4:	462a      	movcs	r2, r5
    usbp->ep0n = max;
 80011c6:	67a2      	strcc	r2, [r4, #120]	; 0x78
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80011c8:	0619      	lsls	r1, r3, #24
 80011ca:	f100 80da 	bmi.w	8001382 <_usb_ep0setup+0x1f2>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 80011ce:	2a00      	cmp	r2, #0
 80011d0:	f000 808d 	beq.w	80012ee <_usb_ep0setup+0x15e>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 80011d4:	2215      	movs	r2, #21
 80011d6:	2330      	movs	r3, #48	; 0x30
 80011d8:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80011dc:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80011e0:	8962      	ldrh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 80011e2:	4620      	mov	r0, r4
  osp = usbp->epc[ep]->out_state;
 80011e4:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80011e6:	f042 0201 	orr.w	r2, r2, #1
  osp = usbp->epc[ep]->out_state;
 80011ea:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80011ec:	8162      	strh	r2, [r4, #10]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 80011ee:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  osp->rxcnt  = 0;
 80011f2:	2400      	movs	r4, #0
  osp->rxsize = n;
 80011f4:	6019      	str	r1, [r3, #0]
  osp->rxbuf  = buf;
 80011f6:	609d      	str	r5, [r3, #8]
  usb_lld_start_out(usbp, ep);
 80011f8:	4621      	mov	r1, r4
  osp->rxcnt  = 0;
 80011fa:	605c      	str	r4, [r3, #4]
  usb_lld_start_out(usbp, ep);
 80011fc:	f001 fb08 	bl	8002810 <usb_lld_start_out>
 8001200:	f384 8811 	msr	BASEPRI, r4
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8001204:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001206:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800120a:	f013 0660 	ands.w	r6, r3, #96	; 0x60
 800120e:	4618      	mov	r0, r3
 8001210:	d11c      	bne.n	800124c <_usb_ep0setup+0xbc>
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001212:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001216:	f003 057f 	and.w	r5, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 800121a:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800121e:	f240 3202 	movw	r2, #770	; 0x302
 8001222:	4295      	cmp	r5, r2
 8001224:	f000 8151 	beq.w	80014ca <_usb_ep0setup+0x33a>
 8001228:	d840      	bhi.n	80012ac <_usb_ep0setup+0x11c>
 800122a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800122e:	f000 8108 	beq.w	8001442 <_usb_ep0setup+0x2b2>
 8001232:	d91d      	bls.n	8001270 <_usb_ep0setup+0xe0>
 8001234:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8001238:	f000 8112 	beq.w	8001460 <_usb_ep0setup+0x2d0>
 800123c:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8001240:	d104      	bne.n	800124c <_usb_ep0setup+0xbc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001242:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001246:	2b01      	cmp	r3, #1
 8001248:	f000 80d3 	beq.w	80013f2 <_usb_ep0setup+0x262>
      usb_lld_stall_in(usbp, 0);
 800124c:	2100      	movs	r1, #0
 800124e:	4620      	mov	r0, r4
 8001250:	f001 fe3e 	bl	8002ed0 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8001254:	2100      	movs	r1, #0
 8001256:	4620      	mov	r0, r4
 8001258:	f001 fe2a 	bl	8002eb0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800125c:	6863      	ldr	r3, [r4, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	b113      	cbz	r3, 8001268 <_usb_ep0setup+0xd8>
 8001262:	2106      	movs	r1, #6
 8001264:	4620      	mov	r0, r4
 8001266:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8001268:	2306      	movs	r3, #6
 800126a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800126e:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001270:	2d01      	cmp	r5, #1
 8001272:	d061      	beq.n	8001338 <_usb_ep0setup+0x1a8>
 8001274:	2d02      	cmp	r5, #2
 8001276:	d151      	bne.n	800131c <_usb_ep0setup+0x18c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001278:	f994 3084 	ldrsb.w	r3, [r4, #132]	; 0x84
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800127c:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800127e:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
 8001282:	2b00      	cmp	r3, #0
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001284:	f001 010f 	and.w	r1, r1, #15
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001288:	f2c0 80ac 	blt.w	80013e4 <_usb_ep0setup+0x254>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800128c:	f001 fa90 	bl	80027b0 <usb_lld_get_status_out>
 8001290:	2801      	cmp	r0, #1
 8001292:	f000 80ac 	beq.w	80013ee <_usb_ep0setup+0x25e>
 8001296:	2802      	cmp	r0, #2
 8001298:	d1d8      	bne.n	800124c <_usb_ep0setup+0xbc>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800129a:	499a      	ldr	r1, [pc, #616]	; (8001504 <_usb_ep0setup+0x374>)
 800129c:	2302      	movs	r3, #2
 800129e:	2200      	movs	r2, #0
 80012a0:	e9c4 131d 	strd	r1, r3, [r4, #116]	; 0x74
 80012a4:	67e2      	str	r2, [r4, #124]	; 0x7c
        return true;
 80012a6:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80012aa:	e787      	b.n	80011bc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80012ac:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80012b0:	f000 8103 	beq.w	80014ba <_usb_ep0setup+0x32a>
 80012b4:	d947      	bls.n	8001346 <_usb_ep0setup+0x1b6>
 80012b6:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 80012ba:	d139      	bne.n	8001330 <_usb_ep0setup+0x1a0>
      if (usbp->state == USB_ACTIVE) {
 80012bc:	7823      	ldrb	r3, [r4, #0]
 80012be:	2b04      	cmp	r3, #4
 80012c0:	f000 80a1 	beq.w	8001406 <_usb_ep0setup+0x276>
      if (usbp->setup[2] != 0U) {
 80012c4:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80012c8:	b14b      	cbz	r3, 80012de <_usb_ep0setup+0x14e>
        usbp->state = USB_ACTIVE;
 80012ca:	2104      	movs	r1, #4
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 80012cc:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 80012ce:	f884 308b 	strb.w	r3, [r4, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 80012d2:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 80012d4:	6813      	ldr	r3, [r2, #0]
 80012d6:	b113      	cbz	r3, 80012de <_usb_ep0setup+0x14e>
 80012d8:	2102      	movs	r1, #2
 80012da:	4620      	mov	r0, r4
 80012dc:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80012de:	2300      	movs	r3, #0
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80012e0:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80012e4:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 80012e8:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80012ea:	0603      	lsls	r3, r0, #24
 80012ec:	d463      	bmi.n	80013b6 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80012ee:	220b      	movs	r2, #11
 80012f0:	2330      	movs	r3, #48	; 0x30
 80012f2:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80012f6:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80012fa:	8922      	ldrh	r2, [r4, #8]
  isp->txbuf  = buf;
 80012fc:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 80012fe:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_in(usbp, ep);
 8001300:	4620      	mov	r0, r4
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001302:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 8001306:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001308:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800130a:	8122      	strh	r2, [r4, #8]
  isp->txbuf  = buf;
 800130c:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 800130e:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001312:	f001 fb15 	bl	8002940 <usb_lld_start_in>
 8001316:	f385 8811 	msr	BASEPRI, r5
}
 800131a:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800131c:	2d00      	cmp	r5, #0
 800131e:	d195      	bne.n	800124c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001320:	2202      	movs	r2, #2
 8001322:	f104 0188 	add.w	r1, r4, #136	; 0x88
 8001326:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001328:	6761      	str	r1, [r4, #116]	; 0x74
 800132a:	4615      	mov	r5, r2
 800132c:	67a2      	str	r2, [r4, #120]	; 0x78
    return true;
 800132e:	e745      	b.n	80011bc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001330:	f640 4202 	movw	r2, #3074	; 0xc02
 8001334:	4295      	cmp	r5, r2
 8001336:	d189      	bne.n	800124c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8001338:	2502      	movs	r5, #2
 800133a:	4973      	ldr	r1, [pc, #460]	; (8001508 <_usb_ep0setup+0x378>)
 800133c:	2200      	movs	r2, #0
 800133e:	e9c4 151d 	strd	r1, r5, [r4, #116]	; 0x74
 8001342:	67e2      	str	r2, [r4, #124]	; 0x7c
    return true;
 8001344:	e73a      	b.n	80011bc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001346:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 800134a:	f000 809f 	beq.w	800148c <_usb_ep0setup+0x2fc>
 800134e:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 8001352:	2d01      	cmp	r5, #1
 8001354:	f63f af7a 	bhi.w	800124c <_usb_ep0setup+0xbc>
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001358:	6861      	ldr	r1, [r4, #4]
 800135a:	4620      	mov	r0, r4
 800135c:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 8001360:	684d      	ldr	r5, [r1, #4]
 8001362:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 8001366:	f894 1083 	ldrb.w	r1, [r4, #131]	; 0x83
 800136a:	47a8      	blx	r5
    if (dp == NULL) {
 800136c:	2800      	cmp	r0, #0
 800136e:	f43f af6d 	beq.w	800124c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8001372:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8001376:	e9d0 5200 	ldrd	r5, r2, [r0]
 800137a:	67e6      	str	r6, [r4, #124]	; 0x7c
 800137c:	e9c4 251d 	strd	r2, r5, [r4, #116]	; 0x74
    return true;
 8001380:	e71c      	b.n	80011bc <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 8001382:	b1c2      	cbz	r2, 80013b6 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_TX;
 8001384:	2209      	movs	r2, #9
 8001386:	2330      	movs	r3, #48	; 0x30
 8001388:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800138c:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001390:	8922      	ldrh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 8001392:	4620      	mov	r0, r4
  isp = usbp->epc[ep]->in_state;
 8001394:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001396:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 800139a:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800139c:	8122      	strh	r2, [r4, #8]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 800139e:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  isp->txcnt  = 0;
 80013a2:	2400      	movs	r4, #0
  isp->txsize = n;
 80013a4:	6019      	str	r1, [r3, #0]
  isp->txbuf  = buf;
 80013a6:	609d      	str	r5, [r3, #8]
  usb_lld_start_in(usbp, ep);
 80013a8:	4621      	mov	r1, r4
  isp->txcnt  = 0;
 80013aa:	605c      	str	r4, [r3, #4]
  usb_lld_start_in(usbp, ep);
 80013ac:	f001 fac8 	bl	8002940 <usb_lld_start_in>
 80013b0:	f384 8811 	msr	BASEPRI, r4
}
 80013b4:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80013b6:	2214      	movs	r2, #20
 80013b8:	2330      	movs	r3, #48	; 0x30
 80013ba:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80013be:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013c2:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 80013c4:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 80013c6:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 80013c8:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013ca:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 80013ce:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 80013d0:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013d2:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 80013d4:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 80013d6:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 80013da:	f001 fa19 	bl	8002810 <usb_lld_start_out>
 80013de:	f385 8811 	msr	BASEPRI, r5
}
 80013e2:	bd70      	pop	{r4, r5, r6, pc}
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80013e4:	f001 f9f4 	bl	80027d0 <usb_lld_get_status_in>
 80013e8:	2801      	cmp	r0, #1
 80013ea:	f47f af54 	bne.w	8001296 <_usb_ep0setup+0x106>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 80013ee:	4947      	ldr	r1, [pc, #284]	; (800150c <_usb_ep0setup+0x37c>)
 80013f0:	e754      	b.n	800129c <_usb_ep0setup+0x10c>
      usbp->status |= 2U;
 80013f2:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80013f6:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status |= 2U;
 80013f8:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80013fc:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status |= 2U;
 8001400:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8001404:	e771      	b.n	80012ea <_usb_ep0setup+0x15a>
 8001406:	2330      	movs	r3, #48	; 0x30
 8001408:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 800140c:	68a3      	ldr	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800140e:	2220      	movs	r2, #32
 8001410:	4631      	mov	r1, r6
 8001412:	f104 0010 	add.w	r0, r4, #16
  usbp->transmitting &= 1U;
 8001416:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 800141a:	60a3      	str	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800141c:	f004 f900 	bl	8005620 <memset>
  usb_lld_disable_endpoints(usbp);
 8001420:	4620      	mov	r0, r4
 8001422:	f001 f9bd 	bl	80027a0 <usb_lld_disable_endpoints>
 8001426:	f386 8811 	msr	BASEPRI, r6
        usbp->state = USB_SELECTED;
 800142a:	2103      	movs	r1, #3
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 800142c:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 800142e:	f884 608b 	strb.w	r6, [r4, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8001432:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	f43f af44 	beq.w	80012c4 <_usb_ep0setup+0x134>
 800143c:	4620      	mov	r0, r4
 800143e:	4798      	blx	r3
 8001440:	e740      	b.n	80012c4 <_usb_ep0setup+0x134>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001442:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001446:	2b01      	cmp	r3, #1
 8001448:	f47f af00 	bne.w	800124c <_usb_ep0setup+0xbc>
      usbp->status &= ~2U;
 800144c:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001450:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status &= ~2U;
 8001452:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001456:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status &= ~2U;
 800145a:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 800145e:	e744      	b.n	80012ea <_usb_ep0setup+0x15a>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8001460:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001464:	2b00      	cmp	r3, #0
 8001466:	f47f aef1 	bne.w	800124c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800146a:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 800146e:	f013 010f 	ands.w	r1, r3, #15
 8001472:	d006      	beq.n	8001482 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001474:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8001476:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001478:	d439      	bmi.n	80014ee <_usb_ep0setup+0x35e>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800147a:	f001 fd39 	bl	8002ef0 <usb_lld_clear_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800147e:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001482:	2300      	movs	r3, #0
 8001484:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8001488:	67e3      	str	r3, [r4, #124]	; 0x7c
    return true;
 800148a:	e72e      	b.n	80012ea <_usb_ep0setup+0x15a>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800148c:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
 8001490:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001494:	d1f5      	bne.n	8001482 <_usb_ep0setup+0x2f2>
  usbp->address = usbp->setup[2];
 8001496:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  usb_lld_set_address(usbp);
 800149a:	4620      	mov	r0, r4
  usbp->address = usbp->setup[2];
 800149c:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
  usb_lld_set_address(usbp);
 80014a0:	f001 f96e 	bl	8002780 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 80014a4:	6863      	ldr	r3, [r4, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	b113      	cbz	r3, 80014b0 <_usb_ep0setup+0x320>
 80014aa:	2101      	movs	r1, #1
 80014ac:	4620      	mov	r0, r4
 80014ae:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 80014b0:	2303      	movs	r3, #3
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014b2:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
  usbp->state = USB_SELECTED;
 80014b6:	7023      	strb	r3, [r4, #0]
}
 80014b8:	e7e3      	b.n	8001482 <_usb_ep0setup+0x2f2>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 80014ba:	2201      	movs	r2, #1
 80014bc:	f104 018b 	add.w	r1, r4, #139	; 0x8b
 80014c0:	67e6      	str	r6, [r4, #124]	; 0x7c
 80014c2:	4615      	mov	r5, r2
 80014c4:	e9c4 121d 	strd	r1, r2, [r4, #116]	; 0x74
    return true;
 80014c8:	e678      	b.n	80011bc <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80014ca:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f47f aebc 	bne.w	800124c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80014d4:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 80014d8:	f013 010f 	ands.w	r1, r3, #15
 80014dc:	d0d1      	beq.n	8001482 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80014de:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80014e0:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80014e2:	d409      	bmi.n	80014f8 <_usb_ep0setup+0x368>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 80014e4:	f001 fce4 	bl	8002eb0 <usb_lld_stall_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014e8:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 80014ec:	e7c9      	b.n	8001482 <_usb_ep0setup+0x2f2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80014ee:	f001 fd0f 	bl	8002f10 <usb_lld_clear_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014f2:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 80014f6:	e7c4      	b.n	8001482 <_usb_ep0setup+0x2f2>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80014f8:	f001 fcea 	bl	8002ed0 <usb_lld_stall_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014fc:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001500:	e7bf      	b.n	8001482 <_usb_ep0setup+0x2f2>
 8001502:	bf00      	nop
 8001504:	08005790 	.word	0x08005790
 8001508:	08005798 	.word	0x08005798
 800150c:	08005794 	.word	0x08005794

08001510 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001510:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001512:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001516:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001518:	2b15      	cmp	r3, #21
 800151a:	d827      	bhi.n	800156c <_usb_ep0in+0x5c>
 800151c:	e8df f003 	tbb	[pc, r3]
 8001520:	26262627 	.word	0x26262627
 8001524:	26272626 	.word	0x26272626
 8001528:	38100b26 	.word	0x38100b26
 800152c:	26262626 	.word	0x26262626
 8001530:	26262626 	.word	0x26262626
 8001534:	2727      	.short	0x2727
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001536:	6f85      	ldr	r5, [r0, #120]	; 0x78
    max = (size_t)get_hword(&usbp->setup[6]);
 8001538:	f8b0 3086 	ldrh.w	r3, [r0, #134]	; 0x86
    if ((usbp->ep0n < max) &&
 800153c:	429d      	cmp	r5, r3
 800153e:	d32e      	bcc.n	800159e <_usb_ep0in+0x8e>
      return;
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001540:	2214      	movs	r2, #20
 8001542:	2330      	movs	r3, #48	; 0x30
 8001544:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001548:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800154c:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800154e:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001550:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001552:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001554:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 8001558:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 800155a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800155c:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800155e:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8001560:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 8001564:	f001 f954 	bl	8002810 <usb_lld_start_out>
 8001568:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800156c:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 800156e:	2100      	movs	r1, #0
 8001570:	f001 fcae 	bl	8002ed0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001574:	2100      	movs	r1, #0
 8001576:	4620      	mov	r0, r4
 8001578:	f001 fc9a 	bl	8002eb0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800157c:	6863      	ldr	r3, [r4, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	b113      	cbz	r3, 8001588 <_usb_ep0in+0x78>
 8001582:	2106      	movs	r1, #6
 8001584:	4620      	mov	r0, r4
 8001586:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001588:	2306      	movs	r3, #6
 800158a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800158e:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 8001590:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001592:	b103      	cbz	r3, 8001596 <_usb_ep0in+0x86>
      usbp->ep0endcb(usbp);
 8001594:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001596:	2300      	movs	r3, #0
 8001598:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800159c:	bd38      	pop	{r3, r4, r5, pc}
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800159e:	68c3      	ldr	r3, [r0, #12]
 80015a0:	8a1b      	ldrh	r3, [r3, #16]
 80015a2:	fbb5 f2f3 	udiv	r2, r5, r3
 80015a6:	fb03 5512 	mls	r5, r3, r2, r5
    if ((usbp->ep0n < max) &&
 80015aa:	2d00      	cmp	r5, #0
 80015ac:	d1c8      	bne.n	8001540 <_usb_ep0in+0x30>
 80015ae:	2330      	movs	r3, #48	; 0x30
 80015b0:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015b4:	8902      	ldrh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 80015b6:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 80015b8:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015ba:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 80015be:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015c0:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 80015c2:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 80015c4:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 80015c8:	f001 f9ba 	bl	8002940 <usb_lld_start_in>
 80015cc:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 80015d0:	230a      	movs	r3, #10
 80015d2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80015d6:	bd38      	pop	{r3, r4, r5, pc}
	...

080015e0 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80015e0:	b538      	push	{r3, r4, r5, lr}

  (void)ep;
  switch (usbp->ep0state) {
 80015e2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80015e6:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 80015e8:	2b15      	cmp	r3, #21
 80015ea:	d821      	bhi.n	8001630 <_usb_ep0out+0x50>
 80015ec:	e8df f003 	tbb	[pc, r3]
 80015f0:	20202021 	.word	0x20202021
 80015f4:	20212020 	.word	0x20212020
 80015f8:	21212120 	.word	0x21212120
 80015fc:	20202020 	.word	0x20202020
 8001600:	20202020 	.word	0x20202020
 8001604:	0b32      	.short	0x0b32
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001606:	220b      	movs	r2, #11
 8001608:	2330      	movs	r3, #48	; 0x30
 800160a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 800160e:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001612:	8902      	ldrh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001614:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8001616:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001618:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 800161c:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 800161e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001620:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001622:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001624:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001628:	f001 f98a 	bl	8002940 <usb_lld_start_in>
 800162c:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001630:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 8001632:	2100      	movs	r1, #0
 8001634:	f001 fc4c 	bl	8002ed0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001638:	2100      	movs	r1, #0
 800163a:	4620      	mov	r0, r4
 800163c:	f001 fc38 	bl	8002eb0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001640:	6863      	ldr	r3, [r4, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	b113      	cbz	r3, 800164c <_usb_ep0out+0x6c>
 8001646:	2106      	movs	r1, #6
 8001648:	4620      	mov	r0, r4
 800164a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800164c:	2306      	movs	r3, #6
 800164e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001652:	bd38      	pop	{r3, r4, r5, pc}
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8001654:	68c3      	ldr	r3, [r0, #12]
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1e8      	bne.n	8001630 <_usb_ep0out+0x50>
    if (usbp->ep0endcb != NULL) {
 800165e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001660:	b103      	cbz	r3, 8001664 <_usb_ep0out+0x84>
      usbp->ep0endcb(usbp);
 8001662:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001664:	2300      	movs	r3, #0
 8001666:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800166a:	bd38      	pop	{r3, r4, r5, pc}
 800166c:	0000      	movs	r0, r0
	...

08001670 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001670:	4a0a      	ldr	r2, [pc, #40]	; (800169c <nvicEnableVector+0x2c>)
 8001672:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001674:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8001678:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800167a:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800167c:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800167e:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001682:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001684:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001688:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800168c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 8001690:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001694:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8001698:	f85d fb04 	ldr.w	pc, [sp], #4
 800169c:	e000e100 	.word	0xe000e100

080016a0 <nvicDisableVector>:
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80016a0:	f000 0c1f 	and.w	ip, r0, #31
 80016a4:	2201      	movs	r2, #1
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <nvicDisableVector+0x28>)
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 80016a8:	2100      	movs	r1, #0
  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80016aa:	fa02 f20c 	lsl.w	r2, r2, ip
 80016ae:	ea4f 1c50 	mov.w	ip, r0, lsr #5
  NVIC->__IPR[n] = 0U;
 80016b2:	4418      	add	r0, r3
 80016b4:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80016b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016bc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->__IPR[n] = 0U;
 80016c0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000e100 	.word	0xe000e100
 80016cc:	00000000 	.word	0x00000000

080016d0 <Vector104>:
/**
 * @brief   SDMMC1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SDMMC1_HANDLER) {
 80016d0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80016d2:	4c07      	ldr	r4, [pc, #28]	; (80016f0 <Vector104+0x20>)
 80016d4:	4620      	mov	r0, r4
 80016d6:	f003 f843 	bl	8004760 <__trace_isr_enter>

#if HAL_USE_SDC
#if STM32_SDC_USE_SDMMC1
  sdc_lld_serve_interrupt(&SDCD1);
 80016da:	4806      	ldr	r0, [pc, #24]	; (80016f4 <Vector104+0x24>)
 80016dc:	f001 ff58 	bl	8003590 <sdc_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80016e0:	4620      	mov	r0, r4
 80016e2:	f003 f855 	bl	8004790 <__trace_isr_leave>
}
 80016e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80016ea:	f003 be31 	b.w	8005350 <__port_irq_epilogue>
 80016ee:	bf00      	nop
 80016f0:	080057b4 	.word	0x080057b4
 80016f4:	240005f4 	.word	0x240005f4
	...

08001700 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 8001700:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001702:	4c07      	ldr	r4, [pc, #28]	; (8001720 <VectorDC+0x20>)
 8001704:	4620      	mov	r0, r4
 8001706:	f003 f82b 	bl	8004760 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART3
  sd_lld_serve_interrupt(&SD3);
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <VectorDC+0x24>)
 800170c:	f002 fd88 	bl	8004220 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001710:	4620      	mov	r0, r4
 8001712:	f003 f83d 	bl	8004790 <__trace_isr_leave>
}
 8001716:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800171a:	f003 be19 	b.w	8005350 <__port_irq_epilogue>
 800171e:	bf00      	nop
 8001720:	080057a8 	.word	0x080057a8
 8001724:	24000770 	.word	0x24000770
	...

08001730 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001730:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001732:	4c06      	ldr	r4, [pc, #24]	; (800174c <VectorB0+0x1c>)
 8001734:	4620      	mov	r0, r4
 8001736:	f003 f813 	bl	8004760 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 800173a:	f002 fd29 	bl	8004190 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800173e:	4620      	mov	r0, r4
 8001740:	f003 f826 	bl	8004790 <__trace_isr_leave>
}
 8001744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001748:	f003 be02 	b.w	8005350 <__port_irq_epilogue>
 800174c:	0800579c 	.word	0x0800579c

08001750 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8001750:	b508      	push	{r3, lr}
  exti20_exti21_irq_init();

  fdcan1_irq_init();
  fdcan2_irq_init();

  mdma_irq_init();
 8001752:	2109      	movs	r1, #9
 8001754:	207a      	movs	r0, #122	; 0x7a
 8001756:	f7ff ff8b 	bl	8001670 <nvicEnableVector>
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
 800175a:	2109      	movs	r1, #9
 800175c:	2031      	movs	r0, #49	; 0x31
 800175e:	f7ff ff87 	bl	8001670 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8001762:	2107      	movs	r1, #7
 8001764:	201c      	movs	r0, #28
 8001766:	f7ff ff83 	bl	8001670 <nvicEnableVector>
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
 800176a:	210c      	movs	r1, #12
 800176c:	2027      	movs	r0, #39	; 0x27
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 800176e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001772:	f7ff bf7d 	b.w	8001670 <nvicEnableVector>
 8001776:	bf00      	nop
	...

08001780 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8001780:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8001782:	f04f 32ff 	mov.w	r2, #4294967295
 8001786:	4b4c      	ldr	r3, [pc, #304]	; (80018b8 <hal_lld_init+0x138>)
  RCC->AHB1RSTR &= ~mask;
 8001788:	2400      	movs	r4, #0
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 800178a:	484c      	ldr	r0, [pc, #304]	; (80018bc <hal_lld_init+0x13c>)
  RCC->AHB1RSTR |= mask;
 800178c:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8001790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001794:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8001798:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800179c:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 80017a0:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80017a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 80017a8:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80017ac:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 80017b0:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 80017b4:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 80017b6:	4d42      	ldr	r5, [pc, #264]	; (80018c0 <hal_lld_init+0x140>)
  RCC->AHB3RSTR |= mask;
 80017b8:	4301      	orrs	r1, r0
 80017ba:	67d9      	str	r1, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 80017bc:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 80017be:	4941      	ldr	r1, [pc, #260]	; (80018c4 <hal_lld_init+0x144>)
  RCC->AHB3RSTR &= ~mask;
 80017c0:	4028      	ands	r0, r5
 80017c2:	67d8      	str	r0, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 80017c4:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 80017c6:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 80017ca:	4301      	orrs	r1, r0
 80017cc:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80017d0:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80017d4:	f3c1 010a 	ubfx	r1, r1, #0, #11
 80017d8:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80017dc:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 80017e0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80017e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80017e8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80017ec:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80017f0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 80017f4:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80017f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 80017fc:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8001800:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8001804:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 8001808:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800180c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001810:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8001814:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001818:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 800181c:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8001820:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8001824:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8001828:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 800182c:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001830:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8001834:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8001838:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800183c:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8001840:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8001844:	f000 fb4c 	bl	8001ee0 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8001848:	f000 fdf2 	bl	8002430 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 800184c:	f7ff ff80 	bl	8001750 <irqInit>

  /* MPU initialization if required.*/
#if STM32_NOCACHE_ENABLE == TRUE
  {
    mpuConfigureRegion(STM32_NOCACHE_MPU_REGION,
 8001850:	481d      	ldr	r0, [pc, #116]	; (80018c8 <hal_lld_init+0x148>)
 8001852:	2106      	movs	r1, #6
 8001854:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 8001858:	4a1c      	ldr	r2, [pc, #112]	; (80018cc <hal_lld_init+0x14c>)
 800185a:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
 800185e:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
                       MPU_RASR_ATTR_AP_RW_RW |
                       MPU_RASR_ATTR_NON_CACHEABLE |
                       MPU_RASR_ATTR_S |
                       STM32_NOCACHE_RASR |
                       MPU_RASR_ENABLE);
    mpuEnable(MPU_CTRL_PRIVDEFENA);
 8001862:	2305      	movs	r3, #5
    mpuConfigureRegion(STM32_NOCACHE_MPU_REGION,
 8001864:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
    mpuEnable(MPU_CTRL_PRIVDEFENA);
 8001868:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
 800186c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800186e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001872:	6243      	str	r3, [r0, #36]	; 0x24
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001874:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001878:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800187c:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001880:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001884:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001888:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 800188c:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001890:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001894:	4673      	mov	r3, lr
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001896:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800189a:	3b01      	subs	r3, #1
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800189c:	f8c0 2274 	str.w	r2, [r0, #628]	; 0x274
      } while (ways-- != 0U);
 80018a0:	1c5a      	adds	r2, r3, #1
 80018a2:	d1f8      	bne.n	8001896 <hal_lld_init+0x116>
    } while(sets-- != 0U);
 80018a4:	f1ac 0c20 	sub.w	ip, ip, #32
 80018a8:	f11c 0f20 	cmn.w	ip, #32
 80018ac:	d1f0      	bne.n	8001890 <hal_lld_init+0x110>
 80018ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80018b2:	f3bf 8f6f 	isb	sy
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 80018b6:	bd38      	pop	{r3, r4, r5, pc}
 80018b8:	58024400 	.word	0x58024400
 80018bc:	7fffefff 	.word	0x7fffefff
 80018c0:	80001000 	.word	0x80001000
 80018c4:	fffff800 	.word	0xfffff800
 80018c8:	e000ed00 	.word	0xe000ed00
 80018cc:	030c001b 	.word	0x030c001b

080018d0 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 80018d0:	4b5c      	ldr	r3, [pc, #368]	; (8001a44 <stm32_clock_init+0x174>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018d2:	2002      	movs	r0, #2

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80018d4:	495c      	ldr	r1, [pc, #368]	; (8001a48 <stm32_clock_init+0x178>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018d6:	4a5d      	ldr	r2, [pc, #372]	; (8001a4c <stm32_clock_init+0x17c>)
void stm32_clock_init(void) {
 80018d8:	b410      	push	{r4}
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80018da:	2401      	movs	r4, #1
 80018dc:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
 80018e0:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 80018e4:	4301      	orrs	r1, r0
 80018e6:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 80018ea:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 80018ee:	4301      	orrs	r1, r0
 80018f0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 80018f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018f8:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 80018fa:	6853      	ldr	r3, [r2, #4]
 80018fc:	049c      	lsls	r4, r3, #18
 80018fe:	d5fc      	bpl.n	80018fa <stm32_clock_init+0x2a>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001900:	4953      	ldr	r1, [pc, #332]	; (8001a50 <stm32_clock_init+0x180>)
  PWR->CR2   = STM32_PWR_CR2;
 8001902:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001904:	4c53      	ldr	r4, [pc, #332]	; (8001a54 <stm32_clock_init+0x184>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001906:	2000      	movs	r0, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001908:	6011      	str	r1, [r2, #0]
  PWR->CR2   = STM32_PWR_CR2;
 800190a:	6093      	str	r3, [r2, #8]
  PWR->D3CR  = STM32_VOS;
 800190c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001910:	494e      	ldr	r1, [pc, #312]	; (8001a4c <stm32_clock_init+0x17c>)
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001912:	60d4      	str	r4, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001914:	6110      	str	r0, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 8001916:	6193      	str	r3, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001918:	698b      	ldr	r3, [r1, #24]
 800191a:	0498      	lsls	r0, r3, #18
 800191c:	d5fc      	bpl.n	8001918 <stm32_clock_init+0x48>
  PWR->CR1 |= PWR_CR1_DBP;
 800191e:	680b      	ldr	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001920:	4a48      	ldr	r2, [pc, #288]	; (8001a44 <stm32_clock_init+0x174>)
  PWR->CR1 |= PWR_CR1_DBP;
 8001922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001926:	600b      	str	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001928:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800192a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800192e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001932:	d004      	beq.n	800193e <stm32_clock_init+0x6e>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001934:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    RCC->BDCR = 0;
 8001938:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 800193a:	6711      	str	r1, [r2, #112]	; 0x70
    RCC->BDCR = 0;
 800193c:	6713      	str	r3, [r2, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800193e:	4941      	ldr	r1, [pc, #260]	; (8001a44 <stm32_clock_init+0x174>)
 8001940:	680b      	ldr	r3, [r1, #0]
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001948:	680b      	ldr	r3, [r1, #0]
 800194a:	075a      	lsls	r2, r3, #29
 800194c:	d5fc      	bpl.n	8001948 <stm32_clock_init+0x78>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800194e:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001950:	4a3c      	ldr	r2, [pc, #240]	; (8001a44 <stm32_clock_init+0x174>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001952:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001954:	6913      	ldr	r3, [r2, #16]
 8001956:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800195a:	d1fb      	bne.n	8001954 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 800195c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001960:	2401      	movs	r4, #1
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001962:	493d      	ldr	r1, [pc, #244]	; (8001a58 <stm32_clock_init+0x188>)
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001964:	6014      	str	r4, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001966:	6050      	str	r0, [r2, #4]
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001968:	483c      	ldr	r0, [pc, #240]	; (8001a5c <stm32_clock_init+0x18c>)
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 800196a:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800196c:	62d1      	str	r1, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 800196e:	6110      	str	r0, [r2, #16]
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001970:	6813      	ldr	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001972:	4934      	ldr	r1, [pc, #208]	; (8001a44 <stm32_clock_init+0x174>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001974:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001978:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800197a:	680b      	ldr	r3, [r1, #0]
 800197c:	049b      	lsls	r3, r3, #18
 800197e:	d5fc      	bpl.n	800197a <stm32_clock_init+0xaa>

#endif /* STM32_HSI48_ENABLED == TRUE */

  /* CSI activation.*/
#if STM32_CSI_ENABLED == TRUE
  RCC->CR |= RCC_CR_CSION;
 8001980:	680b      	ldr	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 8001982:	4a30      	ldr	r2, [pc, #192]	; (8001a44 <stm32_clock_init+0x174>)
  RCC->CR |= RCC_CR_CSION;
 8001984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001988:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 800198a:	6813      	ldr	r3, [r2, #0]
 800198c:	05dc      	lsls	r4, r3, #23
 800198e:	d5fc      	bpl.n	800198a <stm32_clock_init+0xba>
    ;                           /* Waits until CSI is stable.               */
#endif /* STM32_CSI_ENABLED == TRUE */

  /* LSI activation.*/
#if STM32_LSI_ENABLED == TRUE
  RCC->CSR |= RCC_CSR_LSION;
 8001990:	6f53      	ldr	r3, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 8001992:	492c      	ldr	r1, [pc, #176]	; (8001a44 <stm32_clock_init+0x174>)
  RCC->CSR |= RCC_CSR_LSION;
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6753      	str	r3, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800199a:	6f4b      	ldr	r3, [r1, #116]	; 0x74
 800199c:	0798      	lsls	r0, r3, #30
 800199e:	d5fc      	bpl.n	800199a <stm32_clock_init+0xca>
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80019a0:	4a2f      	ldr	r2, [pc, #188]	; (8001a60 <stm32_clock_init+0x190>)
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80019a2:	2000      	movs	r0, #0
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80019a4:	4b2f      	ldr	r3, [pc, #188]	; (8001a64 <stm32_clock_init+0x194>)
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 80019a6:	4c30      	ldr	r4, [pc, #192]	; (8001a68 <stm32_clock_init+0x198>)
 80019a8:	628c      	str	r4, [r1, #40]	; 0x28
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80019aa:	6448      	str	r0, [r1, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80019ac:	640a      	str	r2, [r1, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80019ae:	62cb      	str	r3, [r1, #44]	; 0x2c
    RCC->CR     |= onmask;
 80019b0:	680b      	ldr	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80019b2:	4a24      	ldr	r2, [pc, #144]	; (8001a44 <stm32_clock_init+0x174>)
    RCC->CR     |= onmask;
 80019b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b8:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80019ba:	6813      	ldr	r3, [r2, #0]
 80019bc:	0099      	lsls	r1, r3, #2
 80019be:	d5fc      	bpl.n	80019ba <stm32_clock_init+0xea>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80019c0:	2048      	movs	r0, #72	; 0x48
  RCC->D3CFGR = STM32_D3PPRE4;
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80019c2:	2300      	movs	r3, #0
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80019c4:	f44f 6188 	mov.w	r1, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 80019c8:	2440      	movs	r4, #64	; 0x40
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80019ca:	6190      	str	r0, [r2, #24]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80019cc:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80019d0:	61d1      	str	r1, [r2, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 80019d2:	6214      	str	r4, [r2, #32]
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019d4:	4925      	ldr	r1, [pc, #148]	; (8001a6c <stm32_clock_init+0x19c>)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80019d6:	64d3      	str	r3, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80019d8:	6513      	str	r3, [r2, #80]	; 0x50
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80019da:	6550      	str	r0, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019dc:	2030      	movs	r0, #48	; 0x30
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80019de:	6593      	str	r3, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019e0:	6008      	str	r0, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 80019e2:	680b      	ldr	r3, [r1, #0]
 80019e4:	071b      	lsls	r3, r3, #28
 80019e6:	d1fc      	bne.n	80019e2 <stm32_clock_init+0x112>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 80019e8:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <stm32_clock_init+0x174>)
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 80019ea:	bc10      	pop	{r4}
 80019ec:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 80019f0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80019f4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 80019f8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80019fc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001a00:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 8001a04:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001a08:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8001a0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a10:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a14:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8001a18:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a1c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a20:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001a24:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8001a28:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001a2c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a30:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8001a34:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001a38:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a3c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	58024400 	.word	0x58024400
 8001a48:	51008000 	.word	0x51008000
 8001a4c:	58024800 	.word	0x58024800
 8001a50:	f000c000 	.word	0xf000c000
 8001a54:	01000002 	.word	0x01000002
 8001a58:	01ff0000 	.word	0x01ff0000
 8001a5c:	08108800 	.word	0x08108800
 8001a60:	07070e31 	.word	0x07070e31
 8001a64:	01c00ddd 	.word	0x01c00ddd
 8001a68:	00404040 	.word	0x00404040
 8001a6c:	52002000 	.word	0x52002000

08001a70 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8001a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8001a72:	4c3d      	ldr	r4, [pc, #244]	; (8001b68 <adc_lld_init+0xf8>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8001a74:	2700      	movs	r7, #0
  ADCD1.adcc        = ADC12_COMMON;
 8001a76:	4e3d      	ldr	r6, [pc, #244]	; (8001b6c <adc_lld_init+0xfc>)
  adcObjectInit(&ADCD1);
 8001a78:	4620      	mov	r0, r4
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD3);
  ADCD3.adcc        = ADC3_COMMON;
 8001a7a:	4d3d      	ldr	r5, [pc, #244]	; (8001b70 <adc_lld_init+0x100>)
  adcObjectInit(&ADCD1);
 8001a7c:	f7ff f818 	bl	8000ab0 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 8001a80:	4a3c      	ldr	r2, [pc, #240]	; (8001b74 <adc_lld_init+0x104>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001a82:	4b3d      	ldr	r3, [pc, #244]	; (8001b78 <adc_lld_init+0x108>)
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001a84:	2105      	movs	r1, #5
 8001a86:	2012      	movs	r0, #18
  ADCD1.adcm        = ADC1;
 8001a88:	e9c4 260a 	strd	r2, r6, [r4, #40]	; 0x28
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001a8c:	e9c4 730c 	strd	r7, r3, [r4, #48]	; 0x30
  adcObjectInit(&ADCD3);
 8001a90:	4c3a      	ldr	r4, [pc, #232]	; (8001b7c <adc_lld_init+0x10c>)
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001a92:	f7ff fded 	bl	8001670 <nvicEnableVector>
  adcObjectInit(&ADCD3);
 8001a96:	4620      	mov	r0, r4
 8001a98:	f7ff f80a 	bl	8000ab0 <adcObjectInit>
  ADCD3.adcm        = ADC3;
 8001a9c:	4a38      	ldr	r2, [pc, #224]	; (8001b80 <adc_lld_init+0x110>)
  ADCD3.data.bdma   = NULL;
  ADCD3.dmamode     = ADC3_BDMA_SIZE |
 8001a9e:	f242 538a 	movw	r3, #9610	; 0x258a
                      STM32_BDMA_CR_PL(STM32_ADC_ADC3_DMA_PRIORITY)  |
                      STM32_BDMA_CR_DIR_P2M  |
                      STM32_BDMA_CR_MINC     | STM32_BDMA_CR_TCIE     |
                                               STM32_BDMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8001aa2:	2105      	movs	r1, #5
 8001aa4:	207f      	movs	r0, #127	; 0x7f
  ADCD3.data.bdma   = NULL;
 8001aa6:	6327      	str	r7, [r4, #48]	; 0x30
  ADCD3.dmamode     = ADC3_BDMA_SIZE |
 8001aa8:	6363      	str	r3, [r4, #52]	; 0x34
  ADCD3.adcm        = ADC3;
 8001aaa:	e9c4 250a 	strd	r2, r5, [r4, #40]	; 0x28
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8001aae:	f7ff fddf 	bl	8001670 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8001ab2:	4b34      	ldr	r3, [pc, #208]	; (8001b84 <adc_lld_init+0x114>)
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF | ADC12_CCR_DUAL;
 8001ab4:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8001ab8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001abc:	f042 0220 	orr.w	r2, r2, #32
 8001ac0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001ac4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001ac8:	f042 0220 	orr.w	r2, r2, #32
 8001acc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001ad0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001ad4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ad8:	f042 0220 	orr.w	r2, r2, #32
 8001adc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001ae0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ae4:	f022 0220 	bic.w	r2, r2, #32
 8001ae8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001aec:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001af0:	60b1      	str	r1, [r6, #8]
  RCC_C1->AHB1ENR &= ~mask;
 8001af2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001af6:	f022 0220 	bic.w	r2, r2, #32
 8001afa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8001afe:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001b02:	f022 0220 	bic.w	r2, r2, #32
 8001b06:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001b0a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8001b0e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001b12:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b16:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 8001b1a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001b1e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b22:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8001b26:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  RCC->AHB4RSTR |= mask;
 8001b2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001b2e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8001b36:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001b3a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001b3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001b42:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
  rccDisableADC12();
#endif
#if STM32_ADC_USE_ADC3 == TRUE
  rccEnableADC3(true);
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
 8001b46:	60a9      	str	r1, [r5, #8]
     allocation.*/
  osalDbgAssert((RCC_C1->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB4ENR &= ~mask;
 8001b48:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001b4c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001b50:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8001b54:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001b58:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001b5c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8001b60:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  rccDisableADC3();
#endif
#endif
}
 8001b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b66:	bf00      	nop
 8001b68:	24000408 	.word	0x24000408
 8001b6c:	40022300 	.word	0x40022300
 8001b70:	58026300 	.word	0x58026300
 8001b74:	40022000 	.word	0x40022000
 8001b78:	00022c16 	.word	0x00022c16
 8001b7c:	24000440 	.word	0x24000440
 8001b80:	58026000 	.word	0x58026000
 8001b84:	58024400 	.word	0x58024400
	...

08001b90 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <adc_lld_stop_conversion+0x64>)
 8001b92:	4298      	cmp	r0, r3
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8001b94:	b410      	push	{r4}
  if (&ADCD1 == adcp) {
 8001b96:	d01d      	beq.n	8001bd4 <adc_lld_stop_conversion+0x44>
    dmaStreamDisable(adcp->data.dma);
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8001b98:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <adc_lld_stop_conversion+0x68>)
 8001b9a:	4298      	cmp	r0, r3
 8001b9c:	d00e      	beq.n	8001bbc <adc_lld_stop_conversion+0x2c>
    bdmaStreamDisable(adcp->data.bdma);
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

  adc_lld_stop_adc(adcp);
 8001b9e:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8001ba0:	6893      	ldr	r3, [r2, #8]
 8001ba2:	0759      	lsls	r1, r3, #29
 8001ba4:	d506      	bpl.n	8001bb4 <adc_lld_stop_conversion+0x24>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8001ba6:	6893      	ldr	r3, [r2, #8]
 8001ba8:	f043 0310 	orr.w	r3, r3, #16
 8001bac:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8001bae:	6893      	ldr	r3, [r2, #8]
 8001bb0:	06db      	lsls	r3, r3, #27
 8001bb2:	d4fc      	bmi.n	8001bae <adc_lld_stop_conversion+0x1e>
  adcp->adcm->PCSEL = 0U;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	bc10      	pop	{r4}
  adcp->adcm->PCSEL = 0U;
 8001bb8:	61d3      	str	r3, [r2, #28]
}
 8001bba:	4770      	bx	lr
    bdmaStreamDisable(adcp->data.bdma);
 8001bbc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001bbe:	e9d2 4100 	ldrd	r4, r1, [r2]
 8001bc2:	680b      	ldr	r3, [r1, #0]
 8001bc4:	f023 030f 	bic.w	r3, r3, #15
 8001bc8:	600b      	str	r3, [r1, #0]
 8001bca:	230e      	movs	r3, #14
 8001bcc:	7a12      	ldrb	r2, [r2, #8]
 8001bce:	4093      	lsls	r3, r2
 8001bd0:	6063      	str	r3, [r4, #4]
 8001bd2:	e7e4      	b.n	8001b9e <adc_lld_stop_conversion+0xe>
    dmaStreamDisable(adcp->data.dma);
 8001bd4:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001bd6:	680a      	ldr	r2, [r1, #0]
 8001bd8:	6813      	ldr	r3, [r2, #0]
 8001bda:	f023 031f 	bic.w	r3, r3, #31
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	6813      	ldr	r3, [r2, #0]
 8001be2:	07dc      	lsls	r4, r3, #31
 8001be4:	d4fc      	bmi.n	8001be0 <adc_lld_stop_conversion+0x50>
 8001be6:	7b0c      	ldrb	r4, [r1, #12]
 8001be8:	233d      	movs	r3, #61	; 0x3d
 8001bea:	684a      	ldr	r2, [r1, #4]
 8001bec:	40a3      	lsls	r3, r4
 8001bee:	6013      	str	r3, [r2, #0]
  if (&ADCD3 == adcp) {
 8001bf0:	e7d5      	b.n	8001b9e <adc_lld_stop_conversion+0xe>
 8001bf2:	bf00      	nop
 8001bf4:	24000408 	.word	0x24000408
 8001bf8:	24000440 	.word	0x24000440
 8001bfc:	00000000 	.word	0x00000000

08001c00 <adc_lld_serve_interrupt>:
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8001c00:	b570      	push	{r4, r5, r6, lr}
  if (adcp->grpp != NULL) {
 8001c02:	6906      	ldr	r6, [r0, #16]
 8001c04:	b376      	cbz	r6, 8001c64 <adc_lld_serve_interrupt+0x64>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8001c06:	f011 0510 	ands.w	r5, r1, #16
 8001c0a:	4604      	mov	r4, r0
 8001c0c:	d006      	beq.n	8001c1c <adc_lld_serve_interrupt+0x1c>
 8001c0e:	7805      	ldrb	r5, [r0, #0]
 8001c10:	f1a5 0503 	sub.w	r5, r5, #3
 8001c14:	fab5 f585 	clz	r5, r5
 8001c18:	096d      	lsrs	r5, r5, #5
 8001c1a:	006d      	lsls	r5, r5, #1
    if (isr & ADC_ISR_AWD1) {
 8001c1c:	060b      	lsls	r3, r1, #24
      emask |= ADC_ERR_AWD1;
 8001c1e:	bf48      	it	mi
 8001c20:	f045 0504 	orrmi.w	r5, r5, #4
    if (isr & ADC_ISR_AWD2) {
 8001c24:	05c8      	lsls	r0, r1, #23
 8001c26:	d51e      	bpl.n	8001c66 <adc_lld_serve_interrupt+0x66>
    if (isr & ADC_ISR_AWD3) {
 8001c28:	058a      	lsls	r2, r1, #22
      emask |= ADC_ERR_AWD2;
 8001c2a:	f045 0508 	orr.w	r5, r5, #8
    if (isr & ADC_ISR_AWD3) {
 8001c2e:	d501      	bpl.n	8001c34 <adc_lld_serve_interrupt+0x34>
      emask |= ADC_ERR_AWD3;
 8001c30:	f045 0510 	orr.w	r5, r5, #16
      _adc_isr_error_code(adcp, emask);
 8001c34:	4620      	mov	r0, r4
 8001c36:	f7ff ffab 	bl	8001b90 <adc_lld_stop_conversion>
 8001c3a:	68f3      	ldr	r3, [r6, #12]
 8001c3c:	b1c3      	cbz	r3, 8001c70 <adc_lld_serve_interrupt+0x70>
 8001c3e:	2205      	movs	r2, #5
 8001c40:	4629      	mov	r1, r5
 8001c42:	7022      	strb	r2, [r4, #0]
 8001c44:	4798      	blx	r3
 8001c46:	7823      	ldrb	r3, [r4, #0]
 8001c48:	2b05      	cmp	r3, #5
 8001c4a:	d011      	beq.n	8001c70 <adc_lld_serve_interrupt+0x70>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001c4c:	2330      	movs	r3, #48	; 0x30
 8001c4e:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8001c52:	f04f 31ff 	mov.w	r1, #4294967295
 8001c56:	f104 0014 	add.w	r0, r4, #20
 8001c5a:	f003 f941 	bl	8004ee0 <chThdResumeI>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f383 8811 	msr	BASEPRI, r3
}
 8001c64:	bd70      	pop	{r4, r5, r6, pc}
    if (isr & ADC_ISR_AWD3) {
 8001c66:	058b      	lsls	r3, r1, #22
 8001c68:	d4e2      	bmi.n	8001c30 <adc_lld_serve_interrupt+0x30>
    if (emask != 0U) {
 8001c6a:	2d00      	cmp	r5, #0
 8001c6c:	d1e2      	bne.n	8001c34 <adc_lld_serve_interrupt+0x34>
}
 8001c6e:	bd70      	pop	{r4, r5, r6, pc}
      _adc_isr_error_code(adcp, emask);
 8001c70:	2202      	movs	r2, #2
 8001c72:	2300      	movs	r3, #0
 8001c74:	7022      	strb	r2, [r4, #0]
 8001c76:	6123      	str	r3, [r4, #16]
 8001c78:	e7e8      	b.n	8001c4c <adc_lld_serve_interrupt+0x4c>
 8001c7a:	bf00      	nop
 8001c7c:	0000      	movs	r0, r0
	...

08001c80 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8001c80:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c82:	4c08      	ldr	r4, [pc, #32]	; (8001ca4 <Vector88+0x24>)
 8001c84:	4620      	mov	r0, r4
 8001c86:	f002 fd6b 	bl	8004760 <__trace_isr_enter>
  isr  = ADC1->ISR;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <Vector88+0x28>)
  adc_lld_serve_interrupt(&ADCD1, isr);
 8001c8c:	4807      	ldr	r0, [pc, #28]	; (8001cac <Vector88+0x2c>)
  isr  = ADC1->ISR;
 8001c8e:	6819      	ldr	r1, [r3, #0]
  ADC1->ISR = isr;
 8001c90:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD1, isr);
 8001c92:	f7ff ffb5 	bl	8001c00 <adc_lld_serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8001c96:	4620      	mov	r0, r4
 8001c98:	f002 fd7a 	bl	8004790 <__trace_isr_leave>
}
 8001c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001ca0:	f003 bb56 	b.w	8005350 <__port_irq_epilogue>
 8001ca4:	080057cc 	.word	0x080057cc
 8001ca8:	40022000 	.word	0x40022000
 8001cac:	24000408 	.word	0x24000408

08001cb0 <Vector23C>:
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 8001cb0:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001cb2:	4c08      	ldr	r4, [pc, #32]	; (8001cd4 <Vector23C+0x24>)
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	f002 fd53 	bl	8004760 <__trace_isr_enter>
  isr  = ADC3->ISR;
 8001cba:	4b07      	ldr	r3, [pc, #28]	; (8001cd8 <Vector23C+0x28>)
  adc_lld_serve_interrupt(&ADCD3, isr);
 8001cbc:	4807      	ldr	r0, [pc, #28]	; (8001cdc <Vector23C+0x2c>)
  isr  = ADC3->ISR;
 8001cbe:	6819      	ldr	r1, [r3, #0]
  ADC3->ISR = isr;
 8001cc0:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD3, isr);
 8001cc2:	f7ff ff9d 	bl	8001c00 <adc_lld_serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	f002 fd62 	bl	8004790 <__trace_isr_leave>
}
 8001ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cd0:	f003 bb3e 	b.w	8005350 <__port_irq_epilogue>
 8001cd4:	080057c0 	.word	0x080057c0
 8001cd8:	58026000 	.word	0x58026000
 8001cdc:	24000440 	.word	0x24000440

08001ce0 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ce0:	480a      	ldr	r0, [pc, #40]	; (8001d0c <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8001ce2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001ce4:	f002 fd3c 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001ce8:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 8001cea:	480a      	ldr	r0, [pc, #40]	; (8001d14 <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001cec:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 8001cee:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001cf0:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 8001cf4:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 8001cf6:	b10a      	cbz	r2, 8001cfc <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8001cf8:	6880      	ldr	r0, [r0, #8]
 8001cfa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001cfc:	4803      	ldr	r0, [pc, #12]	; (8001d0c <Vector244+0x2c>)
 8001cfe:	f002 fd47 	bl	8004790 <__trace_isr_leave>
}
 8001d02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001d06:	f003 bb23 	b.w	8005350 <__port_irq_epilogue>
 8001d0a:	bf00      	nop
 8001d0c:	0800582c 	.word	0x0800582c
 8001d10:	58025400 	.word	0x58025400
 8001d14:	24000478 	.word	0x24000478
	...

08001d20 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d20:	480b      	ldr	r0, [pc, #44]	; (8001d50 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8001d22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d24:	f002 fd1c 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 8001d2a:	480b      	ldr	r0, [pc, #44]	; (8001d58 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001d2c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 8001d2e:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001d30:	0909      	lsrs	r1, r1, #4
 8001d32:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 8001d36:	010c      	lsls	r4, r1, #4
 8001d38:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 8001d3a:	b10a      	cbz	r2, 8001d40 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8001d3c:	6900      	ldr	r0, [r0, #16]
 8001d3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d40:	4803      	ldr	r0, [pc, #12]	; (8001d50 <Vector248+0x30>)
 8001d42:	f002 fd25 	bl	8004790 <__trace_isr_leave>
}
 8001d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d4a:	f003 bb01 	b.w	8005350 <__port_irq_epilogue>
 8001d4e:	bf00      	nop
 8001d50:	08005820 	.word	0x08005820
 8001d54:	58025400 	.word	0x58025400
 8001d58:	24000478 	.word	0x24000478
 8001d5c:	00000000 	.word	0x00000000

08001d60 <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d60:	480b      	ldr	r0, [pc, #44]	; (8001d90 <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8001d62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d64:	f002 fcfc 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 8001d6a:	480b      	ldr	r0, [pc, #44]	; (8001d98 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001d6c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 8001d6e:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001d70:	0a09      	lsrs	r1, r1, #8
 8001d72:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8001d76:	020c      	lsls	r4, r1, #8
 8001d78:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 8001d7a:	b10a      	cbz	r2, 8001d80 <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8001d7c:	6980      	ldr	r0, [r0, #24]
 8001d7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d80:	4803      	ldr	r0, [pc, #12]	; (8001d90 <Vector24C+0x30>)
 8001d82:	f002 fd05 	bl	8004790 <__trace_isr_leave>
}
 8001d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d8a:	f003 bae1 	b.w	8005350 <__port_irq_epilogue>
 8001d8e:	bf00      	nop
 8001d90:	08005814 	.word	0x08005814
 8001d94:	58025400 	.word	0x58025400
 8001d98:	24000478 	.word	0x24000478
 8001d9c:	00000000 	.word	0x00000000

08001da0 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001da0:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8001da2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001da4:	f002 fcdc 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001da8:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 8001daa:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001dac:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 8001dae:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001db0:	0b09      	lsrs	r1, r1, #12
 8001db2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 8001db6:	030c      	lsls	r4, r1, #12
 8001db8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 8001dba:	b10a      	cbz	r2, 8001dc0 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8001dbc:	6a00      	ldr	r0, [r0, #32]
 8001dbe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001dc0:	4803      	ldr	r0, [pc, #12]	; (8001dd0 <Vector250+0x30>)
 8001dc2:	f002 fce5 	bl	8004790 <__trace_isr_leave>
}
 8001dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001dca:	f003 bac1 	b.w	8005350 <__port_irq_epilogue>
 8001dce:	bf00      	nop
 8001dd0:	08005808 	.word	0x08005808
 8001dd4:	58025400 	.word	0x58025400
 8001dd8:	24000478 	.word	0x24000478
 8001ddc:	00000000 	.word	0x00000000

08001de0 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001de0:	480b      	ldr	r0, [pc, #44]	; (8001e10 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8001de2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001de4:	f002 fcbc 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 8001dea:	480b      	ldr	r0, [pc, #44]	; (8001e18 <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001dec:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 8001dee:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001df0:	0c09      	lsrs	r1, r1, #16
 8001df2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 8001df6:	040c      	lsls	r4, r1, #16
 8001df8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 8001dfa:	b10a      	cbz	r2, 8001e00 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8001dfc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001dfe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <Vector254+0x30>)
 8001e02:	f002 fcc5 	bl	8004790 <__trace_isr_leave>
}
 8001e06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e0a:	f003 baa1 	b.w	8005350 <__port_irq_epilogue>
 8001e0e:	bf00      	nop
 8001e10:	080057fc 	.word	0x080057fc
 8001e14:	58025400 	.word	0x58025400
 8001e18:	24000478 	.word	0x24000478
 8001e1c:	00000000 	.word	0x00000000

08001e20 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001e20:	480b      	ldr	r0, [pc, #44]	; (8001e50 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8001e22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001e24:	f002 fc9c 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001e28:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 8001e2a:	480b      	ldr	r0, [pc, #44]	; (8001e58 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001e2c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 8001e2e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001e30:	0d09      	lsrs	r1, r1, #20
 8001e32:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 8001e36:	050c      	lsls	r4, r1, #20
 8001e38:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 8001e3a:	b10a      	cbz	r2, 8001e40 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8001e3c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001e3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e40:	4803      	ldr	r0, [pc, #12]	; (8001e50 <Vector258+0x30>)
 8001e42:	f002 fca5 	bl	8004790 <__trace_isr_leave>
}
 8001e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e4a:	f003 ba81 	b.w	8005350 <__port_irq_epilogue>
 8001e4e:	bf00      	nop
 8001e50:	080057f0 	.word	0x080057f0
 8001e54:	58025400 	.word	0x58025400
 8001e58:	24000478 	.word	0x24000478
 8001e5c:	00000000 	.word	0x00000000

08001e60 <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001e60:	480b      	ldr	r0, [pc, #44]	; (8001e90 <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8001e62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001e64:	f002 fc7c 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001e68:	4b0a      	ldr	r3, [pc, #40]	; (8001e94 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 8001e6a:	480b      	ldr	r0, [pc, #44]	; (8001e98 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001e6c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 8001e6e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001e70:	0e09      	lsrs	r1, r1, #24
 8001e72:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8001e76:	060c      	lsls	r4, r1, #24
 8001e78:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 8001e7a:	b10a      	cbz	r2, 8001e80 <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8001e7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001e7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e80:	4803      	ldr	r0, [pc, #12]	; (8001e90 <Vector25C+0x30>)
 8001e82:	f002 fc85 	bl	8004790 <__trace_isr_leave>
}
 8001e86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e8a:	f003 ba61 	b.w	8005350 <__port_irq_epilogue>
 8001e8e:	bf00      	nop
 8001e90:	080057e4 	.word	0x080057e4
 8001e94:	58025400 	.word	0x58025400
 8001e98:	24000478 	.word	0x24000478
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ea0:	480b      	ldr	r0, [pc, #44]	; (8001ed0 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8001ea2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ea4:	f002 fc5c 	bl	8004760 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 8001eaa:	480b      	ldr	r0, [pc, #44]	; (8001ed8 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001eac:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 8001eae:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001eb0:	0f09      	lsrs	r1, r1, #28
 8001eb2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 8001eb6:	070c      	lsls	r4, r1, #28
 8001eb8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 8001eba:	b10a      	cbz	r2, 8001ec0 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8001ebc:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001ebe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001ec0:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <Vector260+0x30>)
 8001ec2:	f002 fc65 	bl	8004790 <__trace_isr_leave>
}
 8001ec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001eca:	f003 ba41 	b.w	8005350 <__port_irq_epilogue>
 8001ece:	bf00      	nop
 8001ed0:	080057d8 	.word	0x080057d8
 8001ed4:	58025400 	.word	0x58025400
 8001ed8:	24000478 	.word	0x24000478
 8001edc:	00000000 	.word	0x00000000

08001ee0 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 8001ee0:	480b      	ldr	r0, [pc, #44]	; (8001f10 <bdmaInit+0x30>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <bdmaInit+0x34>)
 8001ee6:	4601      	mov	r1, r0
 8001ee8:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001eea:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 8001eee:	480a      	ldr	r0, [pc, #40]	; (8001f18 <bdmaInit+0x38>)
 8001ef0:	e001      	b.n	8001ef6 <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001ef2:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001ef6:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001ef8:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 8001efa:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001efc:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 8001efe:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001f02:	d1f6      	bne.n	8001ef2 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <bdmaInit+0x3c>)
 8001f06:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0a:	605a      	str	r2, [r3, #4]
}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	24000478 	.word	0x24000478
 8001f14:	08005850 	.word	0x08005850
 8001f18:	58025408 	.word	0x58025408
 8001f1c:	58025400 	.word	0x58025400

08001f20 <bdmaStreamAllocI>:
                                            void *param) {
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_BDMA_STREAMS) {
 8001f20:	2807      	cmp	r0, #7
                                            void *param) {
 8001f22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f24:	4604      	mov	r4, r0
  if (id < STM32_BDMA_STREAMS) {
 8001f26:	d906      	bls.n	8001f36 <bdmaStreamAllocI+0x16>
    startid = id;
    endid   = id;
  }
  else if (id == STM32_BDMA_STREAM_ID_ANY) {
 8001f28:	2808      	cmp	r0, #8
 8001f2a:	d115      	bne.n	8001f58 <bdmaStreamAllocI+0x38>
 8001f2c:	2001      	movs	r0, #1
    startid = 0U;
    endid   = STM32_BDMA_STREAMS - 1U;
 8001f2e:	f04f 0c07 	mov.w	ip, #7
    startid = 0U;
 8001f32:	2400      	movs	r4, #0
 8001f34:	e002      	b.n	8001f3c <bdmaStreamAllocI+0x1c>
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 8001f36:	2001      	movs	r0, #1
 8001f38:	46a4      	mov	ip, r4
 8001f3a:	40a0      	lsls	r0, r4
    if ((bdma.allocated_mask & mask) == 0U) {
 8001f3c:	4e20      	ldr	r6, [pc, #128]	; (8001fc0 <bdmaStreamAllocI+0xa0>)
 8001f3e:	6835      	ldr	r5, [r6, #0]
 8001f40:	4205      	tst	r5, r0
 8001f42:	d00c      	beq.n	8001f5e <bdmaStreamAllocI+0x3e>
    uint32_t mask = (1U << i);
 8001f44:	f04f 0e01 	mov.w	lr, #1
 8001f48:	e001      	b.n	8001f4e <bdmaStreamAllocI+0x2e>
    if ((bdma.allocated_mask & mask) == 0U) {
 8001f4a:	4205      	tst	r5, r0
 8001f4c:	d007      	beq.n	8001f5e <bdmaStreamAllocI+0x3e>
  for (i = startid; i <= endid; i++) {
 8001f4e:	3401      	adds	r4, #1
 8001f50:	45a4      	cmp	ip, r4
    uint32_t mask = (1U << i);
 8001f52:	fa0e f004 	lsl.w	r0, lr, r4
  for (i = startid; i <= endid; i++) {
 8001f56:	d2f8      	bcs.n	8001f4a <bdmaStreamAllocI+0x2a>
    return NULL;
 8001f58:	2500      	movs	r5, #0
      return stp;
    }
  }

  return NULL;
}
 8001f5a:	4628      	mov	r0, r5
 8001f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      bdma.allocated_mask  |= mask;
 8001f5e:	4305      	orrs	r5, r0
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8001f60:	4f18      	ldr	r7, [pc, #96]	; (8001fc4 <bdmaStreamAllocI+0xa4>)
      bdma.allocated_mask  |= mask;
 8001f62:	6035      	str	r5, [r6, #0]
      bdma.streams[i].func  = func;
 8001f64:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8001f68:	eb04 0584 	add.w	r5, r4, r4, lsl #2
      bdma.streams[i].func  = func;
 8001f6c:	e9c6 2301 	strd	r2, r3, [r6, #4]
  RCC_C1->AHB4ENR |= mask;
 8001f70:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <bdmaStreamAllocI+0xa8>)
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8001f72:	00a6      	lsls	r6, r4, #2
 8001f74:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001f78:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8001f7c:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
 8001f80:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
    RCC_C1->AHB4LPENR |= mask;
 8001f84:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8001f88:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
 8001f8c:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8001f90:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
      if (func != NULL) {
 8001f94:	b112      	cbz	r2, 8001f9c <bdmaStreamAllocI+0x7c>
        nvicEnableVector(stp->vector, priority);
 8001f96:	7c68      	ldrb	r0, [r5, #17]
 8001f98:	f7ff fb6a 	bl	8001670 <nvicEnableVector>
      bdmaStreamDisable(stp);
 8001f9c:	1933      	adds	r3, r6, r4
 8001f9e:	220e      	movs	r2, #14
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8001fa0:	2000      	movs	r0, #0
      bdmaStreamDisable(stp);
 8001fa2:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 8001fa6:	f857 4023 	ldr.w	r4, [r7, r3, lsl #2]
 8001faa:	684b      	ldr	r3, [r1, #4]
 8001fac:	7a09      	ldrb	r1, [r1, #8]
 8001fae:	408a      	lsls	r2, r1
 8001fb0:	6819      	ldr	r1, [r3, #0]
 8001fb2:	f021 010f 	bic.w	r1, r1, #15
 8001fb6:	6019      	str	r1, [r3, #0]
 8001fb8:	6062      	str	r2, [r4, #4]
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8001fba:	6018      	str	r0, [r3, #0]
}
 8001fbc:	4628      	mov	r0, r5
 8001fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fc0:	24000478 	.word	0x24000478
 8001fc4:	08005838 	.word	0x08005838
 8001fc8:	58024400 	.word	0x58024400
 8001fcc:	00000000 	.word	0x00000000

08001fd0 <bdmaStreamFreeI>:
 *
 * @param[in] stp       pointer to an @p stm32_bdma_stream_t structure
 *
 * @iclass
 */
void bdmaStreamFreeI(const stm32_bdma_stream_t *stp) {
 8001fd0:	b510      	push	{r4, lr}
 8001fd2:	4604      	mov	r4, r0
  /* Check if the streams is not taken.*/
  osalDbgAssert((bdma.allocated_mask & (1U << stp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(stp->vector);
 8001fd4:	7c40      	ldrb	r0, [r0, #17]
 8001fd6:	f7ff fb63 	bl	80016a0 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <bdmaStreamFreeI+0x44>)
 8001fdc:	7c24      	ldrb	r4, [r4, #16]
 8001fde:	2101      	movs	r1, #1
 8001fe0:	681a      	ldr	r2, [r3, #0]

  /* Clearing associated handler and parameter.*/
  bdma.streams->func  = NULL;
 8001fe2:	2000      	movs	r0, #0
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001fe4:	40a1      	lsls	r1, r4
 8001fe6:	ea22 0201 	bic.w	r2, r2, r1
  bdma.streams->param = NULL;

  /* Shutting down clocks that are no more required, if any.*/
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 8001fea:	b2d1      	uxtb	r1, r2
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001fec:	601a      	str	r2, [r3, #0]
  bdma.streams->param = NULL;
 8001fee:	e9c3 0001 	strd	r0, r0, [r3, #4]
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 8001ff2:	b971      	cbnz	r1, 8002012 <bdmaStreamFreeI+0x42>
  RCC_C1->AHB4ENR &= ~mask;
 8001ff4:	4b08      	ldr	r3, [pc, #32]	; (8002018 <bdmaStreamFreeI+0x48>)
 8001ff6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001ffa:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001ffe:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8002002:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002006:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800200a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 800200e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    rccDisableBDMA1();
  }
}
 8002012:	bd10      	pop	{r4, pc}
 8002014:	24000478 	.word	0x24000478
 8002018:	58024400 	.word	0x58024400
 800201c:	00000000 	.word	0x00000000

08002020 <bdmaSetRequestSource>:
 */
void bdmaSetRequestSource(const stm32_bdma_stream_t *stp, uint32_t per) {

  osalDbgCheck(per < 256U);

  stp->mux->CCR = per;
 8002020:	68c3      	ldr	r3, [r0, #12]
 8002022:	6019      	str	r1, [r3, #0]
}
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
	...

08002030 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002030:	480a      	ldr	r0, [pc, #40]	; (800205c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8002032:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002034:	f002 fb94 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 800203a:	480a      	ldr	r0, [pc, #40]	; (8002064 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800203c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 800203e:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002040:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8002044:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8002046:	b10a      	cbz	r2, 800204c <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8002048:	6880      	ldr	r0, [r0, #8]
 800204a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800204c:	4803      	ldr	r0, [pc, #12]	; (800205c <Vector6C+0x2c>)
 800204e:	f002 fb9f 	bl	8004790 <__trace_isr_leave>
}
 8002052:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002056:	f003 b97b 	b.w	8005350 <__port_irq_epilogue>
 800205a:	bf00      	nop
 800205c:	0800592c 	.word	0x0800592c
 8002060:	40020000 	.word	0x40020000
 8002064:	240004bc 	.word	0x240004bc
	...

08002070 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002070:	480b      	ldr	r0, [pc, #44]	; (80020a0 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8002072:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002074:	f002 fb74 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002078:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 800207a:	480b      	ldr	r0, [pc, #44]	; (80020a8 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800207c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 800207e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002080:	0989      	lsrs	r1, r1, #6
 8002082:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8002086:	018c      	lsls	r4, r1, #6
 8002088:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 800208a:	b10a      	cbz	r2, 8002090 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 800208c:	6900      	ldr	r0, [r0, #16]
 800208e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002090:	4803      	ldr	r0, [pc, #12]	; (80020a0 <Vector70+0x30>)
 8002092:	f002 fb7d 	bl	8004790 <__trace_isr_leave>
}
 8002096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800209a:	f003 b959 	b.w	8005350 <__port_irq_epilogue>
 800209e:	bf00      	nop
 80020a0:	08005920 	.word	0x08005920
 80020a4:	40020000 	.word	0x40020000
 80020a8:	240004bc 	.word	0x240004bc
 80020ac:	00000000 	.word	0x00000000

080020b0 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020b0:	480b      	ldr	r0, [pc, #44]	; (80020e0 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 80020b2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020b4:	f002 fb54 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 80020ba:	480b      	ldr	r0, [pc, #44]	; (80020e8 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020bc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 80020be:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020c0:	0c09      	lsrs	r1, r1, #16
 80020c2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 80020c6:	040c      	lsls	r4, r1, #16
 80020c8:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 80020ca:	b10a      	cbz	r2, 80020d0 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 80020cc:	6980      	ldr	r0, [r0, #24]
 80020ce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80020d0:	4803      	ldr	r0, [pc, #12]	; (80020e0 <Vector74+0x30>)
 80020d2:	f002 fb5d 	bl	8004790 <__trace_isr_leave>
}
 80020d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80020da:	f003 b939 	b.w	8005350 <__port_irq_epilogue>
 80020de:	bf00      	nop
 80020e0:	08005914 	.word	0x08005914
 80020e4:	40020000 	.word	0x40020000
 80020e8:	240004bc 	.word	0x240004bc
 80020ec:	00000000 	.word	0x00000000

080020f0 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020f0:	480b      	ldr	r0, [pc, #44]	; (8002120 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80020f2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020f4:	f002 fb34 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80020f8:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 80020fa:	480b      	ldr	r0, [pc, #44]	; (8002128 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80020fc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 80020fe:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002100:	0d89      	lsrs	r1, r1, #22
 8002102:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8002106:	058c      	lsls	r4, r1, #22
 8002108:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 800210a:	b10a      	cbz	r2, 8002110 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 800210c:	6a00      	ldr	r0, [r0, #32]
 800210e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002110:	4803      	ldr	r0, [pc, #12]	; (8002120 <Vector78+0x30>)
 8002112:	f002 fb3d 	bl	8004790 <__trace_isr_leave>
}
 8002116:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800211a:	f003 b919 	b.w	8005350 <__port_irq_epilogue>
 800211e:	bf00      	nop
 8002120:	08005908 	.word	0x08005908
 8002124:	40020000 	.word	0x40020000
 8002128:	240004bc 	.word	0x240004bc
 800212c:	00000000 	.word	0x00000000

08002130 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002130:	480a      	ldr	r0, [pc, #40]	; (800215c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8002132:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002134:	f002 fb14 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002138:	4b09      	ldr	r3, [pc, #36]	; (8002160 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 800213a:	480a      	ldr	r0, [pc, #40]	; (8002164 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800213c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 800213e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002140:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8002144:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8002146:	b10a      	cbz	r2, 800214c <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8002148:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800214a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800214c:	4803      	ldr	r0, [pc, #12]	; (800215c <Vector7C+0x2c>)
 800214e:	f002 fb1f 	bl	8004790 <__trace_isr_leave>
}
 8002152:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002156:	f003 b8fb 	b.w	8005350 <__port_irq_epilogue>
 800215a:	bf00      	nop
 800215c:	080058fc 	.word	0x080058fc
 8002160:	40020000 	.word	0x40020000
 8002164:	240004bc 	.word	0x240004bc
	...

08002170 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002170:	480b      	ldr	r0, [pc, #44]	; (80021a0 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8002172:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002174:	f002 faf4 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002178:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 800217a:	480b      	ldr	r0, [pc, #44]	; (80021a8 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800217c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 800217e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002180:	0989      	lsrs	r1, r1, #6
 8002182:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8002186:	018c      	lsls	r4, r1, #6
 8002188:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 800218a:	b10a      	cbz	r2, 8002190 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 800218c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800218e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002190:	4803      	ldr	r0, [pc, #12]	; (80021a0 <Vector80+0x30>)
 8002192:	f002 fafd 	bl	8004790 <__trace_isr_leave>
}
 8002196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800219a:	f003 b8d9 	b.w	8005350 <__port_irq_epilogue>
 800219e:	bf00      	nop
 80021a0:	080058f0 	.word	0x080058f0
 80021a4:	40020000 	.word	0x40020000
 80021a8:	240004bc 	.word	0x240004bc
 80021ac:	00000000 	.word	0x00000000

080021b0 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021b0:	480b      	ldr	r0, [pc, #44]	; (80021e0 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80021b2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021b4:	f002 fad4 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021b8:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 80021ba:	480b      	ldr	r0, [pc, #44]	; (80021e8 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021bc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 80021be:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021c0:	0c09      	lsrs	r1, r1, #16
 80021c2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 80021c6:	040c      	lsls	r4, r1, #16
 80021c8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 80021ca:	b10a      	cbz	r2, 80021d0 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 80021cc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80021ce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80021d0:	4803      	ldr	r0, [pc, #12]	; (80021e0 <Vector84+0x30>)
 80021d2:	f002 fadd 	bl	8004790 <__trace_isr_leave>
}
 80021d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80021da:	f003 b8b9 	b.w	8005350 <__port_irq_epilogue>
 80021de:	bf00      	nop
 80021e0:	0800598c 	.word	0x0800598c
 80021e4:	40020000 	.word	0x40020000
 80021e8:	240004bc 	.word	0x240004bc
 80021ec:	00000000 	.word	0x00000000

080021f0 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021f0:	480b      	ldr	r0, [pc, #44]	; (8002220 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80021f2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021f4:	f002 fab4 	bl	8004760 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80021f8:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 80021fa:	480b      	ldr	r0, [pc, #44]	; (8002228 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80021fc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 80021fe:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002200:	0d89      	lsrs	r1, r1, #22
 8002202:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8002206:	058c      	lsls	r4, r1, #22
 8002208:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 800220a:	b10a      	cbz	r2, 8002210 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 800220c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800220e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002210:	4803      	ldr	r0, [pc, #12]	; (8002220 <VectorFC+0x30>)
 8002212:	f002 fabd 	bl	8004790 <__trace_isr_leave>
}
 8002216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800221a:	f003 b899 	b.w	8005350 <__port_irq_epilogue>
 800221e:	bf00      	nop
 8002220:	08005980 	.word	0x08005980
 8002224:	40020000 	.word	0x40020000
 8002228:	240004bc 	.word	0x240004bc
 800222c:	00000000 	.word	0x00000000

08002230 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002230:	480a      	ldr	r0, [pc, #40]	; (800225c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002232:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002234:	f002 fa94 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002238:	4b09      	ldr	r3, [pc, #36]	; (8002260 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 800223a:	480a      	ldr	r0, [pc, #40]	; (8002264 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800223c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 800223e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002240:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002244:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8002246:	b10a      	cbz	r2, 800224c <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8002248:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800224a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800224c:	4803      	ldr	r0, [pc, #12]	; (800225c <Vector120+0x2c>)
 800224e:	f002 fa9f 	bl	8004790 <__trace_isr_leave>
}
 8002252:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002256:	f003 b87b 	b.w	8005350 <__port_irq_epilogue>
 800225a:	bf00      	nop
 800225c:	08005974 	.word	0x08005974
 8002260:	40020400 	.word	0x40020400
 8002264:	240004bc 	.word	0x240004bc
	...

08002270 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002270:	480b      	ldr	r0, [pc, #44]	; (80022a0 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8002272:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002274:	f002 fa74 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002278:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 800227a:	480b      	ldr	r0, [pc, #44]	; (80022a8 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800227c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 800227e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002280:	0989      	lsrs	r1, r1, #6
 8002282:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8002286:	018c      	lsls	r4, r1, #6
 8002288:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 800228a:	b10a      	cbz	r2, 8002290 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 800228c:	6d00      	ldr	r0, [r0, #80]	; 0x50
 800228e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002290:	4803      	ldr	r0, [pc, #12]	; (80022a0 <Vector124+0x30>)
 8002292:	f002 fa7d 	bl	8004790 <__trace_isr_leave>
}
 8002296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800229a:	f003 b859 	b.w	8005350 <__port_irq_epilogue>
 800229e:	bf00      	nop
 80022a0:	08005968 	.word	0x08005968
 80022a4:	40020400 	.word	0x40020400
 80022a8:	240004bc 	.word	0x240004bc
 80022ac:	00000000 	.word	0x00000000

080022b0 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80022b0:	480b      	ldr	r0, [pc, #44]	; (80022e0 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80022b2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80022b4:	f002 fa54 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80022b8:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 80022ba:	480b      	ldr	r0, [pc, #44]	; (80022e8 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80022bc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 80022be:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80022c0:	0c09      	lsrs	r1, r1, #16
 80022c2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 80022c6:	040c      	lsls	r4, r1, #16
 80022c8:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 80022ca:	b10a      	cbz	r2, 80022d0 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 80022cc:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80022ce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80022d0:	4803      	ldr	r0, [pc, #12]	; (80022e0 <Vector128+0x30>)
 80022d2:	f002 fa5d 	bl	8004790 <__trace_isr_leave>
}
 80022d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80022da:	f003 b839 	b.w	8005350 <__port_irq_epilogue>
 80022de:	bf00      	nop
 80022e0:	0800595c 	.word	0x0800595c
 80022e4:	40020400 	.word	0x40020400
 80022e8:	240004bc 	.word	0x240004bc
 80022ec:	00000000 	.word	0x00000000

080022f0 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80022f0:	480b      	ldr	r0, [pc, #44]	; (8002320 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 80022f2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80022f4:	f002 fa34 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80022f8:	4b0a      	ldr	r3, [pc, #40]	; (8002324 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 80022fa:	480b      	ldr	r0, [pc, #44]	; (8002328 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80022fc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 80022fe:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002300:	0d89      	lsrs	r1, r1, #22
 8002302:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002306:	058c      	lsls	r4, r1, #22
 8002308:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 800230a:	b10a      	cbz	r2, 8002310 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 800230c:	6e00      	ldr	r0, [r0, #96]	; 0x60
 800230e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002310:	4803      	ldr	r0, [pc, #12]	; (8002320 <Vector12C+0x30>)
 8002312:	f002 fa3d 	bl	8004790 <__trace_isr_leave>
}
 8002316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800231a:	f003 b819 	b.w	8005350 <__port_irq_epilogue>
 800231e:	bf00      	nop
 8002320:	08005950 	.word	0x08005950
 8002324:	40020400 	.word	0x40020400
 8002328:	240004bc 	.word	0x240004bc
 800232c:	00000000 	.word	0x00000000

08002330 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002330:	480a      	ldr	r0, [pc, #40]	; (800235c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002332:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002334:	f002 fa14 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002338:	4b09      	ldr	r3, [pc, #36]	; (8002360 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 800233a:	480a      	ldr	r0, [pc, #40]	; (8002364 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800233c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 800233e:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002340:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002344:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8002346:	b10a      	cbz	r2, 800234c <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8002348:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800234a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <Vector130+0x2c>)
 800234e:	f002 fa1f 	bl	8004790 <__trace_isr_leave>
}
 8002352:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002356:	f002 bffb 	b.w	8005350 <__port_irq_epilogue>
 800235a:	bf00      	nop
 800235c:	08005944 	.word	0x08005944
 8002360:	40020400 	.word	0x40020400
 8002364:	240004bc 	.word	0x240004bc
	...

08002370 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002370:	480b      	ldr	r0, [pc, #44]	; (80023a0 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002372:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002374:	f002 f9f4 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002378:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 800237a:	480b      	ldr	r0, [pc, #44]	; (80023a8 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800237c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 800237e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002380:	0989      	lsrs	r1, r1, #6
 8002382:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8002386:	018c      	lsls	r4, r1, #6
 8002388:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 800238a:	b10a      	cbz	r2, 8002390 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 800238c:	6f00      	ldr	r0, [r0, #112]	; 0x70
 800238e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002390:	4803      	ldr	r0, [pc, #12]	; (80023a0 <Vector150+0x30>)
 8002392:	f002 f9fd 	bl	8004790 <__trace_isr_leave>
}
 8002396:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800239a:	f002 bfd9 	b.w	8005350 <__port_irq_epilogue>
 800239e:	bf00      	nop
 80023a0:	08005938 	.word	0x08005938
 80023a4:	40020400 	.word	0x40020400
 80023a8:	240004bc 	.word	0x240004bc
 80023ac:	00000000 	.word	0x00000000

080023b0 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80023b0:	480b      	ldr	r0, [pc, #44]	; (80023e0 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 80023b2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80023b4:	f002 f9d4 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80023b8:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 80023ba:	480b      	ldr	r0, [pc, #44]	; (80023e8 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80023bc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 80023be:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80023c0:	0c09      	lsrs	r1, r1, #16
 80023c2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 80023c6:	040c      	lsls	r4, r1, #16
 80023c8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 80023ca:	b10a      	cbz	r2, 80023d0 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 80023cc:	6f80      	ldr	r0, [r0, #120]	; 0x78
 80023ce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80023d0:	4803      	ldr	r0, [pc, #12]	; (80023e0 <Vector154+0x30>)
 80023d2:	f002 f9dd 	bl	8004790 <__trace_isr_leave>
}
 80023d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80023da:	f002 bfb9 	b.w	8005350 <__port_irq_epilogue>
 80023de:	bf00      	nop
 80023e0:	080058e4 	.word	0x080058e4
 80023e4:	40020400 	.word	0x40020400
 80023e8:	240004bc 	.word	0x240004bc
 80023ec:	00000000 	.word	0x00000000

080023f0 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80023f0:	480b      	ldr	r0, [pc, #44]	; (8002420 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80023f2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80023f4:	f002 f9b4 	bl	8004760 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80023f8:	4b0a      	ldr	r3, [pc, #40]	; (8002424 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 80023fa:	480b      	ldr	r0, [pc, #44]	; (8002428 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80023fc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 80023fe:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002400:	0d89      	lsrs	r1, r1, #22
 8002402:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002406:	058c      	lsls	r4, r1, #22
 8002408:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 800240a:	b112      	cbz	r2, 8002412 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 800240c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8002410:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002412:	4803      	ldr	r0, [pc, #12]	; (8002420 <Vector158+0x30>)
 8002414:	f002 f9bc 	bl	8004790 <__trace_isr_leave>
}
 8002418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800241c:	f002 bf98 	b.w	8005350 <__port_irq_epilogue>
 8002420:	080058d8 	.word	0x080058d8
 8002424:	40020400 	.word	0x40020400
 8002428:	240004bc 	.word	0x240004bc
 800242c:	00000000 	.word	0x00000000

08002430 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 8002430:	2200      	movs	r2, #0
 8002432:	480d      	ldr	r0, [pc, #52]	; (8002468 <dmaInit+0x38>)
void dmaInit(void) {
 8002434:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 8002436:	4c0d      	ldr	r4, [pc, #52]	; (800246c <dmaInit+0x3c>)
 8002438:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800243a:	4d0d      	ldr	r5, [pc, #52]	; (8002470 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 800243c:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800243e:	e001      	b.n	8002444 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002440:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 8002444:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002448:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800244a:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800244c:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 800244e:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002450:	d1f6      	bne.n	8002440 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8002452:	f04f 33ff 	mov.w	r3, #4294967295
 8002456:	4907      	ldr	r1, [pc, #28]	; (8002474 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8002458:	4a07      	ldr	r2, [pc, #28]	; (8002478 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 800245a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800245c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800245e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8002460:	60d3      	str	r3, [r2, #12]
}
 8002462:	bc30      	pop	{r4, r5}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40020010 	.word	0x40020010
 800246c:	240004bc 	.word	0x240004bc
 8002470:	08005998 	.word	0x08005998
 8002474:	40020000 	.word	0x40020000
 8002478:	40020400 	.word	0x40020400
 800247c:	00000000 	.word	0x00000000

08002480 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8002480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002482:	2812      	cmp	r0, #18
 8002484:	d820      	bhi.n	80024c8 <dmaStreamAllocI+0x48>
 8002486:	e8df f000 	tbb	[pc, r0]
 800248a:	0a0a      	.short	0x0a0a
 800248c:	0a0a0a0a 	.word	0x0a0a0a0a
 8002490:	0a0a0a0a 	.word	0x0a0a0a0a
 8002494:	0a0a0a0a 	.word	0x0a0a0a0a
 8002498:	746f0a0a 	.word	0x746f0a0a
 800249c:	79          	.byte	0x79
 800249d:	00          	.byte	0x00
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 800249e:	f04f 0c01 	mov.w	ip, #1
 80024a2:	4605      	mov	r5, r0
 80024a4:	fa0c fc00 	lsl.w	ip, ip, r0
    if ((dma.allocated_mask & mask) == 0U) {
 80024a8:	4e37      	ldr	r6, [pc, #220]	; (8002588 <dmaStreamAllocI+0x108>)
 80024aa:	6834      	ldr	r4, [r6, #0]
 80024ac:	ea14 0f0c 	tst.w	r4, ip
 80024b0:	d00d      	beq.n	80024ce <dmaStreamAllocI+0x4e>
    uint32_t mask = (1U << i);
 80024b2:	f04f 0e01 	mov.w	lr, #1
 80024b6:	e002      	b.n	80024be <dmaStreamAllocI+0x3e>
    if ((dma.allocated_mask & mask) == 0U) {
 80024b8:	ea14 0f0c 	tst.w	r4, ip
 80024bc:	d007      	beq.n	80024ce <dmaStreamAllocI+0x4e>
  for (i = startid; i <= endid; i++) {
 80024be:	3001      	adds	r0, #1
 80024c0:	42a8      	cmp	r0, r5
    uint32_t mask = (1U << i);
 80024c2:	fa0e fc00 	lsl.w	ip, lr, r0
  for (i = startid; i <= endid; i++) {
 80024c6:	d9f7      	bls.n	80024b8 <dmaStreamAllocI+0x38>
                                          void *param) {
 80024c8:	2500      	movs	r5, #0
      return dmastp;
    }
  }

  return NULL;
}
 80024ca:	4628      	mov	r0, r5
 80024cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      dma.allocated_mask  |= mask;
 80024ce:	ea44 040c 	orr.w	r4, r4, ip
 80024d2:	6034      	str	r4, [r6, #0]
      dma.streams[i].func  = func;
 80024d4:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80024d8:	4c2c      	ldr	r4, [pc, #176]	; (800258c <dmaStreamAllocI+0x10c>)
      dma.streams[i].func  = func;
 80024da:	e9c6 2301 	strd	r2, r3, [r6, #4]
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80024de:	fa5f f38c 	uxtb.w	r3, ip
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80024e2:	0106      	lsls	r6, r0, #4
 80024e4:	eb04 1500 	add.w	r5, r4, r0, lsl #4
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80024e8:	b173      	cbz	r3, 8002508 <dmaStreamAllocI+0x88>
  RCC_C1->AHB1ENR |= mask;
 80024ea:	4b29      	ldr	r3, [pc, #164]	; (8002590 <dmaStreamAllocI+0x110>)
 80024ec:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 80024f0:	f040 0001 	orr.w	r0, r0, #1
 80024f4:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 80024f8:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 80024fc:	f040 0001 	orr.w	r0, r0, #1
 8002500:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002504:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8002508:	f41c 4f7f 	tst.w	ip, #65280	; 0xff00
 800250c:	d11c      	bne.n	8002548 <dmaStreamAllocI+0xc8>
      dmaStreamDisable(dmastp);
 800250e:	59a0      	ldr	r0, [r4, r6]
 8002510:	6803      	ldr	r3, [r0, #0]
 8002512:	f023 031f 	bic.w	r3, r3, #31
 8002516:	6003      	str	r3, [r0, #0]
 8002518:	6803      	ldr	r3, [r0, #0]
 800251a:	f013 0301 	ands.w	r3, r3, #1
 800251e:	d1fb      	bne.n	8002518 <dmaStreamAllocI+0x98>
 8002520:	4434      	add	r4, r6
 8002522:	263d      	movs	r6, #61	; 0x3d
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002524:	2721      	movs	r7, #33	; 0x21
      dmaStreamDisable(dmastp);
 8002526:	f894 c00c 	ldrb.w	ip, [r4, #12]
 800252a:	fa06 f60c 	lsl.w	r6, r6, ip
 800252e:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8002532:	f8cc 6000 	str.w	r6, [ip]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002536:	6003      	str	r3, [r0, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002538:	6147      	str	r7, [r0, #20]
      if (func != NULL) {
 800253a:	2a00      	cmp	r2, #0
 800253c:	d0c5      	beq.n	80024ca <dmaStreamAllocI+0x4a>
        nvicEnableVector(dmastp->vector, priority);
 800253e:	7ba0      	ldrb	r0, [r4, #14]
 8002540:	f7ff f896 	bl	8001670 <nvicEnableVector>
}
 8002544:	4628      	mov	r0, r5
 8002546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  RCC_C1->AHB1ENR |= mask;
 8002548:	4b11      	ldr	r3, [pc, #68]	; (8002590 <dmaStreamAllocI+0x110>)
 800254a:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 800254e:	f040 0002 	orr.w	r0, r0, #2
 8002552:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8002556:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 800255a:	f040 0002 	orr.w	r0, r0, #2
 800255e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002562:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8002566:	e7d2      	b.n	800250e <dmaStreamAllocI+0x8e>
                                          void *param) {
 8002568:	f04f 0c01 	mov.w	ip, #1
 800256c:	250f      	movs	r5, #15
 800256e:	2000      	movs	r0, #0
 8002570:	e79a      	b.n	80024a8 <dmaStreamAllocI+0x28>
  return NULL;
 8002572:	f04f 0c01 	mov.w	ip, #1
 8002576:	2507      	movs	r5, #7
 8002578:	2000      	movs	r0, #0
  for (i = startid; i <= endid; i++) {
 800257a:	e795      	b.n	80024a8 <dmaStreamAllocI+0x28>
  return NULL;
 800257c:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8002580:	250f      	movs	r5, #15
 8002582:	2007      	movs	r0, #7
 8002584:	e790      	b.n	80024a8 <dmaStreamAllocI+0x28>
 8002586:	bf00      	nop
 8002588:	240004bc 	.word	0x240004bc
 800258c:	08005998 	.word	0x08005998
 8002590:	58024400 	.word	0x58024400
	...

080025a0 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 80025a0:	b510      	push	{r4, lr}
 80025a2:	4604      	mov	r4, r0
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 80025a4:	7b80      	ldrb	r0, [r0, #14]
 80025a6:	f7ff f87b 	bl	80016a0 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80025aa:	4916      	ldr	r1, [pc, #88]	; (8002604 <dmaStreamFreeI+0x64>)
 80025ac:	7b60      	ldrb	r0, [r4, #13]
 80025ae:	2201      	movs	r2, #1
 80025b0:	680b      	ldr	r3, [r1, #0]
 80025b2:	4082      	lsls	r2, r0
 80025b4:	ea23 0302 	bic.w	r3, r3, r2

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80025b8:	b2da      	uxtb	r2, r3
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80025ba:	600b      	str	r3, [r1, #0]
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80025bc:	b972      	cbnz	r2, 80025dc <dmaStreamFreeI+0x3c>
  RCC_C1->AHB1ENR &= ~mask;
 80025be:	4a12      	ldr	r2, [pc, #72]	; (8002608 <dmaStreamFreeI+0x68>)
 80025c0:	f8d2 10d8 	ldr.w	r1, [r2, #216]	; 0xd8
 80025c4:	f021 0101 	bic.w	r1, r1, #1
 80025c8:	f8c2 10d8 	str.w	r1, [r2, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80025cc:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
 80025d0:	f021 0101 	bic.w	r1, r1, #1
 80025d4:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80025d8:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
    rccDisableDMA1();
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80025dc:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
 80025e0:	d10e      	bne.n	8002600 <dmaStreamFreeI+0x60>
  RCC_C1->AHB1ENR &= ~mask;
 80025e2:	4b09      	ldr	r3, [pc, #36]	; (8002608 <dmaStreamFreeI+0x68>)
 80025e4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80025e8:	f022 0202 	bic.w	r2, r2, #2
 80025ec:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80025f0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80025f4:	f022 0202 	bic.w	r2, r2, #2
 80025f8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80025fc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 8002600:	bd10      	pop	{r4, pc}
 8002602:	bf00      	nop
 8002604:	240004bc 	.word	0x240004bc
 8002608:	58024400 	.word	0x58024400
 800260c:	00000000 	.word	0x00000000

08002610 <dmaSetRequestSource>:
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8002610:	6883      	ldr	r3, [r0, #8]
 8002612:	6019      	str	r1, [r3, #0]
}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
	...

08002620 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
	...

08002630 <otg_disable_ep.isra.0>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 8002630:	b470      	push	{r4, r5, r6}
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002632:	2200      	movs	r2, #0

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002634:	f04f 34ff 	mov.w	r4, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002638:	688e      	ldr	r6, [r1, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800263a:	eb00 1142 	add.w	r1, r0, r2, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800263e:	f102 0c01 	add.w	ip, r2, #1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002642:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002646:	460b      	mov	r3, r1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002648:	2d00      	cmp	r5, #0
 800264a:	da05      	bge.n	8002658 <otg_disable_ep.isra.0+0x28>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 800264c:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
 8002650:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002654:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8002658:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 800265c:	2d00      	cmp	r5, #0
 800265e:	da05      	bge.n	800266c <otg_disable_ep.isra.0+0x3c>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8002660:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8002664:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002668:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800266c:	42b2      	cmp	r2, r6
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800266e:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8002672:	4662      	mov	r2, ip
 8002674:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002678:	d1df      	bne.n	800263a <otg_disable_ep.isra.0+0xa>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800267a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
}
 800267e:	bc70      	pop	{r4, r5, r6}
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002680:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
	...

08002690 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8002690:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8002692:	4c04      	ldr	r4, [pc, #16]	; (80026a4 <usb_lld_init+0x14>)
 8002694:	4620      	mov	r0, r4
 8002696:	f7fe fd2b 	bl	80010f0 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800269a:	4a03      	ldr	r2, [pc, #12]	; (80026a8 <usb_lld_init+0x18>)
  USBD1.otgparams = &fsparams;
 800269c:	4b03      	ldr	r3, [pc, #12]	; (80026ac <usb_lld_init+0x1c>)
 800269e:	e9c4 2324 	strd	r2, r3, [r4, #144]	; 0x90
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 80026a2:	bd10      	pop	{r4, pc}
 80026a4:	24000540 	.word	0x24000540
 80026a8:	40080000 	.word	0x40080000
 80026ac:	08005ac8 	.word	0x08005ac8

080026b0 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 80026b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80026b2:	2320      	movs	r3, #32
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 80026b4:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
void usb_lld_reset(USBDriver *usbp) {
 80026b8:	4607      	mov	r7, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80026ba:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80026bc:	692c      	ldr	r4, [r5, #16]
 80026be:	f014 0420 	ands.w	r4, r4, #32
 80026c2:	d1fb      	bne.n	80026bc <usb_lld_reset+0xc>
  chSysPolledDelayX(cycles);
 80026c4:	2012      	movs	r0, #18
  otgp->DIEPEMPMSK = 0;
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80026c6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 80026ca:	f001 ffc9 	bl	8004660 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80026ce:	f8d7 c094 	ldr.w	ip, [r7, #148]	; 0x94
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80026d2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80026d6:	f04f 31ff 	mov.w	r1, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80026da:	f8dc 0008 	ldr.w	r0, [ip, #8]
  otgp->DIEPEMPMSK = 0;
 80026de:	f8c5 4834 	str.w	r4, [r5, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80026e2:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80026e6:	eb05 1344 	add.w	r3, r5, r4, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80026ea:	4284      	cmp	r4, r0
 80026ec:	f104 0401 	add.w	r4, r4, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80026f0:	f8c3 6900 	str.w	r6, [r3, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80026f4:	f8c3 6b00 	str.w	r6, [r3, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80026f8:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80026fc:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002700:	d1f1      	bne.n	80026e6 <usb_lld_reset+0x36>
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002702:	f8dc 3000 	ldr.w	r3, [ip]
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002706:	2110      	movs	r1, #16
 8002708:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800270c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8002710:	626b      	str	r3, [r5, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002712:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8002714:	6914      	ldr	r4, [r2, #16]
 8002716:	f014 0410 	ands.w	r4, r4, #16
 800271a:	d1fb      	bne.n	8002714 <usb_lld_reset+0x64>
 800271c:	2012      	movs	r0, #18
 800271e:	f001 ff9f 	bl	8004660 <chSysPolledDelayX>
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 8002722:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002726:	4b12      	ldr	r3, [pc, #72]	; (8002770 <usb_lld_reset+0xc0>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 8002728:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800272c:	4911      	ldr	r1, [pc, #68]	; (8002774 <usb_lld_reset+0xc4>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800272e:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002732:	69aa      	ldr	r2, [r5, #24]
 8002734:	4313      	orrs	r3, r2
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8002736:	2209      	movs	r2, #9
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002738:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800273a:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  next = usbp->pmnext;
 800273e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8002742:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  usbp->epc[0] = &ep0config;
 8002746:	60f9      	str	r1, [r7, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8002748:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800274c:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <usb_lld_reset+0xc8>)
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 800274e:	f8c5 1b10 	str.w	r1, [r5, #2832]	; 0xb10
  usbp->pmnext += size;
 8002752:	f103 0110 	add.w	r1, r3, #16
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8002756:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800275a:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 800275e:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8002762:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
  usbp->pmnext += size;
 8002766:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800276a:	62ab      	str	r3, [r5, #40]	; 0x28
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
                                                  ep0config.in_maxsize / 4));
}
 800276c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800276e:	bf00      	nop
 8002770:	000c0010 	.word	0x000c0010
 8002774:	08005aa4 	.word	0x08005aa4
 8002778:	10008040 	.word	0x10008040
 800277c:	00000000 	.word	0x00000000

08002780 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002780:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8002784:	f890 108a 	ldrb.w	r1, [r0, #138]	; 0x8a
 8002788:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800278c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002790:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002794:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	0000      	movs	r0, r0
	...

080027a0 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 80027a0:	4603      	mov	r3, r0

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 80027a2:	e9d0 0124 	ldrd	r0, r1, [r0, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80027a6:	680a      	ldr	r2, [r1, #0]
 80027a8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  otg_disable_ep(usbp);
 80027ac:	f7ff bf40 	b.w	8002630 <otg_disable_ep.isra.0>

080027b0 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 80027b0:	3158      	adds	r1, #88	; 0x58
 80027b2:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80027b6:	0149      	lsls	r1, r1, #5
 80027b8:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 80027ba:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80027be:	d004      	beq.n	80027ca <usb_lld_get_status_out+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
    return EP_STATUS_STALLED;
 80027c0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80027c4:	bf0c      	ite	eq
 80027c6:	2002      	moveq	r0, #2
 80027c8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80027ca:	4770      	bx	lr
 80027cc:	0000      	movs	r0, r0
	...

080027d0 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 80027d0:	3148      	adds	r1, #72	; 0x48
 80027d2:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80027d6:	0149      	lsls	r1, r1, #5
 80027d8:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 80027da:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80027de:	d004      	beq.n	80027ea <usb_lld_get_status_in+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
    return EP_STATUS_STALLED;
 80027e0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80027e4:	bf0c      	ite	eq
 80027e6:	2002      	moveq	r0, #2
 80027e8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80027ea:	4770      	bx	lr
 80027ec:	0000      	movs	r0, r0
	...

080027f0 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 80027f0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80027f4:	68c3      	ldr	r3, [r0, #12]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	6819      	ldr	r1, [r3, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	6011      	str	r1, [r2, #0]
 80027fe:	6053      	str	r3, [r2, #4]
}
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
	...

08002810 <usb_lld_start_out>:
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8002810:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	6993      	ldr	r3, [r2, #24]
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8002818:	b410      	push	{r4}

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800281a:	681c      	ldr	r4, [r3, #0]
 800281c:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 800281e:	b909      	cbnz	r1, 8002824 <usb_lld_start_out+0x14>
 8002820:	2c40      	cmp	r4, #64	; 0x40
 8002822:	d825      	bhi.n	8002870 <usb_lld_start_out+0x60>
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002824:	8a53      	ldrh	r3, [r2, #18]
  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002826:	6812      	ldr	r2, [r2, #0]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002828:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800282c:	f002 0c03 	and.w	ip, r2, #3
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002830:	1e5a      	subs	r2, r3, #1
 8002832:	4422      	add	r2, r4
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002834:	f1bc 0f01 	cmp.w	ip, #1
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002838:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 800283c:	fb02 f303 	mul.w	r3, r2, r3
 8002840:	f103 0303 	add.w	r3, r3, #3
 8002844:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002848:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800284c:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8002850:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8002854:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002858:	d00d      	beq.n	8002876 <usb_lld_start_out+0x66>
 800285a:	b209      	sxth	r1, r1
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 800285c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 8002860:	bc10      	pop	{r4}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8002862:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002866:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800286a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800286e:	4770      	bx	lr
      osp->rxsize = EP0_MAX_OUTSIZE;
 8002870:	2440      	movs	r4, #64	; 0x40
 8002872:	601c      	str	r4, [r3, #0]
 8002874:	e7d6      	b.n	8002824 <usb_lld_start_out+0x14>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002876:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800287a:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 800287e:	b209      	sxth	r1, r1
 8002880:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8002884:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002888:	bf14      	ite	ne
 800288a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 800288e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8002892:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8002896:	e7e1      	b.n	800285c <usb_lld_start_out+0x4c>
	...

080028a0 <otg_epout_handler.constprop.0>:
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 80028a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 80028a4:	4f24      	ldr	r7, [pc, #144]	; (8002938 <otg_epout_handler.constprop.0+0x98>)
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 80028a6:	4604      	mov	r4, r0
  stm32_otg_t *otgp = usbp->otg;
 80028a8:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80028ac:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 80028b0:	f8d3 5b08 	ldr.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80028b4:	0728      	lsls	r0, r5, #28
  otgp->oe[ep].DOEPINT = epint;
 80028b6:	f8c3 5b08 	str.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80028ba:	d503      	bpl.n	80028c4 <otg_epout_handler.constprop.0+0x24>
 80028bc:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80028c0:	0719      	lsls	r1, r3, #28
 80028c2:	d431      	bmi.n	8002928 <otg_epout_handler.constprop.0+0x88>
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80028c4:	07ea      	lsls	r2, r5, #31
 80028c6:	d52d      	bpl.n	8002924 <otg_epout_handler.constprop.0+0x84>
 80028c8:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80028cc:	07db      	lsls	r3, r3, #31
 80028ce:	d529      	bpl.n	8002924 <otg_epout_handler.constprop.0+0x84>
    osp = usbp->epc[ep]->out_state;
 80028d0:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 80028d4:	68d9      	ldr	r1, [r3, #12]
 80028d6:	698a      	ldr	r2, [r1, #24]
    if (ep == 0) {
 80028d8:	b954      	cbnz	r4, 80028f0 <otg_epout_handler.constprop.0+0x50>
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80028da:	8a48      	ldrh	r0, [r1, #18]
 80028dc:	6853      	ldr	r3, [r2, #4]
 80028de:	fbb3 f5f0 	udiv	r5, r3, r0
 80028e2:	fb00 3315 	mls	r3, r0, r5, r3
 80028e6:	b91b      	cbnz	r3, 80028f0 <otg_epout_handler.constprop.0+0x50>
          (osp->rxsize < osp->totsize)) {
 80028e8:	6810      	ldr	r0, [r2, #0]
 80028ea:	68d3      	ldr	r3, [r2, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80028ec:	4298      	cmp	r0, r3
 80028ee:	d30d      	bcc.n	800290c <otg_epout_handler.constprop.0+0x6c>
    _usb_isr_invoke_out_cb(usbp, ep);
 80028f0:	2201      	movs	r2, #1
 80028f2:	897b      	ldrh	r3, [r7, #10]
 80028f4:	68cd      	ldr	r5, [r1, #12]
 80028f6:	40a2      	lsls	r2, r4
 80028f8:	ea23 0302 	bic.w	r3, r3, r2
 80028fc:	817b      	strh	r3, [r7, #10]
 80028fe:	b18d      	cbz	r5, 8002924 <otg_epout_handler.constprop.0+0x84>
 8002900:	4621      	mov	r1, r4
 8002902:	462b      	mov	r3, r5
 8002904:	480c      	ldr	r0, [pc, #48]	; (8002938 <otg_epout_handler.constprop.0+0x98>)
}
 8002906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _usb_isr_invoke_out_cb(usbp, ep);
 800290a:	4718      	bx	r3
        osp->rxsize = osp->totsize - osp->rxsize;
 800290c:	1a1b      	subs	r3, r3, r0
        osp->rxcnt  = 0;
 800290e:	6054      	str	r4, [r2, #4]
 8002910:	2130      	movs	r1, #48	; 0x30
        osp->rxsize = osp->totsize - osp->rxsize;
 8002912:	6013      	str	r3, [r2, #0]
 8002914:	f381 8811 	msr	BASEPRI, r1
        usb_lld_start_out(usbp, ep);
 8002918:	4807      	ldr	r0, [pc, #28]	; (8002938 <otg_epout_handler.constprop.0+0x98>)
 800291a:	4621      	mov	r1, r4
 800291c:	f7ff ff78 	bl	8002810 <usb_lld_start_out>
 8002920:	f384 8811 	msr	BASEPRI, r4
}
 8002924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _usb_isr_invoke_setup_cb(usbp, ep);
 8002928:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 800292c:	4621      	mov	r1, r4
 800292e:	4638      	mov	r0, r7
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	4798      	blx	r3
 8002936:	e7c5      	b.n	80028c4 <otg_epout_handler.constprop.0+0x24>
 8002938:	24000540 	.word	0x24000540
 800293c:	00000000 	.word	0x00000000

08002940 <usb_lld_start_in>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002940:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8002944:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002946:	68dc      	ldr	r4, [r3, #12]
 8002948:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800294a:	6813      	ldr	r3, [r2, #0]
 800294c:	60d3      	str	r3, [r2, #12]
  if (isp->txsize == 0) {
 800294e:	b9f3      	cbnz	r3, 800298e <usb_lld_start_in+0x4e>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8002950:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002954:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002958:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 800295c:	f8c3 0910 	str.w	r0, [r3, #2320]	; 0x910
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002960:	6823      	ldr	r3, [r4, #0]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	2b01      	cmp	r3, #1
 8002968:	d02a      	beq.n	80029c0 <usb_lld_start_in+0x80>
 800296a:	b208      	sxth	r0, r1
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800296c:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002970:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002972:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002976:	408b      	lsls	r3, r1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002978:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800297c:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002980:	f8d2 1834 	ldr.w	r1, [r2, #2100]	; 0x834
}
 8002984:	bc10      	pop	{r4}
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002986:	430b      	orrs	r3, r1
 8002988:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
}
 800298c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800298e:	b909      	cbnz	r1, 8002994 <usb_lld_start_in+0x54>
 8002990:	2b40      	cmp	r3, #64	; 0x40
 8002992:	d826      	bhi.n	80029e2 <usb_lld_start_in+0xa2>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8002994:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002998:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800299c:	f10c 30ff 	add.w	r0, ip, #4294967295
 80029a0:	4418      	add	r0, r3
 80029a2:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 80029a6:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 80029aa:	eb02 1041 	add.w	r0, r2, r1, lsl #5
 80029ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029b2:	f8c0 3910 	str.w	r3, [r0, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80029b6:	6823      	ldr	r3, [r4, #0]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d1d4      	bne.n	800296a <usb_lld_start_in+0x2a>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80029c0:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 80029c4:	b208      	sxth	r0, r1
 80029c6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80029ca:	eb02 1341 	add.w	r3, r2, r1, lsl #5
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80029ce:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80029d2:	bf14      	ite	ne
 80029d4:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80029d8:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
 80029dc:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80029e0:	e7c4      	b.n	800296c <usb_lld_start_in+0x2c>
      isp->txsize = EP0_MAX_INSIZE;
 80029e2:	2340      	movs	r3, #64	; 0x40
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e7d5      	b.n	8002994 <usb_lld_start_in+0x54>
	...

080029f0 <otg_epin_handler.constprop.0>:
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80029f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80029f4:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8002afc <otg_epin_handler.constprop.0+0x10c>
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80029f8:	4604      	mov	r4, r0
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80029fa:	ea4f 1b40 	mov.w	fp, r0, lsl #5
  stm32_otg_t *otgp = usbp->otg;
 80029fe:	f8d9 6090 	ldr.w	r6, [r9, #144]	; 0x90
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002a02:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8002a06:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002a0a:	07e9      	lsls	r1, r5, #31
  otgp->ie[ep].DIEPINT = epint;
 8002a0c:	f8c3 5908 	str.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002a10:	d503      	bpl.n	8002a1a <otg_epin_handler.constprop.0+0x2a>
 8002a12:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 8002a16:	07da      	lsls	r2, r3, #31
 8002a18:	d40c      	bmi.n	8002a34 <otg_epin_handler.constprop.0+0x44>
  if ((epint & DIEPINT_TXFE) &&
 8002a1a:	062b      	lsls	r3, r5, #24
 8002a1c:	d508      	bpl.n	8002a30 <otg_epin_handler.constprop.0+0x40>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8002a1e:	f04f 0801 	mov.w	r8, #1
 8002a22:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 8002a26:	fa08 f804 	lsl.w	r8, r8, r4
  if ((epint & DIEPINT_TXFE) &&
 8002a2a:	ea13 0f08 	tst.w	r3, r8
 8002a2e:	d118      	bne.n	8002a62 <otg_epin_handler.constprop.0+0x72>
}
 8002a30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002a34:	eb09 0380 	add.w	r3, r9, r0, lsl #2
 8002a38:	68d9      	ldr	r1, [r3, #12]
 8002a3a:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 8002a3c:	6818      	ldr	r0, [r3, #0]
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	4290      	cmp	r0, r2
 8002a42:	d34a      	bcc.n	8002ada <otg_epin_handler.constprop.0+0xea>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002a44:	2201      	movs	r2, #1
 8002a46:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 8002a4a:	688f      	ldr	r7, [r1, #8]
 8002a4c:	40a2      	lsls	r2, r4
 8002a4e:	ea23 0302 	bic.w	r3, r3, r2
 8002a52:	f8a9 3008 	strh.w	r3, [r9, #8]
 8002a56:	2f00      	cmp	r7, #0
 8002a58:	d0df      	beq.n	8002a1a <otg_epin_handler.constprop.0+0x2a>
 8002a5a:	4621      	mov	r1, r4
 8002a5c:	4648      	mov	r0, r9
 8002a5e:	47b8      	blx	r7
 8002a60:	e7db      	b.n	8002a1a <otg_epin_handler.constprop.0+0x2a>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002a62:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	695e      	ldr	r6, [r3, #20]
 8002a6a:	e9d6 7500 	ldrd	r7, r5, [r6]
 8002a6e:	42af      	cmp	r7, r5
 8002a70:	d941      	bls.n	8002af6 <otg_epin_handler.constprop.0+0x106>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002a72:	3401      	adds	r4, #1
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002a74:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
    if (n > usbp->epc[ep]->in_maxsize)
 8002a78:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002a7c:	b2e4      	uxtb	r4, r4
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002a7e:	eb0a 0e0b 	add.w	lr, sl, fp
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002a82:	eb0a 3004 	add.w	r0, sl, r4, lsl #12
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002a86:	eba7 0c05 	sub.w	ip, r7, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002a8a:	f8de 3918 	ldr.w	r3, [lr, #2328]	; 0x918
 8002a8e:	45cc      	cmp	ip, r9
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	bf28      	it	cs
 8002a94:	46cc      	movcs	ip, r9
 8002a96:	ebbc 0f83 	cmp.w	ip, r3, lsl #2
 8002a9a:	d8c9      	bhi.n	8002a30 <otg_epin_handler.constprop.0+0x40>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002a9c:	68b4      	ldr	r4, [r6, #8]
    if (n <= 4) {
 8002a9e:	f1bc 0f04 	cmp.w	ip, #4
    *fifop = *((uint32_t *)buf);
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002aa6:	d90b      	bls.n	8002ac0 <otg_epin_handler.constprop.0+0xd0>
 8002aa8:	f1ac 0105 	sub.w	r1, ip, #5
 8002aac:	4623      	mov	r3, r4
 8002aae:	f021 0103 	bic.w	r1, r1, #3
 8002ab2:	3104      	adds	r1, #4
 8002ab4:	4421      	add	r1, r4
    *fifop = *((uint32_t *)buf);
 8002ab6:	f853 2f04 	ldr.w	r2, [r3, #4]!
    if (n <= 4) {
 8002aba:	4299      	cmp	r1, r3
    *fifop = *((uint32_t *)buf);
 8002abc:	6002      	str	r2, [r0, #0]
    if (n <= 4) {
 8002abe:	d1fa      	bne.n	8002ab6 <otg_epin_handler.constprop.0+0xc6>
    usbp->epc[ep]->in_state->txcnt += n;
 8002ac0:	4465      	add	r5, ip
    usbp->epc[ep]->in_state->txbuf += n;
 8002ac2:	4464      	add	r4, ip
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002ac4:	42bd      	cmp	r5, r7
    usbp->epc[ep]->in_state->txcnt += n;
 8002ac6:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002aca:	d3dc      	bcc.n	8002a86 <otg_epin_handler.constprop.0+0x96>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8002acc:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 8002ad0:	ea23 0308 	bic.w	r3, r3, r8
 8002ad4:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
      return true;
 8002ad8:	e7aa      	b.n	8002a30 <otg_epin_handler.constprop.0+0x40>
      isp->txsize = isp->totsize - isp->txsize;
 8002ada:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 8002adc:	2700      	movs	r7, #0
      isp->txsize = isp->totsize - isp->txsize;
 8002ade:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8002ae0:	605f      	str	r7, [r3, #4]
 8002ae2:	2330      	movs	r3, #48	; 0x30
 8002ae4:	f383 8811 	msr	BASEPRI, r3
      usb_lld_start_in(usbp, ep);
 8002ae8:	4621      	mov	r1, r4
 8002aea:	4648      	mov	r0, r9
 8002aec:	f7ff ff28 	bl	8002940 <usb_lld_start_in>
 8002af0:	f387 8811 	msr	BASEPRI, r7
}
 8002af4:	e791      	b.n	8002a1a <otg_epin_handler.constprop.0+0x2a>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8002af6:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
 8002afa:	e7e7      	b.n	8002acc <otg_epin_handler.constprop.0+0xdc>
 8002afc:	24000540 	.word	0x24000540

08002b00 <Vector1D4>:
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8002b00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002b04:	4ea6      	ldr	r6, [pc, #664]	; (8002da0 <Vector1D4+0x2a0>)
  OSAL_IRQ_PROLOGUE();
 8002b06:	48a7      	ldr	r0, [pc, #668]	; (8002da4 <Vector1D4+0x2a4>)
 8002b08:	f001 fe2a 	bl	8004760 <__trace_isr_enter>
  stm32_otg_t *otgp = usbp->otg;
 8002b0c:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
  sts  = otgp->GINTSTS;
 8002b10:	697d      	ldr	r5, [r7, #20]
  sts &= otgp->GINTMSK;
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	401d      	ands	r5, r3
  if (sts & GINTSTS_USBRST) {
 8002b16:	f415 5880 	ands.w	r8, r5, #4096	; 0x1000
  otgp->GINTSTS = sts;
 8002b1a:	617d      	str	r5, [r7, #20]
  if (sts & GINTSTS_USBRST) {
 8002b1c:	f040 8124 	bne.w	8002d68 <Vector1D4+0x268>
  if (sts & GINTSTS_WKUPINT) {
 8002b20:	2d00      	cmp	r5, #0
 8002b22:	f2c0 80ab 	blt.w	8002c7c <Vector1D4+0x17c>
  if (sts & GINTSTS_USBSUSP) {
 8002b26:	0529      	lsls	r1, r5, #20
 8002b28:	f100 80be 	bmi.w	8002ca8 <Vector1D4+0x1a8>
  if (sts & GINTSTS_ENUMDNE) {
 8002b2c:	04aa      	lsls	r2, r5, #18
 8002b2e:	d50c      	bpl.n	8002b4a <Vector1D4+0x4a>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8002b30:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8002b34:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8002b3e:	bf0c      	ite	eq
 8002b40:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002b44:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 8002b48:	60fb      	str	r3, [r7, #12]
  if (sts & GINTSTS_SOF) {
 8002b4a:	072b      	lsls	r3, r5, #28
 8002b4c:	d44a      	bmi.n	8002be4 <Vector1D4+0xe4>
  if (sts & GINTSTS_IISOIXFR) {
 8002b4e:	02ec      	lsls	r4, r5, #11
 8002b50:	d450      	bmi.n	8002bf4 <Vector1D4+0xf4>
  if (sts & GINTSTS_IISOOXFR) {
 8002b52:	02a8      	lsls	r0, r5, #10
 8002b54:	f100 80db 	bmi.w	8002d0e <Vector1D4+0x20e>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8002b58:	06eb      	lsls	r3, r5, #27
 8002b5a:	f100 80ad 	bmi.w	8002cb8 <Vector1D4+0x1b8>
  if (sts & GINTSTS_OEPINT) {
 8002b5e:	032b      	lsls	r3, r5, #12
  src = otgp->DAINT;
 8002b60:	f8d7 4818 	ldr.w	r4, [r7, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 8002b64:	d51a      	bpl.n	8002b9c <Vector1D4+0x9c>
    if (src & (1 << 16))
 8002b66:	03e7      	lsls	r7, r4, #15
 8002b68:	f100 819a 	bmi.w	8002ea0 <Vector1D4+0x3a0>
    if (src & (1 << 17))
 8002b6c:	03a6      	lsls	r6, r4, #14
 8002b6e:	f100 8193 	bmi.w	8002e98 <Vector1D4+0x398>
    if (src & (1 << 18))
 8002b72:	0360      	lsls	r0, r4, #13
 8002b74:	f100 818c 	bmi.w	8002e90 <Vector1D4+0x390>
    if (src & (1 << 19))
 8002b78:	0321      	lsls	r1, r4, #12
 8002b7a:	f100 816d 	bmi.w	8002e58 <Vector1D4+0x358>
    if (src & (1 << 20))
 8002b7e:	02e2      	lsls	r2, r4, #11
 8002b80:	f100 8170 	bmi.w	8002e64 <Vector1D4+0x364>
    if (src & (1 << 21))
 8002b84:	02a3      	lsls	r3, r4, #10
 8002b86:	f100 8173 	bmi.w	8002e70 <Vector1D4+0x370>
    if (src & (1 << 22))
 8002b8a:	0267      	lsls	r7, r4, #9
 8002b8c:	f100 8176 	bmi.w	8002e7c <Vector1D4+0x37c>
    if (src & (1 << 23))
 8002b90:	0226      	lsls	r6, r4, #8
 8002b92:	f100 8179 	bmi.w	8002e88 <Vector1D4+0x388>
    if (src & (1 << 24))
 8002b96:	01e0      	lsls	r0, r4, #7
 8002b98:	f100 80f0 	bmi.w	8002d7c <Vector1D4+0x27c>
  if (sts & GINTSTS_IEPINT) {
 8002b9c:	0369      	lsls	r1, r5, #13
 8002b9e:	d51a      	bpl.n	8002bd6 <Vector1D4+0xd6>
    if (src & (1 << 0))
 8002ba0:	07e2      	lsls	r2, r4, #31
 8002ba2:	f100 812b 	bmi.w	8002dfc <Vector1D4+0x2fc>
    if (src & (1 << 1))
 8002ba6:	07a3      	lsls	r3, r4, #30
 8002ba8:	f100 812e 	bmi.w	8002e08 <Vector1D4+0x308>
    if (src & (1 << 2))
 8002bac:	0767      	lsls	r7, r4, #29
 8002bae:	f100 8131 	bmi.w	8002e14 <Vector1D4+0x314>
    if (src & (1 << 3))
 8002bb2:	0726      	lsls	r6, r4, #28
 8002bb4:	f100 8134 	bmi.w	8002e20 <Vector1D4+0x320>
    if (src & (1 << 4))
 8002bb8:	06e5      	lsls	r5, r4, #27
 8002bba:	f100 8137 	bmi.w	8002e2c <Vector1D4+0x32c>
    if (src & (1 << 5))
 8002bbe:	06a0      	lsls	r0, r4, #26
 8002bc0:	f100 813a 	bmi.w	8002e38 <Vector1D4+0x338>
    if (src & (1 << 6))
 8002bc4:	0661      	lsls	r1, r4, #25
 8002bc6:	f100 813d 	bmi.w	8002e44 <Vector1D4+0x344>
    if (src & (1 << 7))
 8002bca:	0622      	lsls	r2, r4, #24
 8002bcc:	f100 8140 	bmi.w	8002e50 <Vector1D4+0x350>
    if (src & (1 << 8))
 8002bd0:	05e3      	lsls	r3, r4, #23
 8002bd2:	f100 80da 	bmi.w	8002d8a <Vector1D4+0x28a>
  OSAL_IRQ_EPILOGUE();
 8002bd6:	4873      	ldr	r0, [pc, #460]	; (8002da4 <Vector1D4+0x2a4>)
 8002bd8:	f001 fdda 	bl	8004790 <__trace_isr_leave>
}
 8002bdc:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002be0:	f002 bbb6 	b.w	8005350 <__port_irq_epilogue>
    _usb_isr_invoke_sof_cb(usbp);
 8002be4:	6873      	ldr	r3, [r6, #4]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0b0      	beq.n	8002b4e <Vector1D4+0x4e>
 8002bec:	486c      	ldr	r0, [pc, #432]	; (8002da0 <Vector1D4+0x2a0>)
 8002bee:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 8002bf0:	02ec      	lsls	r4, r5, #11
 8002bf2:	d5ae      	bpl.n	8002b52 <Vector1D4+0x52>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002bf4:	2100      	movs	r1, #0
  stm32_otg_t *otgp = usbp->otg;
 8002bf6:	f8d6 b090 	ldr.w	fp, [r6, #144]	; 0x90
      _usb_isr_invoke_in_cb(usbp, ep);
 8002bfa:	f04f 0901 	mov.w	r9, #1
 8002bfe:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8002da0 <Vector1D4+0x2a0>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002c02:	460c      	mov	r4, r1
 8002c04:	e007      	b.n	8002c16 <Vector1D4+0x116>
 8002c06:	3401      	adds	r4, #1
 8002c08:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002c0c:	b2e4      	uxtb	r4, r4
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	429c      	cmp	r4, r3
 8002c12:	4621      	mov	r1, r4
 8002c14:	d89d      	bhi.n	8002b52 <Vector1D4+0x52>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002c16:	eb0b 1244 	add.w	r2, fp, r4, lsl #5
 8002c1a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002c1e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002c22:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c26:	d1ee      	bne.n	8002c06 <Vector1D4+0x106>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8002c28:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	daea      	bge.n	8002c06 <Vector1D4+0x106>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8002c30:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002c34:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 8002c38:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8002c3c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	dbfb      	blt.n	8002c3c <Vector1D4+0x13c>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002c44:	0189      	lsls	r1, r1, #6
 8002c46:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002c4a:	f041 0120 	orr.w	r1, r1, #32
 8002c4e:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002c50:	6913      	ldr	r3, [r2, #16]
 8002c52:	0699      	lsls	r1, r3, #26
 8002c54:	d4fc      	bmi.n	8002c50 <Vector1D4+0x150>
  chSysPolledDelayX(cycles);
 8002c56:	2012      	movs	r0, #18
 8002c58:	f001 fd02 	bl	8004660 <chSysPolledDelayX>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002c5c:	fa09 f104 	lsl.w	r1, r9, r4
 8002c60:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	8933      	ldrh	r3, [r6, #8]
 8002c6a:	ea23 0301 	bic.w	r3, r3, r1
 8002c6e:	8133      	strh	r3, [r6, #8]
 8002c70:	2a00      	cmp	r2, #0
 8002c72:	d0c8      	beq.n	8002c06 <Vector1D4+0x106>
 8002c74:	4621      	mov	r1, r4
 8002c76:	4650      	mov	r0, sl
 8002c78:	4790      	blx	r2
 8002c7a:	e7c4      	b.n	8002c06 <Vector1D4+0x106>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8002c7c:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 8002c80:	0798      	lsls	r0, r3, #30
 8002c82:	d005      	beq.n	8002c90 <Vector1D4+0x190>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002c84:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 8002c88:	f023 0303 	bic.w	r3, r3, #3
 8002c8c:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002c90:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002c94:	4842      	ldr	r0, [pc, #264]	; (8002da0 <Vector1D4+0x2a0>)
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002c96:	f023 0301 	bic.w	r3, r3, #1
 8002c9a:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002c9e:	f7fe fa67 	bl	8001170 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 8002ca2:	0529      	lsls	r1, r5, #20
 8002ca4:	f57f af42 	bpl.w	8002b2c <Vector1D4+0x2c>
    otg_disable_ep(usbp);
 8002ca8:	e9d6 0124 	ldrd	r0, r1, [r6, #144]	; 0x90
 8002cac:	f7ff fcc0 	bl	8002630 <otg_disable_ep.isra.0>
    _usb_suspend(usbp);
 8002cb0:	483b      	ldr	r0, [pc, #236]	; (8002da0 <Vector1D4+0x2a0>)
 8002cb2:	f7fe fa4d 	bl	8001150 <_usb_suspend>
 8002cb6:	e739      	b.n	8002b2c <Vector1D4+0x2c>
  sts = usbp->otg->GRXSTSP;
 8002cb8:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
 8002cbc:	6a0b      	ldr	r3, [r1, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002cbe:	f403 10f0 	and.w	r0, r3, #1966080	; 0x1e0000
  cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
 8002cc2:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8002cc6:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002cca:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002cce:	d06b      	beq.n	8002da8 <Vector1D4+0x2a8>
 8002cd0:	f5b0 2f40 	cmp.w	r0, #786432	; 0xc0000
 8002cd4:	f47f af43 	bne.w	8002b5e <Vector1D4+0x5e>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8002cd8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	6a18      	ldr	r0, [r3, #32]
  while (i < n) {
 8002ce0:	2a00      	cmp	r2, #0
 8002ce2:	f43f af3c 	beq.w	8002b5e <Vector1D4+0x5e>
      w = *fifop;
 8002ce6:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
  size_t i = 0;
 8002cea:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002cec:	079e      	lsls	r6, r3, #30
      *buf++ = (uint8_t)w;
 8002cee:	4601      	mov	r1, r0
    if ((i & 3) == 0) {
 8002cf0:	d101      	bne.n	8002cf6 <Vector1D4+0x1f6>
      w = *fifop;
 8002cf2:	f8d4 8000 	ldr.w	r8, [r4]
    if (i < max) {
 8002cf6:	2b07      	cmp	r3, #7
    i++;
 8002cf8:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002cfc:	d804      	bhi.n	8002d08 <Vector1D4+0x208>
      *buf++ = (uint8_t)w;
 8002cfe:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002d02:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002d06:	4608      	mov	r0, r1
  while (i < n) {
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d1ef      	bne.n	8002cec <Vector1D4+0x1ec>
 8002d0c:	e727      	b.n	8002b5e <Vector1D4+0x5e>
  stm32_otg_t *otgp = usbp->otg;
 8002d0e:	f8d6 9090 	ldr.w	r9, [r6, #144]	; 0x90
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002d12:	2400      	movs	r4, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 8002d14:	f04f 0a01 	mov.w	sl, #1
 8002d18:	f8df b084 	ldr.w	fp, [pc, #132]	; 8002da0 <Vector1D4+0x2a0>
 8002d1c:	e007      	b.n	8002d2e <Vector1D4+0x22e>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002d1e:	3401      	adds	r4, #1
 8002d20:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002d24:	b2e4      	uxtb	r4, r4
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	429c      	cmp	r4, r3
 8002d2a:	f63f af15 	bhi.w	8002b58 <Vector1D4+0x58>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8002d2e:	eb09 1244 	add.w	r2, r9, r4, lsl #5
 8002d32:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002d36:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002d3a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d3e:	d1ee      	bne.n	8002d1e <Vector1D4+0x21e>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 8002d40:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
      _usb_isr_invoke_out_cb(usbp, ep);
 8002d44:	fa0a f104 	lsl.w	r1, sl, r4
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	dae8      	bge.n	8002d1e <Vector1D4+0x21e>
      _usb_isr_invoke_out_cb(usbp, ep);
 8002d4c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	68da      	ldr	r2, [r3, #12]
 8002d54:	8973      	ldrh	r3, [r6, #10]
 8002d56:	ea23 0301 	bic.w	r3, r3, r1
 8002d5a:	8173      	strh	r3, [r6, #10]
 8002d5c:	2a00      	cmp	r2, #0
 8002d5e:	d0de      	beq.n	8002d1e <Vector1D4+0x21e>
 8002d60:	4621      	mov	r1, r4
 8002d62:	4658      	mov	r0, fp
 8002d64:	4790      	blx	r2
 8002d66:	e7da      	b.n	8002d1e <Vector1D4+0x21e>
    _usb_reset(usbp);
 8002d68:	4630      	mov	r0, r6
 8002d6a:	f7fe f9d1 	bl	8001110 <_usb_reset>
  OSAL_IRQ_EPILOGUE();
 8002d6e:	480d      	ldr	r0, [pc, #52]	; (8002da4 <Vector1D4+0x2a4>)
 8002d70:	f001 fd0e 	bl	8004790 <__trace_isr_leave>
}
 8002d74:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002d78:	f002 baea 	b.w	8005350 <__port_irq_epilogue>
      otg_epout_handler(usbp, 8);
 8002d7c:	2008      	movs	r0, #8
 8002d7e:	f7ff fd8f 	bl	80028a0 <otg_epout_handler.constprop.0>
  if (sts & GINTSTS_IEPINT) {
 8002d82:	0369      	lsls	r1, r5, #13
 8002d84:	f57f af27 	bpl.w	8002bd6 <Vector1D4+0xd6>
 8002d88:	e70a      	b.n	8002ba0 <Vector1D4+0xa0>
      otg_epin_handler(usbp, 8);
 8002d8a:	2008      	movs	r0, #8
 8002d8c:	f7ff fe30 	bl	80029f0 <otg_epin_handler.constprop.0>
  OSAL_IRQ_EPILOGUE();
 8002d90:	4804      	ldr	r0, [pc, #16]	; (8002da4 <Vector1D4+0x2a4>)
 8002d92:	f001 fcfd 	bl	8004790 <__trace_isr_leave>
}
 8002d96:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002d9a:	f002 bad9 	b.w	8005350 <__port_irq_epilogue>
 8002d9e:	bf00      	nop
 8002da0:	24000540 	.word	0x24000540
 8002da4:	08005a98 	.word	0x08005a98
                            usbp->epc[ep]->out_state->rxbuf,
 8002da8:	1c98      	adds	r0, r3, #2
 8002daa:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8002db2:	e9d3 4900 	ldrd	r4, r9, [r3]
 8002db6:	eba4 0e09 	sub.w	lr, r4, r9
 8002dba:	689c      	ldr	r4, [r3, #8]
  while (i < n) {
 8002dbc:	b1ca      	cbz	r2, 8002df2 <Vector1D4+0x2f2>
      w = *fifop;
 8002dbe:	f501 5c80 	add.w	ip, r1, #4096	; 0x1000
  size_t i = 0;
 8002dc2:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002dc4:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002dc8:	4621      	mov	r1, r4
    if ((i & 3) == 0) {
 8002dca:	d101      	bne.n	8002dd0 <Vector1D4+0x2d0>
      w = *fifop;
 8002dcc:	f8dc 8000 	ldr.w	r8, [ip]
    if (i < max) {
 8002dd0:	459e      	cmp	lr, r3
    i++;
 8002dd2:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002dd6:	d904      	bls.n	8002de2 <Vector1D4+0x2e2>
      *buf++ = (uint8_t)w;
 8002dd8:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002ddc:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002de0:	460c      	mov	r4, r1
  while (i < n) {
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d1ee      	bne.n	8002dc4 <Vector1D4+0x2c4>
    usbp->epc[ep]->out_state->rxbuf += cnt;
 8002de6:	eb06 0680 	add.w	r6, r6, r0, lsl #2
 8002dea:	6873      	ldr	r3, [r6, #4]
 8002dec:	699b      	ldr	r3, [r3, #24]
    usbp->epc[ep]->out_state->rxcnt += cnt;
 8002dee:	e9d3 9401 	ldrd	r9, r4, [r3, #4]
    usbp->epc[ep]->out_state->rxbuf += cnt;
 8002df2:	4414      	add	r4, r2
    usbp->epc[ep]->out_state->rxcnt += cnt;
 8002df4:	444a      	add	r2, r9
 8002df6:	e9c3 2401 	strd	r2, r4, [r3, #4]
    break;
 8002dfa:	e6b0      	b.n	8002b5e <Vector1D4+0x5e>
      otg_epin_handler(usbp, 0);
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f7ff fdf7 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 1))
 8002e02:	07a3      	lsls	r3, r4, #30
 8002e04:	f57f aed2 	bpl.w	8002bac <Vector1D4+0xac>
      otg_epin_handler(usbp, 1);
 8002e08:	2001      	movs	r0, #1
 8002e0a:	f7ff fdf1 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 2))
 8002e0e:	0767      	lsls	r7, r4, #29
 8002e10:	f57f aecf 	bpl.w	8002bb2 <Vector1D4+0xb2>
      otg_epin_handler(usbp, 2);
 8002e14:	2002      	movs	r0, #2
 8002e16:	f7ff fdeb 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 3))
 8002e1a:	0726      	lsls	r6, r4, #28
 8002e1c:	f57f aecc 	bpl.w	8002bb8 <Vector1D4+0xb8>
      otg_epin_handler(usbp, 3);
 8002e20:	2003      	movs	r0, #3
 8002e22:	f7ff fde5 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 4))
 8002e26:	06e5      	lsls	r5, r4, #27
 8002e28:	f57f aec9 	bpl.w	8002bbe <Vector1D4+0xbe>
      otg_epin_handler(usbp, 4);
 8002e2c:	2004      	movs	r0, #4
 8002e2e:	f7ff fddf 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 5))
 8002e32:	06a0      	lsls	r0, r4, #26
 8002e34:	f57f aec6 	bpl.w	8002bc4 <Vector1D4+0xc4>
      otg_epin_handler(usbp, 5);
 8002e38:	2005      	movs	r0, #5
 8002e3a:	f7ff fdd9 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 6))
 8002e3e:	0661      	lsls	r1, r4, #25
 8002e40:	f57f aec3 	bpl.w	8002bca <Vector1D4+0xca>
      otg_epin_handler(usbp, 6);
 8002e44:	2006      	movs	r0, #6
 8002e46:	f7ff fdd3 	bl	80029f0 <otg_epin_handler.constprop.0>
    if (src & (1 << 7))
 8002e4a:	0622      	lsls	r2, r4, #24
 8002e4c:	f57f aec0 	bpl.w	8002bd0 <Vector1D4+0xd0>
      otg_epin_handler(usbp, 7);
 8002e50:	2007      	movs	r0, #7
 8002e52:	f7ff fdcd 	bl	80029f0 <otg_epin_handler.constprop.0>
 8002e56:	e6bb      	b.n	8002bd0 <Vector1D4+0xd0>
      otg_epout_handler(usbp, 3);
 8002e58:	2003      	movs	r0, #3
 8002e5a:	f7ff fd21 	bl	80028a0 <otg_epout_handler.constprop.0>
    if (src & (1 << 20))
 8002e5e:	02e2      	lsls	r2, r4, #11
 8002e60:	f57f ae90 	bpl.w	8002b84 <Vector1D4+0x84>
      otg_epout_handler(usbp, 4);
 8002e64:	2004      	movs	r0, #4
 8002e66:	f7ff fd1b 	bl	80028a0 <otg_epout_handler.constprop.0>
    if (src & (1 << 21))
 8002e6a:	02a3      	lsls	r3, r4, #10
 8002e6c:	f57f ae8d 	bpl.w	8002b8a <Vector1D4+0x8a>
      otg_epout_handler(usbp, 5);
 8002e70:	2005      	movs	r0, #5
 8002e72:	f7ff fd15 	bl	80028a0 <otg_epout_handler.constprop.0>
    if (src & (1 << 22))
 8002e76:	0267      	lsls	r7, r4, #9
 8002e78:	f57f ae8a 	bpl.w	8002b90 <Vector1D4+0x90>
      otg_epout_handler(usbp, 6);
 8002e7c:	2006      	movs	r0, #6
 8002e7e:	f7ff fd0f 	bl	80028a0 <otg_epout_handler.constprop.0>
    if (src & (1 << 23))
 8002e82:	0226      	lsls	r6, r4, #8
 8002e84:	f57f ae87 	bpl.w	8002b96 <Vector1D4+0x96>
      otg_epout_handler(usbp, 7);
 8002e88:	2007      	movs	r0, #7
 8002e8a:	f7ff fd09 	bl	80028a0 <otg_epout_handler.constprop.0>
 8002e8e:	e682      	b.n	8002b96 <Vector1D4+0x96>
      otg_epout_handler(usbp, 2);
 8002e90:	2002      	movs	r0, #2
 8002e92:	f7ff fd05 	bl	80028a0 <otg_epout_handler.constprop.0>
 8002e96:	e66f      	b.n	8002b78 <Vector1D4+0x78>
      otg_epout_handler(usbp, 1);
 8002e98:	2001      	movs	r0, #1
 8002e9a:	f7ff fd01 	bl	80028a0 <otg_epout_handler.constprop.0>
 8002e9e:	e668      	b.n	8002b72 <Vector1D4+0x72>
      otg_epout_handler(usbp, 0);
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f7ff fcfd 	bl	80028a0 <otg_epout_handler.constprop.0>
 8002ea6:	e661      	b.n	8002b6c <Vector1D4+0x6c>
	...

08002eb0 <usb_lld_stall_out>:
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8002eb0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002eb4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002eb8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8002ebc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ec0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
	...

08002ed0 <usb_lld_stall_in>:
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8002ed0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002ed4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002ed8:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002edc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ee0:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
	...

08002ef0 <usb_lld_clear_out>:
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8002ef0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002ef4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002ef8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8002efc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002f00:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
	...

08002f10 <usb_lld_clear_in>:
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8002f10:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002f14:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002f18:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002f1c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002f20:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
	...

08002f30 <sdc_lld_collect_errors>:
 * @notapi
 */
static void sdc_lld_collect_errors(SDCDriver *sdcp, uint32_t sta) {
  uint32_t errors = SDC_NO_ERROR;

  if (sta & SDMMC_STA_CCRCFAIL)
 8002f30:	f001 0301 	and.w	r3, r1, #1
    errors |= SDC_CMD_CRC_ERROR;
  if (sta & SDMMC_STA_DCRCFAIL)
 8002f34:	078a      	lsls	r2, r1, #30
    errors |= SDC_DATA_CRC_ERROR;
 8002f36:	bf48      	it	mi
 8002f38:	f043 0302 	orrmi.w	r3, r3, #2
  if (sta & SDMMC_STA_CTIMEOUT)
 8002f3c:	074a      	lsls	r2, r1, #29
    errors |= SDC_COMMAND_TIMEOUT;
 8002f3e:	bf48      	it	mi
 8002f40:	f043 0308 	orrmi.w	r3, r3, #8
  if (sta & SDMMC_STA_DTIMEOUT)
 8002f44:	070a      	lsls	r2, r1, #28
    errors |= SDC_DATA_TIMEOUT;
 8002f46:	bf48      	it	mi
 8002f48:	f043 0304 	orrmi.w	r3, r3, #4
  if (sta & SDMMC_STA_TXUNDERR)
 8002f4c:	06ca      	lsls	r2, r1, #27
    errors |= SDC_TX_UNDERRUN;
 8002f4e:	bf48      	it	mi
 8002f50:	f043 0310 	orrmi.w	r3, r3, #16
  if (sta & SDMMC_STA_RXOVERR)
 8002f54:	068a      	lsls	r2, r1, #26
    errors |= SDC_RX_OVERRUN;
/*  if (sta & SDMMC_STA_STBITERR)
    errors |= SDC_STARTBIT_ERROR;*/

  sdcp->errors |= errors;
 8002f56:	6b42      	ldr	r2, [r0, #52]	; 0x34
    errors |= SDC_RX_OVERRUN;
 8002f58:	bf48      	it	mi
 8002f5a:	f043 0320 	orrmi.w	r3, r3, #32
  sdcp->errors |= errors;
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	6342      	str	r2, [r0, #52]	; 0x34
}
 8002f62:	4770      	bx	lr
	...

08002f70 <sdc_lld_wait_transaction_end>:
                                         uint32_t *resp) {
 8002f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f72:	2330      	movs	r3, #48	; 0x30
 8002f74:	4605      	mov	r5, r0
 8002f76:	460f      	mov	r7, r1
 8002f78:	4616      	mov	r6, r2
 8002f7a:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0)
 8002f7e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002f80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f82:	b9a3      	cbnz	r3, 8002fae <sdc_lld_wait_transaction_end+0x3e>
  sdcp->sdmmc->IDMACTRL = 0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0;
 8002f88:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0;
 8002f8a:	62e3      	str	r3, [r4, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0) {
 8002f8c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002f8e:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8002f92:	d008      	beq.n	8002fa6 <sdc_lld_wait_transaction_end+0x36>
  sdcp->sdmmc->ICR      = SDMMC_ICR_ALL_FLAGS;
 8002f94:	f04f 32ff 	mov.w	r2, #4294967295
 8002f98:	63a2      	str	r2, [r4, #56]	; 0x38
 8002f9a:	f383 8811 	msr	BASEPRI, r3
  if (n > 1)
 8002f9e:	2f01      	cmp	r7, #1
 8002fa0:	d80c      	bhi.n	8002fbc <sdc_lld_wait_transaction_end+0x4c>
  return HAL_SUCCESS;
 8002fa2:	4618      	mov	r0, r3
}
 8002fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fa6:	f380 8811 	msr	BASEPRI, r0
    return HAL_FAILED;
 8002faa:	2001      	movs	r0, #1
}
 8002fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8002fae:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb2:	3040      	adds	r0, #64	; 0x40
 8002fb4:	f001 ff84 	bl	8004ec0 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0;
 8002fb8:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002fba:	e7e3      	b.n	8002f84 <sdc_lld_wait_transaction_end+0x14>
 */
bool sdc_lld_send_cmd_short_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                                uint32_t *resp) {
  uint32_t sta;

  sdcp->sdmmc->ARG = arg;
 8002fbc:	6c6a      	ldr	r2, [r5, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002fbe:	f241 110c 	movw	r1, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 8002fc2:	6093      	str	r3, [r2, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002fc4:	60d1      	str	r1, [r2, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002fc6:	6b51      	ldr	r1, [r2, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 8002fc8:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002fcc:	d0fb      	beq.n	8002fc6 <sdc_lld_wait_transaction_end+0x56>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002fce:	6393      	str	r3, [r2, #56]	; 0x38
                            SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8002fd0:	f011 0305 	ands.w	r3, r1, #5
 8002fd4:	d103      	bne.n	8002fde <sdc_lld_wait_transaction_end+0x6e>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  *resp = sdcp->sdmmc->RESP1;
 8002fd6:	6952      	ldr	r2, [r2, #20]
  return HAL_SUCCESS;
 8002fd8:	4618      	mov	r0, r3
  *resp = sdcp->sdmmc->RESP1;
 8002fda:	6032      	str	r2, [r6, #0]
}
 8002fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002fde:	4628      	mov	r0, r5
 8002fe0:	f7ff ffa6 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002fe4:	2001      	movs	r0, #1
}
 8002fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ff0 <sdc_lld_write_aligned.part.0>:
 * @retval HAL_SUCCESS  operation succeeded.
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_write_aligned(SDCDriver *sdcp, uint32_t startblk,
 8002ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Checks for errors and waits for the card to be ready for writing.*/
  if (_sdc_wait_for_transfer_state(sdcp))
    return HAL_FAILED;

  /* Setting up data transfer.*/
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002ff2:	6c44      	ldr	r4, [r0, #68]	; 0x44
bool sdc_lld_write_aligned(SDCDriver *sdcp, uint32_t startblk,
 8002ff4:	4606      	mov	r6, r0
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002ff6:	f04f 30ff 	mov.w	r0, #4294967295

  /* Prepares IDMA.*/
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;

  if (sdc_lld_prepare_write(sdcp, startblk, blocks, sdcp->resp) == true)
 8002ffa:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002ffc:	63a0      	str	r0, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8002ffe:	f44f 708d 	mov.w	r0, #282	; 0x11a
 8003002:	63e0      	str	r0, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8003004:	0258      	lsls	r0, r3, #9
 8003006:	62a0      	str	r0, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DBLOCKSIZE_3 |
 8003008:	2090      	movs	r0, #144	; 0x90
 800300a:	62e0      	str	r0, [r4, #44]	; 0x2c
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 800300c:	65a2      	str	r2, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 800300e:	2201      	movs	r2, #1
 8003010:	6522      	str	r2, [r4, #80]	; 0x50
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 8003012:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8003014:	06d2      	lsls	r2, r2, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8003016:	bf58      	it	pl
 8003018:	0249      	lslpl	r1, r1, #9
  if (n > 1) {
 800301a:	2b01      	cmp	r3, #1
  sdcp->sdmmc->ARG = arg;
 800301c:	60a1      	str	r1, [r4, #8]
  if (n > 1) {
 800301e:	d919      	bls.n	8003054 <sdc_lld_write_aligned.part.0+0x64>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003020:	f241 1259 	movw	r2, #4441	; 0x1159
 8003024:	60e2      	str	r2, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003026:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 8003028:	f011 0045 	ands.w	r0, r1, #69	; 0x45
 800302c:	d0fb      	beq.n	8003026 <sdc_lld_write_aligned.part.0+0x36>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 800302e:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003032:	63a0      	str	r0, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003034:	d12f      	bne.n	8003096 <sdc_lld_write_aligned.part.0+0xa6>
  *resp = sdcp->sdmmc->RESP1;
 8003036:	6961      	ldr	r1, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 8003038:	4a2f      	ldr	r2, [pc, #188]	; (80030f8 <sdc_lld_write_aligned.part.0+0x108>)
  *resp = sdcp->sdmmc->RESP1;
 800303a:	6039      	str	r1, [r7, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 800303c:	400a      	ands	r2, r1
 800303e:	bb6a      	cbnz	r2, 800309c <sdc_lld_write_aligned.part.0+0xac>
    goto error;

  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003040:	463a      	mov	r2, r7
 8003042:	4619      	mov	r1, r3
 8003044:	4630      	mov	r0, r6
 8003046:	f7ff ff93 	bl	8002f70 <sdc_lld_wait_transaction_end>
 800304a:	2800      	cmp	r0, #0
 800304c:	d150      	bne.n	80030f0 <sdc_lld_write_aligned.part.0+0x100>
    goto error;

  return HAL_SUCCESS;
 800304e:	2500      	movs	r5, #0

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 8003050:	4628      	mov	r0, r5
 8003052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003054:	f241 1258 	movw	r2, #4440	; 0x1158
 8003058:	60e2      	str	r2, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800305a:	6b65      	ldr	r5, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 800305c:	f015 0145 	ands.w	r1, r5, #69	; 0x45
 8003060:	d0fb      	beq.n	800305a <sdc_lld_write_aligned.part.0+0x6a>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003062:	f015 0f05 	tst.w	r5, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003066:	63a1      	str	r1, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003068:	d130      	bne.n	80030cc <sdc_lld_write_aligned.part.0+0xdc>
  *resp = sdcp->sdmmc->RESP1;
 800306a:	6961      	ldr	r1, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 800306c:	4a22      	ldr	r2, [pc, #136]	; (80030f8 <sdc_lld_write_aligned.part.0+0x108>)
  *resp = sdcp->sdmmc->RESP1;
 800306e:	6039      	str	r1, [r7, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 8003070:	400a      	ands	r2, r1
 8003072:	bb7a      	cbnz	r2, 80030d4 <sdc_lld_write_aligned.part.0+0xe4>
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003074:	463a      	mov	r2, r7
 8003076:	4619      	mov	r1, r3
 8003078:	4630      	mov	r0, r6
 800307a:	f7ff ff79 	bl	8002f70 <sdc_lld_wait_transaction_end>
 800307e:	4605      	mov	r5, r0
 8003080:	2800      	cmp	r0, #0
 8003082:	d0e4      	beq.n	800304e <sdc_lld_write_aligned.part.0+0x5e>
  uint32_t sta = sdcp->sdmmc->STA;
 8003084:	6c73      	ldr	r3, [r6, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003086:	4630      	mov	r0, r6
  uint32_t sta = sdcp->sdmmc->STA;
 8003088:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  sta = sdcp->sdmmc->STA;
 800308a:	6b59      	ldr	r1, [r3, #52]	; 0x34
  sdcp->sdmmc->ICR = sta;
 800308c:	6399      	str	r1, [r3, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 800308e:	f7ff ff4f 	bl	8002f30 <sdc_lld_collect_errors>
}
 8003092:	4628      	mov	r0, r5
 8003094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003096:	4630      	mov	r0, r6
 8003098:	f7ff ff4a 	bl	8002f30 <sdc_lld_collect_errors>
  uint32_t sta = sdcp->sdmmc->STA;
 800309c:	6b63      	ldr	r3, [r4, #52]	; 0x34
  sdc_lld_collect_errors(sdcp, sta);
 800309e:	4630      	mov	r0, r6
  sta = sdcp->sdmmc->STA;
 80030a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR = sta;
 80030a2:	63a1      	str	r1, [r4, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 80030a4:	f7ff ff44 	bl	8002f30 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 80030a8:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80030aa:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80030ae:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80030b0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80030b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 80030b4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80030b8:	d0fb      	beq.n	80030b2 <sdc_lld_write_aligned.part.0+0xc2>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 80030ba:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80030be:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 80030c0:	d111      	bne.n	80030e6 <sdc_lld_write_aligned.part.0+0xf6>
  *resp = sdcp->sdmmc->RESP1;
 80030c2:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 80030c4:	2501      	movs	r5, #1
  *resp = sdcp->sdmmc->RESP1;
 80030c6:	603b      	str	r3, [r7, #0]
}
 80030c8:	4628      	mov	r0, r5
 80030ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80030cc:	4629      	mov	r1, r5
 80030ce:	4630      	mov	r0, r6
 80030d0:	f7ff ff2e 	bl	8002f30 <sdc_lld_collect_errors>
  uint32_t sta = sdcp->sdmmc->STA;
 80030d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
  return HAL_FAILED;
 80030d6:	2501      	movs	r5, #1
  sta = sdcp->sdmmc->STA;
 80030d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdc_lld_collect_errors(sdcp, sta);
 80030da:	4630      	mov	r0, r6
  sdcp->sdmmc->ICR = sta;
 80030dc:	63a1      	str	r1, [r4, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 80030de:	f7ff ff27 	bl	8002f30 <sdc_lld_collect_errors>
}
 80030e2:	4628      	mov	r0, r5
 80030e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80030e6:	4630      	mov	r0, r6
  return HAL_FAILED;
 80030e8:	2501      	movs	r5, #1
    sdc_lld_collect_errors(sdcp, sta);
 80030ea:	f7ff ff21 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80030ee:	e7af      	b.n	8003050 <sdc_lld_write_aligned.part.0+0x60>
  uint32_t sta = sdcp->sdmmc->STA;
 80030f0:	6c74      	ldr	r4, [r6, #68]	; 0x44
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 80030f2:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 80030f4:	e7d2      	b.n	800309c <sdc_lld_write_aligned.part.0+0xac>
 80030f6:	bf00      	nop
 80030f8:	fdffe008 	.word	0xfdffe008
 80030fc:	00000000 	.word	0x00000000

08003100 <sdc_lld_read_aligned.part.0>:
bool sdc_lld_read_aligned(SDCDriver *sdcp, uint32_t startblk,
 8003100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8003102:	6c44      	ldr	r4, [r0, #68]	; 0x44
bool sdc_lld_read_aligned(SDCDriver *sdcp, uint32_t startblk,
 8003104:	4606      	mov	r6, r0
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8003106:	f04f 30ff 	mov.w	r0, #4294967295
  if (sdc_lld_prepare_read(sdcp, startblk, blocks, sdcp->resp) == true)
 800310a:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800310c:	63a0      	str	r0, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 800310e:	f44f 7095 	mov.w	r0, #298	; 0x12a
 8003112:	63e0      	str	r0, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8003114:	0258      	lsls	r0, r3, #9
 8003116:	62a0      	str	r0, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8003118:	2092      	movs	r0, #146	; 0x92
 800311a:	62e0      	str	r0, [r4, #44]	; 0x2c
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 800311c:	65a2      	str	r2, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 800311e:	2201      	movs	r2, #1
 8003120:	6522      	str	r2, [r4, #80]	; 0x50
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 8003122:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8003124:	06d2      	lsls	r2, r2, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8003126:	bf58      	it	pl
 8003128:	0249      	lslpl	r1, r1, #9
  if (n > 1) {
 800312a:	2b01      	cmp	r3, #1
  sdcp->sdmmc->ARG = arg;
 800312c:	60a1      	str	r1, [r4, #8]
  if (n > 1) {
 800312e:	d919      	bls.n	8003164 <sdc_lld_read_aligned.part.0+0x64>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003130:	f241 1252 	movw	r2, #4434	; 0x1152
 8003134:	60e2      	str	r2, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003136:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 8003138:	f011 0045 	ands.w	r0, r1, #69	; 0x45
 800313c:	d0fb      	beq.n	8003136 <sdc_lld_read_aligned.part.0+0x36>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 800313e:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003142:	63a0      	str	r0, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003144:	d12f      	bne.n	80031a6 <sdc_lld_read_aligned.part.0+0xa6>
  *resp = sdcp->sdmmc->RESP1;
 8003146:	6961      	ldr	r1, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 8003148:	4a2f      	ldr	r2, [pc, #188]	; (8003208 <sdc_lld_read_aligned.part.0+0x108>)
  *resp = sdcp->sdmmc->RESP1;
 800314a:	6039      	str	r1, [r7, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 800314c:	400a      	ands	r2, r1
 800314e:	bb6a      	cbnz	r2, 80031ac <sdc_lld_read_aligned.part.0+0xac>
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003150:	463a      	mov	r2, r7
 8003152:	4619      	mov	r1, r3
 8003154:	4630      	mov	r0, r6
 8003156:	f7ff ff0b 	bl	8002f70 <sdc_lld_wait_transaction_end>
 800315a:	2800      	cmp	r0, #0
 800315c:	d150      	bne.n	8003200 <sdc_lld_read_aligned.part.0+0x100>
  return HAL_SUCCESS;
 800315e:	2500      	movs	r5, #0
}
 8003160:	4628      	mov	r0, r5
 8003162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003164:	f241 1251 	movw	r2, #4433	; 0x1151
 8003168:	60e2      	str	r2, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800316a:	6b65      	ldr	r5, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 800316c:	f015 0145 	ands.w	r1, r5, #69	; 0x45
 8003170:	d0fb      	beq.n	800316a <sdc_lld_read_aligned.part.0+0x6a>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003172:	f015 0f05 	tst.w	r5, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003176:	63a1      	str	r1, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003178:	d130      	bne.n	80031dc <sdc_lld_read_aligned.part.0+0xdc>
  *resp = sdcp->sdmmc->RESP1;
 800317a:	6961      	ldr	r1, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 800317c:	4a22      	ldr	r2, [pc, #136]	; (8003208 <sdc_lld_read_aligned.part.0+0x108>)
  *resp = sdcp->sdmmc->RESP1;
 800317e:	6039      	str	r1, [r7, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0]))
 8003180:	400a      	ands	r2, r1
 8003182:	bb7a      	cbnz	r2, 80031e4 <sdc_lld_read_aligned.part.0+0xe4>
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003184:	463a      	mov	r2, r7
 8003186:	4619      	mov	r1, r3
 8003188:	4630      	mov	r0, r6
 800318a:	f7ff fef1 	bl	8002f70 <sdc_lld_wait_transaction_end>
 800318e:	4605      	mov	r5, r0
 8003190:	2800      	cmp	r0, #0
 8003192:	d0e4      	beq.n	800315e <sdc_lld_read_aligned.part.0+0x5e>
  uint32_t sta = sdcp->sdmmc->STA;
 8003194:	6c73      	ldr	r3, [r6, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003196:	4630      	mov	r0, r6
  uint32_t sta = sdcp->sdmmc->STA;
 8003198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  sta = sdcp->sdmmc->STA;
 800319a:	6b59      	ldr	r1, [r3, #52]	; 0x34
  sdcp->sdmmc->ICR = sta;
 800319c:	6399      	str	r1, [r3, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 800319e:	f7ff fec7 	bl	8002f30 <sdc_lld_collect_errors>
}
 80031a2:	4628      	mov	r0, r5
 80031a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80031a6:	4630      	mov	r0, r6
 80031a8:	f7ff fec2 	bl	8002f30 <sdc_lld_collect_errors>
  uint32_t sta = sdcp->sdmmc->STA;
 80031ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
  sdc_lld_collect_errors(sdcp, sta);
 80031ae:	4630      	mov	r0, r6
  sta = sdcp->sdmmc->STA;
 80031b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR = sta;
 80031b2:	63a1      	str	r1, [r4, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 80031b4:	f7ff febc 	bl	8002f30 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 80031b8:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80031ba:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80031be:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80031c0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80031c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 80031c4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80031c8:	d0fb      	beq.n	80031c2 <sdc_lld_read_aligned.part.0+0xc2>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 80031ca:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80031ce:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 80031d0:	d111      	bne.n	80031f6 <sdc_lld_read_aligned.part.0+0xf6>
  *resp = sdcp->sdmmc->RESP1;
 80031d2:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 80031d4:	2501      	movs	r5, #1
  *resp = sdcp->sdmmc->RESP1;
 80031d6:	603b      	str	r3, [r7, #0]
}
 80031d8:	4628      	mov	r0, r5
 80031da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80031dc:	4629      	mov	r1, r5
 80031de:	4630      	mov	r0, r6
 80031e0:	f7ff fea6 	bl	8002f30 <sdc_lld_collect_errors>
  uint32_t sta = sdcp->sdmmc->STA;
 80031e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
  return HAL_FAILED;
 80031e6:	2501      	movs	r5, #1
  sta = sdcp->sdmmc->STA;
 80031e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdc_lld_collect_errors(sdcp, sta);
 80031ea:	4630      	mov	r0, r6
  sdcp->sdmmc->ICR = sta;
 80031ec:	63a1      	str	r1, [r4, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 80031ee:	f7ff fe9f 	bl	8002f30 <sdc_lld_collect_errors>
}
 80031f2:	4628      	mov	r0, r5
 80031f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80031f6:	4630      	mov	r0, r6
  return HAL_FAILED;
 80031f8:	2501      	movs	r5, #1
    sdc_lld_collect_errors(sdcp, sta);
 80031fa:	f7ff fe99 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80031fe:	e7af      	b.n	8003160 <sdc_lld_read_aligned.part.0+0x60>
  uint32_t sta = sdcp->sdmmc->STA;
 8003200:	6c74      	ldr	r4, [r6, #68]	; 0x44
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 8003202:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 8003204:	e7d2      	b.n	80031ac <sdc_lld_read_aligned.part.0+0xac>
 8003206:	bf00      	nop
 8003208:	fdffe008 	.word	0xfdffe008
 800320c:	00000000 	.word	0x00000000

08003210 <sdc_lld_init>:
void sdc_lld_init(void) {
 8003210:	b510      	push	{r4, lr}
  sdcObjectInit(&SDCD1);
 8003212:	4c07      	ldr	r4, [pc, #28]	; (8003230 <sdc_lld_init+0x20>)
 8003214:	4620      	mov	r0, r4
 8003216:	f7fd fe83 	bl	8000f20 <sdcObjectInit>
  SDCD1.thread  = NULL;
 800321a:	2300      	movs	r3, #0
  SDCD1.sdmmc   = SDMMC1;
 800321c:	4805      	ldr	r0, [pc, #20]	; (8003234 <sdc_lld_init+0x24>)
  SDCD1.buf     = __nocache_sd1_buf;
 800321e:	4906      	ldr	r1, [pc, #24]	; (8003238 <sdc_lld_init+0x28>)
  SDCD1.resp    = __nocache_sd1_wbuf;
 8003220:	4a06      	ldr	r2, [pc, #24]	; (800323c <sdc_lld_init+0x2c>)
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 8003222:	64a3      	str	r3, [r4, #72]	; 0x48
  SDCD1.buf     = __nocache_sd1_buf;
 8003224:	63e1      	str	r1, [r4, #60]	; 0x3c
  SDCD1.resp    = __nocache_sd1_wbuf;
 8003226:	64e2      	str	r2, [r4, #76]	; 0x4c
  SDCD1.sdmmc   = SDMMC1;
 8003228:	e9c4 3010 	strd	r3, r0, [r4, #64]	; 0x40
}
 800322c:	bd10      	pop	{r4, pc}
 800322e:	bf00      	nop
 8003230:	240005f4 	.word	0x240005f4
 8003234:	52007000 	.word	0x52007000
 8003238:	30040000 	.word	0x30040000
 800323c:	30040200 	.word	0x30040200

08003240 <sdc_lld_start_clk>:
  if (f >= sdcp->clkfreq) {
 8003240:	4b0a      	ldr	r3, [pc, #40]	; (800326c <sdc_lld_start_clk+0x2c>)
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000);
 8003242:	e9d0 2111 	ldrd	r2, r1, [r0, #68]	; 0x44
  if (f >= sdcp->clkfreq) {
 8003246:	4299      	cmp	r1, r3
 8003248:	d90e      	bls.n	8003268 <sdc_lld_start_clk+0x28>
  return (sdcp->clkfreq + (f * 2) - 1) / (f * 2);
 800324a:	4b09      	ldr	r3, [pc, #36]	; (8003270 <sdc_lld_start_clk+0x30>)
 800324c:	4809      	ldr	r0, [pc, #36]	; (8003274 <sdc_lld_start_clk+0x34>)
 800324e:	440b      	add	r3, r1
 8003250:	0a1b      	lsrs	r3, r3, #8
 8003252:	fba0 0303 	umull	r0, r3, r0, r3
 8003256:	091b      	lsrs	r3, r3, #4
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000);
 8003258:	6053      	str	r3, [r2, #4]
  chThdSleep(delay);
 800325a:	2064      	movs	r0, #100	; 0x64
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 800325c:	6813      	ldr	r3, [r2, #0]
 800325e:	f043 0303 	orr.w	r3, r3, #3
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	f001 be1c 	b.w	8004ea0 <chThdSleep>
    return 0;
 8003268:	2300      	movs	r3, #0
 800326a:	e7f5      	b.n	8003258 <sdc_lld_start_clk+0x18>
 800326c:	00061a80 	.word	0x00061a80
 8003270:	000c34ff 	.word	0x000c34ff
 8003274:	014f8b59 	.word	0x014f8b59
	...

08003280 <sdc_lld_set_data_clk>:
  if (SDC_CLK_50MHz == clk) {
 8003280:	2901      	cmp	r1, #1
void sdc_lld_set_data_clk(SDCDriver *sdcp, sdcbusclk_t clk) {
 8003282:	b410      	push	{r4}
  if (f >= sdcp->clkfreq) {
 8003284:	e9d0 1011 	ldrd	r1, r0, [r0, #68]	; 0x44
  if (SDC_CLK_50MHz == clk) {
 8003288:	d011      	beq.n	80032ae <sdc_lld_set_data_clk+0x2e>
  if (f >= sdcp->clkfreq) {
 800328a:	4a12      	ldr	r2, [pc, #72]	; (80032d4 <sdc_lld_set_data_clk+0x54>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 800328c:	684b      	ldr	r3, [r1, #4]
  if (f >= sdcp->clkfreq) {
 800328e:	4290      	cmp	r0, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 8003290:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  if (f >= sdcp->clkfreq) {
 8003294:	d906      	bls.n	80032a4 <sdc_lld_set_data_clk+0x24>
  return (sdcp->clkfreq + (f * 2) - 1) / (f * 2);
 8003296:	4a10      	ldr	r2, [pc, #64]	; (80032d8 <sdc_lld_set_data_clk+0x58>)
 8003298:	4c10      	ldr	r4, [pc, #64]	; (80032dc <sdc_lld_set_data_clk+0x5c>)
 800329a:	4402      	add	r2, r0
 800329c:	fba4 4202 	umull	r4, r2, r4, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 80032a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
                         sdc_lld_clkdiv(sdcp, 25000000) | SDMMC_CLKCR_PWRSAV;
 80032a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
}
 80032a8:	bc10      	pop	{r4}
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 80032aa:	604b      	str	r3, [r1, #4]
}
 80032ac:	4770      	bx	lr
  if (f >= sdcp->clkfreq) {
 80032ae:	4a0c      	ldr	r2, [pc, #48]	; (80032e0 <sdc_lld_set_data_clk+0x60>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 80032b0:	684b      	ldr	r3, [r1, #4]
  if (f >= sdcp->clkfreq) {
 80032b2:	4290      	cmp	r0, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 80032b4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  if (f >= sdcp->clkfreq) {
 80032b8:	d9f4      	bls.n	80032a4 <sdc_lld_set_data_clk+0x24>
  return (sdcp->clkfreq + (f * 2) - 1) / (f * 2);
 80032ba:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <sdc_lld_set_data_clk+0x64>)
 80032bc:	4c07      	ldr	r4, [pc, #28]	; (80032dc <sdc_lld_set_data_clk+0x5c>)
 80032be:	4402      	add	r2, r0
 80032c0:	fba4 4202 	umull	r4, r2, r4, r2
}
 80032c4:	bc10      	pop	{r4}
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 80032c6:	ea43 6352 	orr.w	r3, r3, r2, lsr #25
                         sdc_lld_clkdiv(sdcp, 25000000) | SDMMC_CLKCR_PWRSAV;
 80032ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & 0xFFFFFF00U) |
 80032ce:	604b      	str	r3, [r1, #4]
}
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	017d7840 	.word	0x017d7840
 80032d8:	02faf07f 	.word	0x02faf07f
 80032dc:	55e63b89 	.word	0x55e63b89
 80032e0:	02faf080 	.word	0x02faf080
 80032e4:	05f5e0ff 	.word	0x05f5e0ff
	...

080032f0 <sdc_lld_stop_clk>:
  sdcp->sdmmc->CLKCR = 0;
 80032f0:	2200      	movs	r2, #0
 80032f2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80032f4:	605a      	str	r2, [r3, #4]
  sdcp->sdmmc->POWER = 0;
 80032f6:	601a      	str	r2, [r3, #0]
}
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	0000      	movs	r0, r0
	...

08003300 <sdc_lld_set_bus_mode>:
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 8003300:	6c42      	ldr	r2, [r0, #68]	; 0x44
  switch (mode) {
 8003302:	2901      	cmp	r1, #1
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 8003304:	6853      	ldr	r3, [r2, #4]
 8003306:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  switch (mode) {
 800330a:	d007      	beq.n	800331c <sdc_lld_set_bus_mode+0x1c>
 800330c:	2902      	cmp	r1, #2
 800330e:	d001      	beq.n	8003314 <sdc_lld_set_bus_mode+0x14>
 8003310:	b111      	cbz	r1, 8003318 <sdc_lld_set_bus_mode+0x18>
}
 8003312:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_1;
 8003314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003318:	6053      	str	r3, [r2, #4]
}
 800331a:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_0;
 800331c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003320:	6053      	str	r3, [r2, #4]
    break;
 8003322:	4770      	bx	lr
	...

08003330 <sdc_lld_send_cmd_none>:
  sdcp->sdmmc->ARG = arg;
 8003330:	6c40      	ldr	r0, [r0, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8003332:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
  sdcp->sdmmc->ARG = arg;
 8003336:	6082      	str	r2, [r0, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8003338:	60c1      	str	r1, [r0, #12]
  while ((sdcp->sdmmc->STA & SDMMC_STA_CMDSENT) == 0)
 800333a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800333c:	061b      	lsls	r3, r3, #24
 800333e:	d5fc      	bpl.n	800333a <sdc_lld_send_cmd_none+0xa>
  sdcp->sdmmc->ICR = SDMMC_ICR_CMDSENTC;
 8003340:	2380      	movs	r3, #128	; 0x80
 8003342:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
	...

08003350 <sdc_lld_send_cmd_short>:
                            uint32_t *resp) {
 8003350:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003352:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8003356:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003358:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800335a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800335c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 800335e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8003362:	d0fb      	beq.n	800335c <sdc_lld_send_cmd_short+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003364:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT)) != 0) {
 8003366:	f011 0204 	ands.w	r2, r1, #4
 800336a:	d103      	bne.n	8003374 <sdc_lld_send_cmd_short+0x24>
  *resp = sdcp->sdmmc->RESP1;
 800336c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800336e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8003370:	6019      	str	r1, [r3, #0]
}
 8003372:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003374:	f7ff fddc 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8003378:	2001      	movs	r0, #1
}
 800337a:	bd10      	pop	{r4, pc}
 800337c:	0000      	movs	r0, r0
	...

08003380 <sdc_lld_send_cmd_short_crc>:
                                uint32_t *resp) {
 8003380:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003382:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8003386:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003388:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800338a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800338c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 800338e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8003392:	d0fb      	beq.n	800338c <sdc_lld_send_cmd_short_crc+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003394:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003396:	f011 0205 	ands.w	r2, r1, #5
 800339a:	d103      	bne.n	80033a4 <sdc_lld_send_cmd_short_crc+0x24>
  *resp = sdcp->sdmmc->RESP1;
 800339c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800339e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 80033a0:	6019      	str	r1, [r3, #0]
}
 80033a2:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80033a4:	f7ff fdc4 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80033a8:	2001      	movs	r0, #1
}
 80033aa:	bd10      	pop	{r4, pc}
 80033ac:	0000      	movs	r0, r0
	...

080033b0 <sdc_lld_send_cmd_long_crc>:
                               uint32_t *resp) {
 80033b0:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 80033b2:	f441 5198 	orr.w	r1, r1, #4864	; 0x1300
  sdcp->sdmmc->ARG = arg;
 80033b6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80033b8:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 80033ba:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80033bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 80033be:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 80033c2:	d0fb      	beq.n	80033bc <sdc_lld_send_cmd_long_crc+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80033c4:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_ERROR_MASK)) != 0) {
 80033c6:	f011 023f 	ands.w	r2, r1, #63	; 0x3f
 80033ca:	d109      	bne.n	80033e0 <sdc_lld_send_cmd_long_crc+0x30>
  *resp++ = sdcp->sdmmc->RESP4;
 80033cc:	6a21      	ldr	r1, [r4, #32]
  return HAL_SUCCESS;
 80033ce:	4610      	mov	r0, r2
  *resp++ = sdcp->sdmmc->RESP4;
 80033d0:	6019      	str	r1, [r3, #0]
  *resp++ = sdcp->sdmmc->RESP3;
 80033d2:	69e2      	ldr	r2, [r4, #28]
 80033d4:	605a      	str	r2, [r3, #4]
  *resp++ = sdcp->sdmmc->RESP2;
 80033d6:	69a2      	ldr	r2, [r4, #24]
 80033d8:	609a      	str	r2, [r3, #8]
  *resp   = sdcp->sdmmc->RESP1;
 80033da:	6962      	ldr	r2, [r4, #20]
 80033dc:	60da      	str	r2, [r3, #12]
}
 80033de:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80033e0:	f7ff fda6 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80033e4:	2001      	movs	r0, #1
}
 80033e6:	bd10      	pop	{r4, pc}
	...

080033f0 <sdc_lld_read_special>:
                          uint8_t cmd, uint32_t arg) {
 80033f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f4:	4690      	mov	r8, r2
 80033f6:	461c      	mov	r4, r3
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_READ_TIMEOUT;
 80033f8:	4a2d      	ldr	r2, [pc, #180]	; (80034b0 <sdc_lld_read_special+0xc0>)
                          uint8_t cmd, uint32_t arg) {
 80033fa:	4605      	mov	r5, r0
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_READ_TIMEOUT;
 80033fc:	6c43      	ldr	r3, [r0, #68]	; 0x44
                          uint8_t cmd, uint32_t arg) {
 80033fe:	460f      	mov	r7, r1
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_READ_TIMEOUT;
 8003400:	625a      	str	r2, [r3, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp))
 8003402:	f7fd fd3d 	bl	8000e80 <_sdc_wait_for_transfer_state>
 8003406:	bb58      	cbnz	r0, 8003460 <sdc_lld_read_special+0x70>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003408:	f444 538a 	orr.w	r3, r4, #4416	; 0x1140
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800340c:	f04f 32ff 	mov.w	r2, #4294967295
 8003410:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8003412:	4606      	mov	r6, r0
  if (sdc_lld_send_cmd_short_crc(sdcp, SDMMC_CMD_CMDTRANS | cmd, arg, sdcp->resp) ||
 8003414:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8003416:	63a2      	str	r2, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8003418:	f44f 7295 	mov.w	r2, #298	; 0x12a
 800341c:	63e2      	str	r2, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800341e:	2206      	movs	r2, #6
  sdcp->sdmmc->DLEN  = bytes;
 8003420:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8003424:	62e2      	str	r2, [r4, #44]	; 0x2c
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8003426:	2201      	movs	r2, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8003428:	65a7      	str	r7, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 800342a:	6522      	str	r2, [r4, #80]	; 0x50
  sdcp->sdmmc->ARG = arg;
 800342c:	9a06      	ldr	r2, [sp, #24]
 800342e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003430:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003432:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0)
 8003434:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003438:	d0fb      	beq.n	8003432 <sdc_lld_read_special+0x42>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 800343a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800343e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0) {
 8003440:	d126      	bne.n	8003490 <sdc_lld_read_special+0xa0>
  *resp = sdcp->sdmmc->RESP1;
 8003442:	6962      	ldr	r2, [r4, #20]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8003444:	4b1b      	ldr	r3, [pc, #108]	; (80034b4 <sdc_lld_read_special+0xc4>)
  *resp = sdcp->sdmmc->RESP1;
 8003446:	6002      	str	r2, [r0, #0]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8003448:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, SDMMC_CMD_CMDTRANS | cmd, arg, sdcp->resp) ||
 800344a:	b15b      	cbz	r3, 8003464 <sdc_lld_read_special+0x74>
  uint32_t sta = sdcp->sdmmc->STA;
 800344c:	6b63      	ldr	r3, [r4, #52]	; 0x34
  return HAL_FAILED;
 800344e:	2601      	movs	r6, #1
  sta = sdcp->sdmmc->STA;
 8003450:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdc_lld_collect_errors(sdcp, sta);
 8003452:	4628      	mov	r0, r5
  sdcp->sdmmc->ICR = sta;
 8003454:	63a1      	str	r1, [r4, #56]	; 0x38
  sdc_lld_collect_errors(sdcp, sta);
 8003456:	f7ff fd6b 	bl	8002f30 <sdc_lld_collect_errors>
}
 800345a:	4630      	mov	r0, r6
 800345c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8003460:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8003462:	e7f3      	b.n	800344c <sdc_lld_read_special+0x5c>
 8003464:	2330      	movs	r3, #48	; 0x30
 8003466:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0)
 800346a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800346c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800346e:	b9ba      	cbnz	r2, 80034a0 <sdc_lld_read_special+0xb0>
  sdcp->sdmmc->IDMACTRL = 0;
 8003470:	2200      	movs	r2, #0
 8003472:	651a      	str	r2, [r3, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0;
 8003474:	63da      	str	r2, [r3, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0;
 8003476:	62da      	str	r2, [r3, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0) {
 8003478:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800347a:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 800347e:	d00b      	beq.n	8003498 <sdc_lld_read_special+0xa8>
  sdcp->sdmmc->ICR      = SDMMC_ICR_ALL_FLAGS;
 8003480:	f04f 31ff 	mov.w	r1, #4294967295
 8003484:	6399      	str	r1, [r3, #56]	; 0x38
 8003486:	f382 8811 	msr	BASEPRI, r2
}
 800348a:	4630      	mov	r0, r6
 800348c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003490:	4628      	mov	r0, r5
 8003492:	f7ff fd4d 	bl	8002f30 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8003496:	e7d9      	b.n	800344c <sdc_lld_read_special+0x5c>
 8003498:	f381 8811 	msr	BASEPRI, r1
  uint32_t sta = sdcp->sdmmc->STA;
 800349c:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 800349e:	e7d5      	b.n	800344c <sdc_lld_read_special+0x5c>
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 80034a0:	f04f 31ff 	mov.w	r1, #4294967295
 80034a4:	f105 0040 	add.w	r0, r5, #64	; 0x40
 80034a8:	f001 fd0a 	bl	8004ec0 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0;
 80034ac:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80034ae:	e7df      	b.n	8003470 <sdc_lld_read_special+0x80>
 80034b0:	000f4240 	.word	0x000f4240
 80034b4:	fdffe008 	.word	0xfdffe008
	...

080034c0 <sdc_lld_read>:
bool sdc_lld_read(SDCDriver *sdcp, uint32_t startblk,
                  uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  uint32_t i;
  for (i = 0; i < blocks; i++) {
 80034c0:	b353      	cbz	r3, 8003518 <sdc_lld_read+0x58>
                  uint8_t *buf, uint32_t blocks) {
 80034c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c6:	4604      	mov	r4, r0
 80034c8:	460d      	mov	r5, r1
 80034ca:	4690      	mov	r8, r2
 80034cc:	eb01 0903 	add.w	r9, r1, r3
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_READ_TIMEOUT;
 80034d0:	f8df a048 	ldr.w	sl, [pc, #72]	; 800351c <sdc_lld_read+0x5c>
 80034d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  if (_sdc_wait_for_transfer_state(sdcp))
 80034d6:	4620      	mov	r0, r4
    if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1))
 80034d8:	6be7      	ldr	r7, [r4, #60]	; 0x3c
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_READ_TIMEOUT;
 80034da:	f8c3 a024 	str.w	sl, [r3, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp))
 80034de:	f7fd fccf 	bl	8000e80 <_sdc_wait_for_transfer_state>
 80034e2:	4606      	mov	r6, r0
 80034e4:	4629      	mov	r1, r5
 80034e6:	2301      	movs	r3, #1
      return HAL_FAILED;
    memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
    buf += MMCSD_BLOCK_SIZE;
    startblk++;
 80034e8:	3501      	adds	r5, #1
 80034ea:	463a      	mov	r2, r7
 80034ec:	4620      	mov	r0, r4
  if (_sdc_wait_for_transfer_state(sdcp))
 80034ee:	b116      	cbz	r6, 80034f6 <sdc_lld_read+0x36>
      return HAL_FAILED;
 80034f0:	2001      	movs	r0, #1
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3) == 0), "unaligned buffer");

  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
}
 80034f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034f6:	f7ff fe03 	bl	8003100 <sdc_lld_read_aligned.part.0>
    memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80034fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034fe:	4603      	mov	r3, r0
 8003500:	4640      	mov	r0, r8
    buf += MMCSD_BLOCK_SIZE;
 8003502:	4490      	add	r8, r2
    if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1))
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1f3      	bne.n	80034f0 <sdc_lld_read+0x30>
    memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 8003508:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800350a:	f7fc ff6f 	bl	80003ec <memcpy>
  for (i = 0; i < blocks; i++) {
 800350e:	45a9      	cmp	r9, r5
 8003510:	d1e0      	bne.n	80034d4 <sdc_lld_read+0x14>
  return HAL_SUCCESS;
 8003512:	2000      	movs	r0, #0
}
 8003514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return HAL_SUCCESS;
 8003518:	2000      	movs	r0, #0
}
 800351a:	4770      	bx	lr
 800351c:	000f4240 	.word	0x000f4240

08003520 <sdc_lld_write>:
bool sdc_lld_write(SDCDriver *sdcp, uint32_t startblk,
                   const uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  uint32_t i;
  for (i = 0; i < blocks; i++) {
 8003520:	b353      	cbz	r3, 8003578 <sdc_lld_write+0x58>
                   const uint8_t *buf, uint32_t blocks) {
 8003522:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003526:	4604      	mov	r4, r0
 8003528:	460d      	mov	r5, r1
 800352a:	4616      	mov	r6, r2
 800352c:	eb01 0903 	add.w	r9, r1, r3
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_WRITE_TIMEOUT;
 8003530:	f8df a048 	ldr.w	sl, [pc, #72]	; 800357c <sdc_lld_write+0x5c>
    memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 8003534:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003538:	4631      	mov	r1, r6
 800353a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    buf += MMCSD_BLOCK_SIZE;
 800353c:	4416      	add	r6, r2
    memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 800353e:	f7fc ff55 	bl	80003ec <memcpy>
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_WRITE_TIMEOUT;
 8003542:	6c63      	ldr	r3, [r4, #68]	; 0x44
  if (_sdc_wait_for_transfer_state(sdcp))
 8003544:	4620      	mov	r0, r4
    if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 8003546:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
  sdcp->sdmmc->DTIMER = STM32_SDC_SDMMC_WRITE_TIMEOUT;
 800354a:	f8c3 a024 	str.w	sl, [r3, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp))
 800354e:	f7fd fc97 	bl	8000e80 <_sdc_wait_for_transfer_state>
 8003552:	4607      	mov	r7, r0
 8003554:	4629      	mov	r1, r5
 8003556:	2301      	movs	r3, #1
      return HAL_FAILED;
    startblk++;
 8003558:	3501      	adds	r5, #1
 800355a:	4642      	mov	r2, r8
 800355c:	4620      	mov	r0, r4
  if (_sdc_wait_for_transfer_state(sdcp))
 800355e:	b117      	cbz	r7, 8003566 <sdc_lld_write+0x46>
      return HAL_FAILED;
 8003560:	2001      	movs	r0, #1
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3) == 0), "unaligned buffer");

  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
}
 8003562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003566:	f7ff fd43 	bl	8002ff0 <sdc_lld_write_aligned.part.0>
    if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 800356a:	2800      	cmp	r0, #0
 800356c:	d1f8      	bne.n	8003560 <sdc_lld_write+0x40>
  for (i = 0; i < blocks; i++) {
 800356e:	45a9      	cmp	r9, r5
 8003570:	d1e0      	bne.n	8003534 <sdc_lld_write+0x14>
  return HAL_SUCCESS;
 8003572:	2000      	movs	r0, #0
}
 8003574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return HAL_SUCCESS;
 8003578:	2000      	movs	r0, #0
}
 800357a:	4770      	bx	lr
 800357c:	000f4240 	.word	0x000f4240

08003580 <sdc_lld_sync>:
bool sdc_lld_sync(SDCDriver *sdcp) {

  /* CHTODO: Implement.*/
  (void)sdcp;
  return HAL_SUCCESS;
}
 8003580:	2000      	movs	r0, #0
 8003582:	4770      	bx	lr
	...

08003590 <sdc_lld_serve_interrupt>:
/**
 * @brief   Shared service routine.
 *
 * @param[in] sdcp      pointer to the @p SDCDriver object
 */
void sdc_lld_serve_interrupt(SDCDriver *sdcp) {
 8003590:	b510      	push	{r4, lr}

  /* Disables the source but the status flags are not reset because the
     read/write functions needs to check them.*/
  sdcp->sdmmc->MASK = 0;
 8003592:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003594:	2400      	movs	r4, #0
 8003596:	2330      	movs	r3, #48	; 0x30
 8003598:	63d4      	str	r4, [r2, #60]	; 0x3c
 800359a:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 800359e:	4621      	mov	r1, r4
 80035a0:	3040      	adds	r0, #64	; 0x40
 80035a2:	f001 fc9d 	bl	8004ee0 <chThdResumeI>
 80035a6:	f384 8811 	msr	BASEPRI, r4

  osalSysLockFromISR();
  osalThreadResumeI(&sdcp->thread, MSG_OK);
  osalSysUnlockFromISR();
}
 80035aa:	bd10      	pop	{r4, pc}
 80035ac:	0000      	movs	r0, r0
	...

080035b0 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80035b0:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035b2:	4b12      	ldr	r3, [pc, #72]	; (80035fc <spi_lld_configure.isra.0+0x4c>)
  spip->spi->CR1  = 0U;
 80035b4:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 80035b6:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035b8:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 80035ba:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035bc:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 80035be:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 80035c0:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 80035c2:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 80035c8:	f04f 34ff 	mov.w	r4, #4294967295
 80035cc:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80035ce:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 80035d0:	b142      	cbz	r2, 80035e4 <spi_lld_configure.isra.0+0x34>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 80035d2:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 80035d4:	bc10      	pop	{r4}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 80035d6:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80035da:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 80035dc:	f240 1301 	movw	r3, #257	; 0x101
 80035e0:	600b      	str	r3, [r1, #0]
}
 80035e2:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80035e4:	6982      	ldr	r2, [r0, #24]
 80035e6:	4b06      	ldr	r3, [pc, #24]	; (8003600 <spi_lld_configure.isra.0+0x50>)
}
 80035e8:	bc10      	pop	{r4}
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80035ea:	4013      	ands	r3, r2
 80035ec:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 80035f0:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 80035f2:	f240 1301 	movw	r3, #257	; 0x101
 80035f6:	600b      	str	r3, [r1, #0]
}
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	ffff3e1f 	.word	0xffff3e1f
 8003600:	dfb9ffff 	.word	0xdfb9ffff
	...

08003610 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8003610:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 8003614:	b410      	push	{r4}
  if (spip->is_bdma)
 8003616:	2b00      	cmp	r3, #0
 8003618:	d034      	beq.n	8003684 <spi_lld_stop_abort+0x74>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 800361a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800361c:	e9d3 4100 	ldrd	r4, r1, [r3]
 8003620:	680a      	ldr	r2, [r1, #0]
 8003622:	f022 020f 	bic.w	r2, r2, #15
 8003626:	600a      	str	r2, [r1, #0]
 8003628:	7a19      	ldrb	r1, [r3, #8]
 800362a:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 800362c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 800362e:	fa03 f101 	lsl.w	r1, r3, r1
 8003632:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8003634:	6854      	ldr	r4, [r2, #4]
 8003636:	6821      	ldr	r1, [r4, #0]
 8003638:	f021 010f 	bic.w	r1, r1, #15
 800363c:	6021      	str	r1, [r4, #0]
 800363e:	7a11      	ldrb	r1, [r2, #8]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	408b      	lsls	r3, r1
 8003644:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8003646:	4b47      	ldr	r3, [pc, #284]	; (8003764 <spi_lld_stop_abort+0x154>)
 8003648:	4298      	cmp	r0, r3
 800364a:	d03a      	beq.n	80036c2 <spi_lld_stop_abort+0xb2>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 800364c:	4b46      	ldr	r3, [pc, #280]	; (8003768 <spi_lld_stop_abort+0x158>)
 800364e:	4298      	cmp	r0, r3
 8003650:	d04b      	beq.n	80036ea <spi_lld_stop_abort+0xda>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8003652:	4b46      	ldr	r3, [pc, #280]	; (800376c <spi_lld_stop_abort+0x15c>)
 8003654:	4298      	cmp	r0, r3
 8003656:	d05c      	beq.n	8003712 <spi_lld_stop_abort+0x102>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8003658:	4b45      	ldr	r3, [pc, #276]	; (8003770 <spi_lld_stop_abort+0x160>)
 800365a:	4298      	cmp	r0, r3
 800365c:	d06d      	beq.n	800373a <spi_lld_stop_abort+0x12a>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 800365e:	4b45      	ldr	r3, [pc, #276]	; (8003774 <spi_lld_stop_abort+0x164>)
 8003660:	4298      	cmp	r0, r3
 8003662:	d151      	bne.n	8003708 <spi_lld_stop_abort+0xf8>
  RCC->APB4RSTR |= mask;
 8003664:	4b44      	ldr	r3, [pc, #272]	; (8003778 <spi_lld_stop_abort+0x168>)
 8003666:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800366a:	f042 0220 	orr.w	r2, r2, #32
 800366e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8003672:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003676:	f022 0220 	bic.w	r2, r2, #32
 800367a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 800367e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8003682:	e041      	b.n	8003708 <spi_lld_stop_abort+0xf8>
    dmaStreamDisable(spip->tx.dma);
 8003684:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003686:	6822      	ldr	r2, [r4, #0]
 8003688:	6813      	ldr	r3, [r2, #0]
 800368a:	f023 031f 	bic.w	r3, r3, #31
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	6813      	ldr	r3, [r2, #0]
 8003692:	07d9      	lsls	r1, r3, #31
 8003694:	d4fc      	bmi.n	8003690 <spi_lld_stop_abort+0x80>
 8003696:	7b22      	ldrb	r2, [r4, #12]
 8003698:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 800369a:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 800369c:	4093      	lsls	r3, r2
 800369e:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 80036a0:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 80036a2:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 80036a4:	6813      	ldr	r3, [r2, #0]
 80036a6:	f023 031f 	bic.w	r3, r3, #31
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	6813      	ldr	r3, [r2, #0]
 80036ae:	07db      	lsls	r3, r3, #31
 80036b0:	d4fc      	bmi.n	80036ac <spi_lld_stop_abort+0x9c>
 80036b2:	7b0c      	ldrb	r4, [r1, #12]
 80036b4:	233d      	movs	r3, #61	; 0x3d
 80036b6:	684a      	ldr	r2, [r1, #4]
 80036b8:	40a3      	lsls	r3, r4
 80036ba:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 80036bc:	4b29      	ldr	r3, [pc, #164]	; (8003764 <spi_lld_stop_abort+0x154>)
 80036be:	4298      	cmp	r0, r3
 80036c0:	d1c4      	bne.n	800364c <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 80036c2:	4b2d      	ldr	r3, [pc, #180]	; (8003778 <spi_lld_stop_abort+0x168>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 80036c4:	69c1      	ldr	r1, [r0, #28]
 80036c6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80036ca:	6840      	ldr	r0, [r0, #4]
 80036cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 80036d0:	bc10      	pop	{r4}
 80036d2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 80036d6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80036da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036de:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 80036e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 80036e6:	f7ff bf63 	b.w	80035b0 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 80036ea:	4b23      	ldr	r3, [pc, #140]	; (8003778 <spi_lld_stop_abort+0x168>)
 80036ec:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80036f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80036f8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80036fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003700:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003708:	69c1      	ldr	r1, [r0, #28]
}
 800370a:	bc10      	pop	{r4}
  spi_lld_configure(spip);
 800370c:	6840      	ldr	r0, [r0, #4]
 800370e:	f7ff bf4f 	b.w	80035b0 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8003712:	4b19      	ldr	r3, [pc, #100]	; (8003778 <spi_lld_stop_abort+0x168>)
 8003714:	69c1      	ldr	r1, [r0, #28]
 8003716:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800371a:	6840      	ldr	r0, [r0, #4]
 800371c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 8003720:	bc10      	pop	{r4}
 8003722:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003726:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800372a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800372e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 8003736:	f7ff bf3b 	b.w	80035b0 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 800373a:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <spi_lld_stop_abort+0x168>)
 800373c:	69c1      	ldr	r1, [r0, #28]
 800373e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003742:	6840      	ldr	r0, [r0, #4]
 8003744:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
}
 8003748:	bc10      	pop	{r4}
 800374a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 800374e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003752:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003756:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800375a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 800375e:	f7ff bf27 	b.w	80035b0 <spi_lld_configure.isra.0>
 8003762:	bf00      	nop
 8003764:	24000644 	.word	0x24000644
 8003768:	24000680 	.word	0x24000680
 800376c:	240006bc 	.word	0x240006bc
 8003770:	240006f8 	.word	0x240006f8
 8003774:	24000734 	.word	0x24000734
 8003778:	58024400 	.word	0x58024400
 800377c:	00000000 	.word	0x00000000

08003780 <spi_lld_stop_nicely>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {

  if (spip->config->slave) {
 8003780:	6843      	ldr	r3, [r0, #4]
 8003782:	785b      	ldrb	r3, [r3, #1]
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8003784:	b510      	push	{r4, lr}
  if (spip->config->slave) {
 8003786:	2b00      	cmp	r3, #0
 8003788:	d150      	bne.n	800382c <spi_lld_stop_nicely+0xac>
    return HAL_RET_SUCCESS;
  }

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 800378a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800378e:	4601      	mov	r1, r0
 8003790:	b1db      	cbz	r3, 80037ca <spi_lld_stop_nicely+0x4a>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8003792:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003794:	e9d3 4000 	ldrd	r4, r0, [r3]
 8003798:	6802      	ldr	r2, [r0, #0]
 800379a:	f022 020f 	bic.w	r2, r2, #15
 800379e:	6002      	str	r2, [r0, #0]
 80037a0:	220e      	movs	r2, #14
 80037a2:	7a18      	ldrb	r0, [r3, #8]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80037a4:	69cb      	ldr	r3, [r1, #28]
    bdmaStreamDisable(spip->tx.bdma);
 80037a6:	4082      	lsls	r2, r0
 80037a8:	6062      	str	r2, [r4, #4]
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80037aa:	695a      	ldr	r2, [r3, #20]
 80037ac:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 80037b0:	d1fb      	bne.n	80037aa <spi_lld_stop_nicely+0x2a>
      /* Waiting.*/
    }

    bdmaStreamDisable(spip->rx.bdma);
 80037b2:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80037b4:	e9d1 4000 	ldrd	r4, r0, [r1]
 80037b8:	6802      	ldr	r2, [r0, #0]
 80037ba:	f022 020f 	bic.w	r2, r2, #15
 80037be:	6002      	str	r2, [r0, #0]
 80037c0:	220e      	movs	r2, #14
 80037c2:	7a09      	ldrb	r1, [r1, #8]
 80037c4:	408a      	lsls	r2, r1
 80037c6:	6062      	str	r2, [r4, #4]
 80037c8:	e024      	b.n	8003814 <spi_lld_stop_nicely+0x94>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80037ca:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80037cc:	6802      	ldr	r2, [r0, #0]
 80037ce:	6813      	ldr	r3, [r2, #0]
 80037d0:	f023 031f 	bic.w	r3, r3, #31
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	6813      	ldr	r3, [r2, #0]
 80037d8:	07db      	lsls	r3, r3, #31
 80037da:	d4fc      	bmi.n	80037d6 <spi_lld_stop_nicely+0x56>
 80037dc:	f890 c00c 	ldrb.w	ip, [r0, #12]
 80037e0:	223d      	movs	r2, #61	; 0x3d
 80037e2:	6840      	ldr	r0, [r0, #4]
 80037e4:	fa02 f20c 	lsl.w	r2, r2, ip

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80037e8:	69cb      	ldr	r3, [r1, #28]
    dmaStreamDisable(spip->tx.dma);
 80037ea:	6002      	str	r2, [r0, #0]
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80037ec:	695a      	ldr	r2, [r3, #20]
 80037ee:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 80037f2:	d1fb      	bne.n	80037ec <spi_lld_stop_nicely+0x6c>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 80037f4:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80037f6:	6801      	ldr	r1, [r0, #0]
 80037f8:	680a      	ldr	r2, [r1, #0]
 80037fa:	f022 021f 	bic.w	r2, r2, #31
 80037fe:	600a      	str	r2, [r1, #0]
 8003800:	680a      	ldr	r2, [r1, #0]
 8003802:	07d4      	lsls	r4, r2, #31
 8003804:	d4fc      	bmi.n	8003800 <spi_lld_stop_nicely+0x80>
 8003806:	f890 c00c 	ldrb.w	ip, [r0, #12]
 800380a:	223d      	movs	r2, #61	; 0x3d
 800380c:	6841      	ldr	r1, [r0, #4]
 800380e:	fa02 f20c 	lsl.w	r2, r2, ip
 8003812:	600a      	str	r2, [r1, #0]
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800381a:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	0592      	lsls	r2, r2, #22
 8003820:	d4fc      	bmi.n	800381c <spi_lld_stop_nicely+0x9c>
  spip->spi->IFCR = 0xFFFFFFFF;
 8003822:	f04f 32ff 	mov.w	r2, #4294967295
  /* Stopping SPI.*/
  spi_lld_suspend(spip);
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
}
 8003826:	2000      	movs	r0, #0
  spip->spi->IFCR = 0xFFFFFFFF;
 8003828:	619a      	str	r2, [r3, #24]
}
 800382a:	bd10      	pop	{r4, pc}
    spi_lld_stop_abort(spip);
 800382c:	f7ff fef0 	bl	8003610 <spi_lld_stop_abort>
}
 8003830:	2000      	movs	r0, #0
 8003832:	bd10      	pop	{r4, pc}
	...

08003840 <spi_lld_serve_bdma_tx_interrupt.part.0>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8003840:	b510      	push	{r4, lr}
 8003842:	4604      	mov	r4, r0
  chSysHalt(reason);
 8003844:	480b      	ldr	r0, [pc, #44]	; (8003874 <spi_lld_serve_bdma_tx_interrupt.part.0+0x34>)
 8003846:	f000 fed3 	bl	80045f0 <chSysHalt>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800384a:	4620      	mov	r0, r4
 800384c:	f7ff fee0 	bl	8003610 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003850:	6863      	ldr	r3, [r4, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	b10b      	cbz	r3, 800385a <spi_lld_serve_bdma_tx_interrupt.part.0+0x1a>
 8003856:	4620      	mov	r0, r4
 8003858:	4798      	blx	r3
 800385a:	2330      	movs	r3, #48	; 0x30
 800385c:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8003860:	2100      	movs	r1, #0
 8003862:	f104 0008 	add.w	r0, r4, #8
 8003866:	f001 fb3b 	bl	8004ee0 <chThdResumeI>
 800386a:	2300      	movs	r3, #0
 800386c:	f383 8811 	msr	BASEPRI, r3
  }
}
 8003870:	bd10      	pop	{r4, pc}
 8003872:	bf00      	nop
 8003874:	08005ad4 	.word	0x08005ad4
	...

08003880 <spi_lld_serve_bdma_tx_interrupt>:
  if ((flags & STM32_BDMA_ISR_TEIF) != 0) {
 8003880:	070b      	lsls	r3, r1, #28
 8003882:	d400      	bmi.n	8003886 <spi_lld_serve_bdma_tx_interrupt+0x6>
}
 8003884:	4770      	bx	lr
 8003886:	f7ff bfdb 	b.w	8003840 <spi_lld_serve_bdma_tx_interrupt.part.0>
 800388a:	bf00      	nop
 800388c:	0000      	movs	r0, r0
	...

08003890 <spi_lld_serve_dma_tx_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003890:	f011 0f0c 	tst.w	r1, #12
 8003894:	d100      	bne.n	8003898 <spi_lld_serve_dma_tx_interrupt+0x8>
}
 8003896:	4770      	bx	lr
 8003898:	f7ff bfd2 	b.w	8003840 <spi_lld_serve_bdma_tx_interrupt.part.0>
 800389c:	0000      	movs	r0, r0
	...

080038a0 <spi_lld_serve_dma_rx_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80038a0:	f011 0f0c 	tst.w	r1, #12
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80038a4:	b570      	push	{r4, r5, r6, lr}
 80038a6:	460d      	mov	r5, r1
 80038a8:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80038aa:	d12d      	bne.n	8003908 <spi_lld_serve_dma_rx_interrupt+0x68>
  if (spip->config->circular) {
 80038ac:	6866      	ldr	r6, [r4, #4]
 80038ae:	7833      	ldrb	r3, [r6, #0]
 80038b0:	b193      	cbz	r3, 80038d8 <spi_lld_serve_dma_rx_interrupt+0x38>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 80038b2:	06ea      	lsls	r2, r5, #27
 80038b4:	d503      	bpl.n	80038be <spi_lld_serve_dma_rx_interrupt+0x1e>
      __spi_isr_half_code(spip);
 80038b6:	6873      	ldr	r3, [r6, #4]
 80038b8:	b16b      	cbz	r3, 80038d6 <spi_lld_serve_dma_rx_interrupt+0x36>
 80038ba:	4620      	mov	r0, r4
 80038bc:	4798      	blx	r3
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 80038be:	06ab      	lsls	r3, r5, #26
 80038c0:	d509      	bpl.n	80038d6 <spi_lld_serve_dma_rx_interrupt+0x36>
      __spi_isr_full_code(spip);
 80038c2:	6863      	ldr	r3, [r4, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	b133      	cbz	r3, 80038d6 <spi_lld_serve_dma_rx_interrupt+0x36>
 80038c8:	2204      	movs	r2, #4
 80038ca:	4620      	mov	r0, r4
 80038cc:	7022      	strb	r2, [r4, #0]
 80038ce:	4798      	blx	r3
 80038d0:	7823      	ldrb	r3, [r4, #0]
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d02f      	beq.n	8003936 <spi_lld_serve_dma_rx_interrupt+0x96>
}
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
    (void) spi_lld_stop_nicely(spip);
 80038d8:	4620      	mov	r0, r4
 80038da:	f7ff ff51 	bl	8003780 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 80038de:	6873      	ldr	r3, [r6, #4]
 80038e0:	b363      	cbz	r3, 800393c <spi_lld_serve_dma_rx_interrupt+0x9c>
 80038e2:	2204      	movs	r2, #4
 80038e4:	4620      	mov	r0, r4
 80038e6:	7022      	strb	r2, [r4, #0]
 80038e8:	4798      	blx	r3
 80038ea:	7823      	ldrb	r3, [r4, #0]
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d025      	beq.n	800393c <spi_lld_serve_dma_rx_interrupt+0x9c>
 80038f0:	2330      	movs	r3, #48	; 0x30
 80038f2:	f383 8811 	msr	BASEPRI, r3
 80038f6:	2100      	movs	r1, #0
 80038f8:	f104 0008 	add.w	r0, r4, #8
 80038fc:	f001 faf0 	bl	8004ee0 <chThdResumeI>
 8003900:	2300      	movs	r3, #0
 8003902:	f383 8811 	msr	BASEPRI, r3
}
 8003906:	bd70      	pop	{r4, r5, r6, pc}
  chSysHalt(reason);
 8003908:	480e      	ldr	r0, [pc, #56]	; (8003944 <spi_lld_serve_dma_rx_interrupt+0xa4>)
 800390a:	f000 fe71 	bl	80045f0 <chSysHalt>
    spi_lld_stop_abort(spip);
 800390e:	4620      	mov	r0, r4
 8003910:	f7ff fe7e 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003914:	6863      	ldr	r3, [r4, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	b10b      	cbz	r3, 800391e <spi_lld_serve_dma_rx_interrupt+0x7e>
 800391a:	4620      	mov	r0, r4
 800391c:	4798      	blx	r3
 800391e:	2330      	movs	r3, #48	; 0x30
 8003920:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8003924:	2100      	movs	r1, #0
 8003926:	f104 0008 	add.w	r0, r4, #8
 800392a:	f001 fad9 	bl	8004ee0 <chThdResumeI>
 800392e:	2300      	movs	r3, #0
 8003930:	f383 8811 	msr	BASEPRI, r3
}
 8003934:	e7ba      	b.n	80038ac <spi_lld_serve_dma_rx_interrupt+0xc>
      __spi_isr_full_code(spip);
 8003936:	2303      	movs	r3, #3
 8003938:	7023      	strb	r3, [r4, #0]
}
 800393a:	bd70      	pop	{r4, r5, r6, pc}
    __spi_isr_complete_code(spip);
 800393c:	2302      	movs	r3, #2
 800393e:	7023      	strb	r3, [r4, #0]
 8003940:	e7d6      	b.n	80038f0 <spi_lld_serve_dma_rx_interrupt+0x50>
 8003942:	bf00      	nop
 8003944:	08005ad4 	.word	0x08005ad4
	...

08003950 <spi_lld_serve_bdma_rx_interrupt>:
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	460d      	mov	r5, r1
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 8003954:	0709      	lsls	r1, r1, #28
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8003956:	4604      	mov	r4, r0
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 8003958:	d42d      	bmi.n	80039b6 <spi_lld_serve_bdma_rx_interrupt+0x66>
  if (spip->config->circular) {
 800395a:	6866      	ldr	r6, [r4, #4]
 800395c:	7833      	ldrb	r3, [r6, #0]
 800395e:	b193      	cbz	r3, 8003986 <spi_lld_serve_bdma_rx_interrupt+0x36>
    if ((flags & STM32_BDMA_ISR_HTIF) != 0U) {
 8003960:	076a      	lsls	r2, r5, #29
 8003962:	d503      	bpl.n	800396c <spi_lld_serve_bdma_rx_interrupt+0x1c>
      __spi_isr_half_code(spip);
 8003964:	6873      	ldr	r3, [r6, #4]
 8003966:	b16b      	cbz	r3, 8003984 <spi_lld_serve_bdma_rx_interrupt+0x34>
 8003968:	4620      	mov	r0, r4
 800396a:	4798      	blx	r3
    if ((flags & STM32_BDMA_ISR_TCIF) != 0U) {
 800396c:	07ab      	lsls	r3, r5, #30
 800396e:	d509      	bpl.n	8003984 <spi_lld_serve_bdma_rx_interrupt+0x34>
      __spi_isr_full_code(spip);
 8003970:	6863      	ldr	r3, [r4, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	b133      	cbz	r3, 8003984 <spi_lld_serve_bdma_rx_interrupt+0x34>
 8003976:	2204      	movs	r2, #4
 8003978:	4620      	mov	r0, r4
 800397a:	7022      	strb	r2, [r4, #0]
 800397c:	4798      	blx	r3
 800397e:	7823      	ldrb	r3, [r4, #0]
 8003980:	2b04      	cmp	r3, #4
 8003982:	d02f      	beq.n	80039e4 <spi_lld_serve_bdma_rx_interrupt+0x94>
}
 8003984:	bd70      	pop	{r4, r5, r6, pc}
    (void) spi_lld_stop_nicely(spip);
 8003986:	4620      	mov	r0, r4
 8003988:	f7ff fefa 	bl	8003780 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 800398c:	6873      	ldr	r3, [r6, #4]
 800398e:	b363      	cbz	r3, 80039ea <spi_lld_serve_bdma_rx_interrupt+0x9a>
 8003990:	2204      	movs	r2, #4
 8003992:	4620      	mov	r0, r4
 8003994:	7022      	strb	r2, [r4, #0]
 8003996:	4798      	blx	r3
 8003998:	7823      	ldrb	r3, [r4, #0]
 800399a:	2b04      	cmp	r3, #4
 800399c:	d025      	beq.n	80039ea <spi_lld_serve_bdma_rx_interrupt+0x9a>
 800399e:	2330      	movs	r3, #48	; 0x30
 80039a0:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 80039a4:	2100      	movs	r1, #0
 80039a6:	f104 0008 	add.w	r0, r4, #8
 80039aa:	f001 fa99 	bl	8004ee0 <chThdResumeI>
 80039ae:	2300      	movs	r3, #0
 80039b0:	f383 8811 	msr	BASEPRI, r3
}
 80039b4:	bd70      	pop	{r4, r5, r6, pc}
  chSysHalt(reason);
 80039b6:	480e      	ldr	r0, [pc, #56]	; (80039f0 <spi_lld_serve_bdma_rx_interrupt+0xa0>)
 80039b8:	f000 fe1a 	bl	80045f0 <chSysHalt>
    spi_lld_stop_abort(spip);
 80039bc:	4620      	mov	r0, r4
 80039be:	f7ff fe27 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80039c2:	6863      	ldr	r3, [r4, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	b10b      	cbz	r3, 80039cc <spi_lld_serve_bdma_rx_interrupt+0x7c>
 80039c8:	4620      	mov	r0, r4
 80039ca:	4798      	blx	r3
 80039cc:	2330      	movs	r3, #48	; 0x30
 80039ce:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 80039d2:	2100      	movs	r1, #0
 80039d4:	f104 0008 	add.w	r0, r4, #8
 80039d8:	f001 fa82 	bl	8004ee0 <chThdResumeI>
 80039dc:	2300      	movs	r3, #0
 80039de:	f383 8811 	msr	BASEPRI, r3
}
 80039e2:	e7ba      	b.n	800395a <spi_lld_serve_bdma_rx_interrupt+0xa>
      __spi_isr_full_code(spip);
 80039e4:	2303      	movs	r3, #3
 80039e6:	7023      	strb	r3, [r4, #0]
}
 80039e8:	bd70      	pop	{r4, r5, r6, pc}
    __spi_isr_complete_code(spip);
 80039ea:	2302      	movs	r3, #2
 80039ec:	7023      	strb	r3, [r4, #0]
 80039ee:	e7d6      	b.n	800399e <spi_lld_serve_bdma_rx_interrupt+0x4e>
 80039f0:	08005ad4 	.word	0x08005ad4
	...

08003a00 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8003a00:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003a02:	4c15      	ldr	r4, [pc, #84]	; (8003a58 <VectorCC+0x58>)

  OSAL_IRQ_PROLOGUE();
 8003a04:	4815      	ldr	r0, [pc, #84]	; (8003a5c <VectorCC+0x5c>)
 8003a06:	f000 feab 	bl	8004760 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003a0a:	69e2      	ldr	r2, [r4, #28]
 8003a0c:	6953      	ldr	r3, [r2, #20]
 8003a0e:	6911      	ldr	r1, [r2, #16]
 8003a10:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003a12:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003a14:	065b      	lsls	r3, r3, #25
 8003a16:	d406      	bmi.n	8003a26 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 8003a18:	4810      	ldr	r0, [pc, #64]	; (8003a5c <VectorCC+0x5c>)
 8003a1a:	f000 feb9 	bl	8004790 <__trace_isr_leave>
}
 8003a1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003a22:	f001 bc95 	b.w	8005350 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003a26:	4620      	mov	r0, r4
 8003a28:	f7ff fdf2 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003a2c:	6863      	ldr	r3, [r4, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	b10b      	cbz	r3, 8003a36 <VectorCC+0x36>
 8003a32:	4620      	mov	r0, r4
 8003a34:	4798      	blx	r3
 8003a36:	2330      	movs	r3, #48	; 0x30
 8003a38:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	4808      	ldr	r0, [pc, #32]	; (8003a60 <VectorCC+0x60>)
 8003a40:	f001 fa4e 	bl	8004ee0 <chThdResumeI>
 8003a44:	2300      	movs	r3, #0
 8003a46:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003a4a:	4804      	ldr	r0, [pc, #16]	; (8003a5c <VectorCC+0x5c>)
 8003a4c:	f000 fea0 	bl	8004790 <__trace_isr_leave>
}
 8003a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003a54:	f001 bc7c 	b.w	8005350 <__port_irq_epilogue>
 8003a58:	24000644 	.word	0x24000644
 8003a5c:	08005b10 	.word	0x08005b10
 8003a60:	2400064c 	.word	0x2400064c
	...

08003a70 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8003a70:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003a72:	4c15      	ldr	r4, [pc, #84]	; (8003ac8 <VectorD0+0x58>)

  OSAL_IRQ_PROLOGUE();
 8003a74:	4815      	ldr	r0, [pc, #84]	; (8003acc <VectorD0+0x5c>)
 8003a76:	f000 fe73 	bl	8004760 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003a7a:	69e2      	ldr	r2, [r4, #28]
 8003a7c:	6953      	ldr	r3, [r2, #20]
 8003a7e:	6911      	ldr	r1, [r2, #16]
 8003a80:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003a82:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003a84:	065b      	lsls	r3, r3, #25
 8003a86:	d406      	bmi.n	8003a96 <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 8003a88:	4810      	ldr	r0, [pc, #64]	; (8003acc <VectorD0+0x5c>)
 8003a8a:	f000 fe81 	bl	8004790 <__trace_isr_leave>
}
 8003a8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003a92:	f001 bc5d 	b.w	8005350 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003a96:	4620      	mov	r0, r4
 8003a98:	f7ff fdba 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003a9c:	6863      	ldr	r3, [r4, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	b10b      	cbz	r3, 8003aa6 <VectorD0+0x36>
 8003aa2:	4620      	mov	r0, r4
 8003aa4:	4798      	blx	r3
 8003aa6:	2330      	movs	r3, #48	; 0x30
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	2100      	movs	r1, #0
 8003aae:	4808      	ldr	r0, [pc, #32]	; (8003ad0 <VectorD0+0x60>)
 8003ab0:	f001 fa16 	bl	8004ee0 <chThdResumeI>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003aba:	4804      	ldr	r0, [pc, #16]	; (8003acc <VectorD0+0x5c>)
 8003abc:	f000 fe68 	bl	8004790 <__trace_isr_leave>
}
 8003ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003ac4:	f001 bc44 	b.w	8005350 <__port_irq_epilogue>
 8003ac8:	24000680 	.word	0x24000680
 8003acc:	08005b04 	.word	0x08005b04
 8003ad0:	24000688 	.word	0x24000688
	...

08003ae0 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8003ae0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003ae2:	4c15      	ldr	r4, [pc, #84]	; (8003b38 <Vector10C+0x58>)

  OSAL_IRQ_PROLOGUE();
 8003ae4:	4815      	ldr	r0, [pc, #84]	; (8003b3c <Vector10C+0x5c>)
 8003ae6:	f000 fe3b 	bl	8004760 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003aea:	69e2      	ldr	r2, [r4, #28]
 8003aec:	6953      	ldr	r3, [r2, #20]
 8003aee:	6911      	ldr	r1, [r2, #16]
 8003af0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003af2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003af4:	065b      	lsls	r3, r3, #25
 8003af6:	d406      	bmi.n	8003b06 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 8003af8:	4810      	ldr	r0, [pc, #64]	; (8003b3c <Vector10C+0x5c>)
 8003afa:	f000 fe49 	bl	8004790 <__trace_isr_leave>
}
 8003afe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003b02:	f001 bc25 	b.w	8005350 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003b06:	4620      	mov	r0, r4
 8003b08:	f7ff fd82 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003b0c:	6863      	ldr	r3, [r4, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	b10b      	cbz	r3, 8003b16 <Vector10C+0x36>
 8003b12:	4620      	mov	r0, r4
 8003b14:	4798      	blx	r3
 8003b16:	2330      	movs	r3, #48	; 0x30
 8003b18:	f383 8811 	msr	BASEPRI, r3
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	4808      	ldr	r0, [pc, #32]	; (8003b40 <Vector10C+0x60>)
 8003b20:	f001 f9de 	bl	8004ee0 <chThdResumeI>
 8003b24:	2300      	movs	r3, #0
 8003b26:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003b2a:	4804      	ldr	r0, [pc, #16]	; (8003b3c <Vector10C+0x5c>)
 8003b2c:	f000 fe30 	bl	8004790 <__trace_isr_leave>
}
 8003b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003b34:	f001 bc0c 	b.w	8005350 <__port_irq_epilogue>
 8003b38:	240006bc 	.word	0x240006bc
 8003b3c:	08005af8 	.word	0x08005af8
 8003b40:	240006c4 	.word	0x240006c4
	...

08003b50 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8003b50:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003b52:	4c15      	ldr	r4, [pc, #84]	; (8003ba8 <Vector194+0x58>)

  OSAL_IRQ_PROLOGUE();
 8003b54:	4815      	ldr	r0, [pc, #84]	; (8003bac <Vector194+0x5c>)
 8003b56:	f000 fe03 	bl	8004760 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003b5a:	69e2      	ldr	r2, [r4, #28]
 8003b5c:	6953      	ldr	r3, [r2, #20]
 8003b5e:	6911      	ldr	r1, [r2, #16]
 8003b60:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003b62:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003b64:	065b      	lsls	r3, r3, #25
 8003b66:	d406      	bmi.n	8003b76 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8003b68:	4810      	ldr	r0, [pc, #64]	; (8003bac <Vector194+0x5c>)
 8003b6a:	f000 fe11 	bl	8004790 <__trace_isr_leave>
}
 8003b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003b72:	f001 bbed 	b.w	8005350 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003b76:	4620      	mov	r0, r4
 8003b78:	f7ff fd4a 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003b7c:	6863      	ldr	r3, [r4, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	b10b      	cbz	r3, 8003b86 <Vector194+0x36>
 8003b82:	4620      	mov	r0, r4
 8003b84:	4798      	blx	r3
 8003b86:	2330      	movs	r3, #48	; 0x30
 8003b88:	f383 8811 	msr	BASEPRI, r3
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4808      	ldr	r0, [pc, #32]	; (8003bb0 <Vector194+0x60>)
 8003b90:	f001 f9a6 	bl	8004ee0 <chThdResumeI>
 8003b94:	2300      	movs	r3, #0
 8003b96:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003b9a:	4804      	ldr	r0, [pc, #16]	; (8003bac <Vector194+0x5c>)
 8003b9c:	f000 fdf8 	bl	8004790 <__trace_isr_leave>
}
 8003ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003ba4:	f001 bbd4 	b.w	8005350 <__port_irq_epilogue>
 8003ba8:	240006f8 	.word	0x240006f8
 8003bac:	08005aec 	.word	0x08005aec
 8003bb0:	24000700 	.word	0x24000700
	...

08003bc0 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8003bc0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003bc2:	4c15      	ldr	r4, [pc, #84]	; (8003c18 <Vector198+0x58>)

  OSAL_IRQ_PROLOGUE();
 8003bc4:	4815      	ldr	r0, [pc, #84]	; (8003c1c <Vector198+0x5c>)
 8003bc6:	f000 fdcb 	bl	8004760 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003bca:	69e2      	ldr	r2, [r4, #28]
 8003bcc:	6953      	ldr	r3, [r2, #20]
 8003bce:	6911      	ldr	r1, [r2, #16]
 8003bd0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003bd2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003bd4:	065b      	lsls	r3, r3, #25
 8003bd6:	d406      	bmi.n	8003be6 <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 8003bd8:	4810      	ldr	r0, [pc, #64]	; (8003c1c <Vector198+0x5c>)
 8003bda:	f000 fdd9 	bl	8004790 <__trace_isr_leave>
}
 8003bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003be2:	f001 bbb5 	b.w	8005350 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003be6:	4620      	mov	r0, r4
 8003be8:	f7ff fd12 	bl	8003610 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003bec:	6863      	ldr	r3, [r4, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	b10b      	cbz	r3, 8003bf6 <Vector198+0x36>
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	4798      	blx	r3
 8003bf6:	2330      	movs	r3, #48	; 0x30
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4808      	ldr	r0, [pc, #32]	; (8003c20 <Vector198+0x60>)
 8003c00:	f001 f96e 	bl	8004ee0 <chThdResumeI>
 8003c04:	2300      	movs	r3, #0
 8003c06:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003c0a:	4804      	ldr	r0, [pc, #16]	; (8003c1c <Vector198+0x5c>)
 8003c0c:	f000 fdc0 	bl	8004790 <__trace_isr_leave>
}
 8003c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003c14:	f001 bb9c 	b.w	8005350 <__port_irq_epilogue>
 8003c18:	24000734 	.word	0x24000734
 8003c1c:	08005ae0 	.word	0x08005ae0
 8003c20:	2400073c 	.word	0x2400073c
	...

08003c30 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8003c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8003c34:	4d2d      	ldr	r5, [pc, #180]	; (8003cec <spi_lld_init+0xbc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8003c36:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c38:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8003cf0 <spi_lld_init+0xc0>
  spiObjectInit(&SPID1);
 8003c3c:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c3e:	4f2d      	ldr	r7, [pc, #180]	; (8003cf4 <spi_lld_init+0xc4>)
  spiObjectInit(&SPID1);
 8003c40:	f7fd fa06 	bl	8001050 <spiObjectInit>
  SPID1.spi       = SPI1;
 8003c44:	4b2c      	ldr	r3, [pc, #176]	; (8003cf8 <spi_lld_init+0xc8>)
  SPID1.is_bdma   = false;
 8003c46:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003c4a:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 8003c4c:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003c4e:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 8003c50:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c52:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003c54:	4e29      	ldr	r6, [pc, #164]	; (8003cfc <spi_lld_init+0xcc>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c56:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 8003c5a:	4d29      	ldr	r5, [pc, #164]	; (8003d00 <spi_lld_init+0xd0>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003c5c:	f7fd fd08 	bl	8001670 <nvicEnableVector>
  spiObjectInit(&SPID2);
 8003c60:	4628      	mov	r0, r5
 8003c62:	f7fd f9f5 	bl	8001050 <spiObjectInit>
  SPID2.spi       = SPI2;
 8003c66:	4b27      	ldr	r3, [pc, #156]	; (8003d04 <spi_lld_init+0xd4>)
  SPID2.is_bdma   = false;
 8003c68:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003c6c:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 8003c6e:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003c70:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 8003c72:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003c74:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003c76:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 8003c7a:	4d23      	ldr	r5, [pc, #140]	; (8003d08 <spi_lld_init+0xd8>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003c7c:	f7fd fcf8 	bl	8001670 <nvicEnableVector>
  spiObjectInit(&SPID3);
 8003c80:	4628      	mov	r0, r5
 8003c82:	f7fd f9e5 	bl	8001050 <spiObjectInit>
  SPID3.spi       = SPI3;
 8003c86:	4b21      	ldr	r3, [pc, #132]	; (8003d0c <spi_lld_init+0xdc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003c88:	210a      	movs	r1, #10
 8003c8a:	2033      	movs	r0, #51	; 0x33
  SPID3.spi       = SPI3;
 8003c8c:	61eb      	str	r3, [r5, #28]
  SPID3.is_bdma   = false;
 8003c8e:	f885 4020 	strb.w	r4, [r5, #32]
  SPID3.rx.dma    = NULL;
 8003c92:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003c94:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003c96:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003c9a:	f7fd fce9 	bl	8001670 <nvicEnableVector>
  spiObjectInit(&SPID5);
 8003c9e:	4630      	mov	r0, r6
 8003ca0:	f7fd f9d6 	bl	8001050 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8003ca4:	4d1a      	ldr	r5, [pc, #104]	; (8003d10 <spi_lld_init+0xe0>)
  SPID5.spi       = SPI5;
 8003ca6:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <spi_lld_init+0xe4>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003ca8:	210a      	movs	r1, #10
 8003caa:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 8003cac:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 8003cb0:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 8003cb2:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003cb4:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003cb6:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003cba:	f7fd fcd9 	bl	8001670 <nvicEnableVector>
  spiObjectInit(&SPID6);
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	f7fd f9c6 	bl	8001050 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8003cc4:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 8003cc6:	4914      	ldr	r1, [pc, #80]	; (8003d18 <spi_lld_init+0xe8>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003cc8:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 8003ccc:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003cd0:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 8003cd4:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003cd6:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 8003cd8:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003cda:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003cdc:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003cde:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 8003ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003ce6:	f7fd bcc3 	b.w	8001670 <nvicEnableVector>
 8003cea:	bf00      	nop
 8003cec:	24000644 	.word	0x24000644
 8003cf0:	00010016 	.word	0x00010016
 8003cf4:	00010046 	.word	0x00010046
 8003cf8:	40013000 	.word	0x40013000
 8003cfc:	240006f8 	.word	0x240006f8
 8003d00:	24000680 	.word	0x24000680
 8003d04:	40003800 	.word	0x40003800
 8003d08:	240006bc 	.word	0x240006bc
 8003d0c:	40003c00 	.word	0x40003c00
 8003d10:	24000734 	.word	0x24000734
 8003d14:	40015000 	.word	0x40015000
 8003d18:	58001400 	.word	0x58001400
 8003d1c:	00000000 	.word	0x00000000

08003d20 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8003d20:	b510      	push	{r4, lr}

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8003d22:	7803      	ldrb	r3, [r0, #0]
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295
msg_t spi_lld_start(SPIDriver *spip) {
 8003d28:	4604      	mov	r4, r0
  if (spip->state == SPI_STOP) {
 8003d2a:	2b01      	cmp	r3, #1
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8003d2c:	6382      	str	r2, [r0, #56]	; 0x38
  if (spip->state == SPI_STOP) {
 8003d2e:	d01e      	beq.n	8003d6e <spi_lld_start+0x4e>
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003d30:	6840      	ldr	r0, [r0, #4]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8003d32:	f894 2020 	ldrb.w	r2, [r4, #32]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003d36:	6943      	ldr	r3, [r0, #20]
 8003d38:	f003 031f 	and.w	r3, r3, #31
 8003d3c:	3301      	adds	r3, #1
  if (spip->is_bdma)
 8003d3e:	2a00      	cmp	r2, #0
 8003d40:	d13b      	bne.n	8003dba <spi_lld_start+0x9a>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8003d42:	2b08      	cmp	r3, #8
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003d44:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    if (dsize <= 8U) {
 8003d46:	d85d      	bhi.n	8003e04 <spi_lld_start+0xe4>
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003d48:	6b23      	ldr	r3, [r4, #48]	; 0x30
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003d4a:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003d4e:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
    }
    if (spip->config->circular) {
 8003d52:	7801      	ldrb	r1, [r0, #0]
 8003d54:	2900      	cmp	r1, #0
 8003d56:	d050      	beq.n	8003dfa <spi_lld_start+0xda>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8003d58:	f442 7284 	orr.w	r2, r2, #264	; 0x108
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8003d5c:	f443 7384 	orr.w	r3, r3, #264	; 0x108
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 8003d60:	69e1      	ldr	r1, [r4, #28]
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003d62:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
  spi_lld_configure(spip);
 8003d66:	f7ff fc23 	bl	80035b0 <spi_lld_configure.isra.0>

  return HAL_RET_SUCCESS;
 8003d6a:	2000      	movs	r0, #0
}
 8003d6c:	bd10      	pop	{r4, pc}
    else if (&SPID1 == spip) {
 8003d6e:	4bc7      	ldr	r3, [pc, #796]	; (800408c <spi_lld_start+0x36c>)
 8003d70:	4298      	cmp	r0, r3
 8003d72:	d068      	beq.n	8003e46 <spi_lld_start+0x126>
    else if (&SPID2 == spip) {
 8003d74:	4bc6      	ldr	r3, [pc, #792]	; (8004090 <spi_lld_start+0x370>)
 8003d76:	4298      	cmp	r0, r3
 8003d78:	f000 80d9 	beq.w	8003f2e <spi_lld_start+0x20e>
    else if (&SPID3 == spip) {
 8003d7c:	4bc5      	ldr	r3, [pc, #788]	; (8004094 <spi_lld_start+0x374>)
 8003d7e:	4298      	cmp	r0, r3
 8003d80:	f000 809b 	beq.w	8003eba <spi_lld_start+0x19a>
    else if (&SPID5 == spip) {
 8003d84:	4bc4      	ldr	r3, [pc, #784]	; (8004098 <spi_lld_start+0x378>)
 8003d86:	4298      	cmp	r0, r3
 8003d88:	f000 810b 	beq.w	8003fa2 <spi_lld_start+0x282>
    else if (&SPID6 == spip) {
 8003d8c:	4bc3      	ldr	r3, [pc, #780]	; (800409c <spi_lld_start+0x37c>)
 8003d8e:	4298      	cmp	r0, r3
 8003d90:	f000 813f 	beq.w	8004012 <spi_lld_start+0x2f2>
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8003d94:	69e2      	ldr	r2, [r4, #28]
    if (spip->is_bdma)
 8003d96:	f894 3020 	ldrb.w	r3, [r4, #32]
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8003d9a:	f102 0130 	add.w	r1, r2, #48	; 0x30
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003d9e:	6860      	ldr	r0, [r4, #4]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003da0:	3220      	adds	r2, #32
    if (spip->is_bdma)
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d044      	beq.n	8003e30 <spi_lld_start+0x110>
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8003da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	6099      	str	r1, [r3, #8]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003dac:	6943      	ldr	r3, [r0, #20]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003dae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003db0:	f003 031f 	and.w	r3, r3, #31
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003db4:	6849      	ldr	r1, [r1, #4]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003db6:	3301      	adds	r3, #1
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003db8:	608a      	str	r2, [r1, #8]
    if (dsize <= 8U) {
 8003dba:	2b08      	cmp	r3, #8
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003dbc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    if (dsize <= 8U) {
 8003dbe:	d810      	bhi.n	8003de2 <spi_lld_start+0xc2>
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003dc0:	6b23      	ldr	r3, [r4, #48]	; 0x30
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003dc2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003dc6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    if (spip->config->circular) {
 8003dca:	7801      	ldrb	r1, [r0, #0]
 8003dcc:	b121      	cbz	r1, 8003dd8 <spi_lld_start+0xb8>
      spip->rxdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003dce:	f042 0224 	orr.w	r2, r2, #36	; 0x24
      spip->txdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003dd2:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8003dd6:	e7c3      	b.n	8003d60 <spi_lld_start+0x40>
      spip->rxdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003dd8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003ddc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003de0:	e7be      	b.n	8003d60 <spi_lld_start+0x40>
    else if (dsize <= 16U) {
 8003de2:	2b10      	cmp	r3, #16
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8003de4:	6b23      	ldr	r3, [r4, #48]	; 0x30
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8003de6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8003dea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    else if (dsize <= 16U) {
 8003dee:	d81a      	bhi.n	8003e26 <spi_lld_start+0x106>
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8003df0:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8003df4:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8003df8:	e7e7      	b.n	8003dca <spi_lld_start+0xaa>
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8003dfa:	f422 7284 	bic.w	r2, r2, #264	; 0x108
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8003dfe:	f423 7384 	bic.w	r3, r3, #264	; 0x108
 8003e02:	e7ad      	b.n	8003d60 <spi_lld_start+0x40>
    else if (dsize <= 16U) {
 8003e04:	2b10      	cmp	r3, #16
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8003e06:	6b23      	ldr	r3, [r4, #48]	; 0x30
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8003e08:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8003e0c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    else if (dsize <= 16U) {
 8003e10:	d804      	bhi.n	8003e1c <spi_lld_start+0xfc>
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8003e12:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8003e16:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003e1a:	e79a      	b.n	8003d52 <spi_lld_start+0x32>
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8003e1c:	f442 42a0 	orr.w	r2, r2, #20480	; 0x5000
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8003e20:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 8003e24:	e795      	b.n	8003d52 <spi_lld_start+0x32>
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 8003e26:	f442 6220 	orr.w	r2, r2, #2560	; 0xa00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 8003e2a:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8003e2e:	e7cc      	b.n	8003dca <spi_lld_start+0xaa>
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 8003e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6099      	str	r1, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 8003e36:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003e38:	6943      	ldr	r3, [r0, #20]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 8003e3a:	6809      	ldr	r1, [r1, #0]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003e3c:	f003 031f 	and.w	r3, r3, #31
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 8003e40:	608a      	str	r2, [r1, #8]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003e42:	3301      	adds	r3, #1
  if (spip->is_bdma)
 8003e44:	e77d      	b.n	8003d42 <spi_lld_start+0x22>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8003e46:	4603      	mov	r3, r0
 8003e48:	4a95      	ldr	r2, [pc, #596]	; (80040a0 <spi_lld_start+0x380>)
 8003e4a:	210a      	movs	r1, #10
 8003e4c:	2010      	movs	r0, #16
 8003e4e:	f7fe fb17 	bl	8002480 <dmaStreamAllocI>
 8003e52:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 8003e54:	2800      	cmp	r0, #0
 8003e56:	f000 8116 	beq.w	8004086 <spi_lld_start+0x366>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8003e5a:	4623      	mov	r3, r4
 8003e5c:	4a91      	ldr	r2, [pc, #580]	; (80040a4 <spi_lld_start+0x384>)
 8003e5e:	210a      	movs	r1, #10
 8003e60:	2010      	movs	r0, #16
 8003e62:	f7fe fb0d 	bl	8002480 <dmaStreamAllocI>
 8003e66:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	f000 8109 	beq.w	8004080 <spi_lld_start+0x360>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI1_RX);
 8003e6e:	2125      	movs	r1, #37	; 0x25
 8003e70:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003e72:	f7fe fbcd 	bl	8002610 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI1_TX);
 8003e76:	2126      	movs	r1, #38	; 0x26
 8003e78:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003e7a:	f7fe fbc9 	bl	8002610 <dmaSetRequestSource>
  RCC_C1->APB2ENR |= mask;
 8003e7e:	4b8a      	ldr	r3, [pc, #552]	; (80040a8 <spi_lld_start+0x388>)
 8003e80:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003e84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e88:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003e8c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8003e90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e94:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8003e98:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
  RCC->APB2RSTR |= mask;
 8003e9c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003ea0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ea4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003ea8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003eac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003eb0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003eb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8003eb8:	e76c      	b.n	8003d94 <spi_lld_start+0x74>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8003eba:	4603      	mov	r3, r0
 8003ebc:	4a78      	ldr	r2, [pc, #480]	; (80040a0 <spi_lld_start+0x380>)
 8003ebe:	210a      	movs	r1, #10
 8003ec0:	2010      	movs	r0, #16
 8003ec2:	f7fe fadd 	bl	8002480 <dmaStreamAllocI>
 8003ec6:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 8003ec8:	2800      	cmp	r0, #0
 8003eca:	f000 80dc 	beq.w	8004086 <spi_lld_start+0x366>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8003ece:	4623      	mov	r3, r4
 8003ed0:	4a74      	ldr	r2, [pc, #464]	; (80040a4 <spi_lld_start+0x384>)
 8003ed2:	210a      	movs	r1, #10
 8003ed4:	2010      	movs	r0, #16
 8003ed6:	f7fe fad3 	bl	8002480 <dmaStreamAllocI>
 8003eda:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 8003edc:	2800      	cmp	r0, #0
 8003ede:	f000 80cf 	beq.w	8004080 <spi_lld_start+0x360>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI3_RX);
 8003ee2:	213d      	movs	r1, #61	; 0x3d
 8003ee4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003ee6:	f7fe fb93 	bl	8002610 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI3_TX);
 8003eea:	213e      	movs	r1, #62	; 0x3e
 8003eec:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003eee:	f7fe fb8f 	bl	8002610 <dmaSetRequestSource>
  RCC_C1->APB1LENR |= mask;
 8003ef2:	4b6d      	ldr	r3, [pc, #436]	; (80040a8 <spi_lld_start+0x388>)
 8003ef4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003ef8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003efc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003f00:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8003f04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f08:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003f0c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
  RCC->APB1LRSTR |= mask;
 8003f10:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f18:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003f1c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8003f2c:	e732      	b.n	8003d94 <spi_lld_start+0x74>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8003f2e:	4603      	mov	r3, r0
 8003f30:	4a5b      	ldr	r2, [pc, #364]	; (80040a0 <spi_lld_start+0x380>)
 8003f32:	210a      	movs	r1, #10
 8003f34:	2010      	movs	r0, #16
 8003f36:	f7fe faa3 	bl	8002480 <dmaStreamAllocI>
 8003f3a:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 8003f3c:	2800      	cmp	r0, #0
 8003f3e:	f000 80a2 	beq.w	8004086 <spi_lld_start+0x366>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8003f42:	4623      	mov	r3, r4
 8003f44:	4a57      	ldr	r2, [pc, #348]	; (80040a4 <spi_lld_start+0x384>)
 8003f46:	210a      	movs	r1, #10
 8003f48:	2010      	movs	r0, #16
 8003f4a:	f7fe fa99 	bl	8002480 <dmaStreamAllocI>
 8003f4e:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 8003f50:	2800      	cmp	r0, #0
 8003f52:	f000 8095 	beq.w	8004080 <spi_lld_start+0x360>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 8003f56:	2127      	movs	r1, #39	; 0x27
 8003f58:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003f5a:	f7fe fb59 	bl	8002610 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 8003f5e:	2128      	movs	r1, #40	; 0x28
 8003f60:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003f62:	f7fe fb55 	bl	8002610 <dmaSetRequestSource>
  RCC_C1->APB1LENR |= mask;
 8003f66:	4b50      	ldr	r3, [pc, #320]	; (80040a8 <spi_lld_start+0x388>)
 8003f68:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003f6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f70:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003f74:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8003f78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f7c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003f80:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
  RCC->APB1LRSTR |= mask;
 8003f84:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f8c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003f90:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f94:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003f98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8003fa0:	e6f8      	b.n	8003d94 <spi_lld_start+0x74>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	4a3e      	ldr	r2, [pc, #248]	; (80040a0 <spi_lld_start+0x380>)
 8003fa6:	210a      	movs	r1, #10
 8003fa8:	2010      	movs	r0, #16
 8003faa:	f7fe fa69 	bl	8002480 <dmaStreamAllocI>
 8003fae:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 8003fb0:	2800      	cmp	r0, #0
 8003fb2:	d068      	beq.n	8004086 <spi_lld_start+0x366>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8003fb4:	4623      	mov	r3, r4
 8003fb6:	4a3b      	ldr	r2, [pc, #236]	; (80040a4 <spi_lld_start+0x384>)
 8003fb8:	210a      	movs	r1, #10
 8003fba:	2010      	movs	r0, #16
 8003fbc:	f7fe fa60 	bl	8002480 <dmaStreamAllocI>
 8003fc0:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 8003fc2:	2800      	cmp	r0, #0
 8003fc4:	d05c      	beq.n	8004080 <spi_lld_start+0x360>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI5_RX);
 8003fc6:	2155      	movs	r1, #85	; 0x55
 8003fc8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003fca:	f7fe fb21 	bl	8002610 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI5_TX);
 8003fce:	2156      	movs	r1, #86	; 0x56
 8003fd0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003fd2:	f7fe fb1d 	bl	8002610 <dmaSetRequestSource>
  RCC_C1->APB2ENR |= mask;
 8003fd6:	4b34      	ldr	r3, [pc, #208]	; (80040a8 <spi_lld_start+0x388>)
 8003fd8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003fdc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003fe0:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003fe4:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8003fe8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003fec:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8003ff0:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
  RCC->APB2RSTR |= mask;
 8003ff4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003ff8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003ffc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8004000:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004004:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004008:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800400c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8004010:	e6c0      	b.n	8003d94 <spi_lld_start+0x74>
  spip->rx.bdma = bdmaStreamAllocI(rxstream, priority,
 8004012:	4603      	mov	r3, r0
 8004014:	4a25      	ldr	r2, [pc, #148]	; (80040ac <spi_lld_start+0x38c>)
 8004016:	210a      	movs	r1, #10
 8004018:	2008      	movs	r0, #8
 800401a:	f7fd ff81 	bl	8001f20 <bdmaStreamAllocI>
 800401e:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.bdma == NULL) {
 8004020:	b388      	cbz	r0, 8004086 <spi_lld_start+0x366>
  spip->tx.bdma = bdmaStreamAllocI(txstream, priority,
 8004022:	4623      	mov	r3, r4
 8004024:	4a22      	ldr	r2, [pc, #136]	; (80040b0 <spi_lld_start+0x390>)
 8004026:	210a      	movs	r1, #10
 8004028:	2008      	movs	r0, #8
 800402a:	f7fd ff79 	bl	8001f20 <bdmaStreamAllocI>
 800402e:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.bdma == NULL) {
 8004030:	2800      	cmp	r0, #0
 8004032:	d03f      	beq.n	80040b4 <spi_lld_start+0x394>
      bdmaSetRequestSource(spip->rx.bdma, STM32_DMAMUX2_SPI6_RX);
 8004034:	210b      	movs	r1, #11
 8004036:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004038:	f7fd fff2 	bl	8002020 <bdmaSetRequestSource>
      bdmaSetRequestSource(spip->tx.bdma, STM32_DMAMUX2_SPI6_TX);
 800403c:	210c      	movs	r1, #12
 800403e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004040:	f7fd ffee 	bl	8002020 <bdmaSetRequestSource>
  RCC_C1->APB4ENR |= mask;
 8004044:	4b18      	ldr	r3, [pc, #96]	; (80040a8 <spi_lld_start+0x388>)
 8004046:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800404a:	f042 0220 	orr.w	r2, r2, #32
 800404e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    RCC_C1->APB4LPENR |= mask;
 8004052:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8004056:	f042 0220 	orr.w	r2, r2, #32
 800405a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 800405e:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
  RCC->APB4RSTR |= mask;
 8004062:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004066:	f042 0220 	orr.w	r2, r2, #32
 800406a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 800406e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004072:	f022 0220 	bic.w	r2, r2, #32
 8004076:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 800407a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 800407e:	e689      	b.n	8003d94 <spi_lld_start+0x74>
    dmaStreamFreeI(spip->rx.dma);
 8004080:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004082:	f7fe fa8d 	bl	80025a0 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8004086:	f06f 0010 	mvn.w	r0, #16
}
 800408a:	bd10      	pop	{r4, pc}
 800408c:	24000644 	.word	0x24000644
 8004090:	24000680 	.word	0x24000680
 8004094:	240006bc 	.word	0x240006bc
 8004098:	240006f8 	.word	0x240006f8
 800409c:	24000734 	.word	0x24000734
 80040a0:	080038a1 	.word	0x080038a1
 80040a4:	08003891 	.word	0x08003891
 80040a8:	58024400 	.word	0x58024400
 80040ac:	08003951 	.word	0x08003951
 80040b0:	08003881 	.word	0x08003881
    bdmaStreamFreeI(spip->rx.bdma);
 80040b4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80040b6:	f7fd ff8b 	bl	8001fd0 <bdmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 80040ba:	f06f 0010 	mvn.w	r0, #16
}
 80040be:	bd10      	pop	{r4, pc}

080040c0 <spi_lld_send>:
msg_t spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  osalDbgAssert(n <= STM32_DMA_MAX_TRANSFER, "unsupported DMA transfer size");

#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 80040c0:	f890 3020 	ldrb.w	r3, [r0, #32]
msg_t spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {
 80040c4:	b410      	push	{r4}
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamSetMemory(spip->rx.bdma, &spip->rxsink);
 80040c6:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (spip->is_bdma)
 80040c8:	b30b      	cbz	r3, 800410e <spi_lld_send+0x4e>
    bdmaStreamSetMemory(spip->rx.bdma, &spip->rxsink);
 80040ca:	6864      	ldr	r4, [r4, #4]
 80040cc:	f100 0334 	add.w	r3, r0, #52	; 0x34
 80040d0:	60e3      	str	r3, [r4, #12]
    bdmaStreamSetTransactionSize(spip->rx.bdma, n);
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode);
 80040d2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    bdmaStreamSetTransactionSize(spip->rx.bdma, n);
 80040d4:	6061      	str	r1, [r4, #4]
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode);
 80040d6:	6023      	str	r3, [r4, #0]

    bdmaStreamSetMemory(spip->tx.bdma, txbuf);
 80040d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	60da      	str	r2, [r3, #12]
    bdmaStreamSetTransactionSize(spip->tx.bdma, n);
    bdmaStreamSetMode(spip->tx.bdma, spip->txdmamode | STM32_BDMA_CR_MINC);
 80040de:	6b02      	ldr	r2, [r0, #48]	; 0x30
    bdmaStreamSetTransactionSize(spip->tx.bdma, n);
 80040e0:	6059      	str	r1, [r3, #4]
    bdmaStreamSetMode(spip->tx.bdma, spip->txdmamode | STM32_BDMA_CR_MINC);
 80040e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    dmaStreamSetTransactionSize(spip->rx.dma, n);
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode);

    dmaStreamSetMemory0(spip->tx.dma, txbuf);
    dmaStreamSetTransactionSize(spip->tx.dma, n);
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode | STM32_DMA_CR_MINC);
 80040e6:	601a      	str	r2, [r3, #0]

    dmaStreamEnable(spip->rx.dma);
 80040e8:	6822      	ldr	r2, [r4, #0]
 80040ea:	f042 0201 	orr.w	r2, r2, #1
 80040ee:	6022      	str	r2, [r4, #0]
    dmaStreamEnable(spip->tx.dma);
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	f042 0201 	orr.w	r2, r2, #1
 80040f6:	601a      	str	r2, [r3, #0]
  if (!spip->config->slave) {
 80040f8:	6843      	ldr	r3, [r0, #4]
 80040fa:	785b      	ldrb	r3, [r3, #1]
 80040fc:	b923      	cbnz	r3, 8004108 <spi_lld_send+0x48>
 80040fe:	69c2      	ldr	r2, [r0, #28]
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8004100:	6813      	ldr	r3, [r2, #0]
 8004102:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004106:	6013      	str	r3, [r2, #0]
#endif

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}
 8004108:	2000      	movs	r0, #0
 800410a:	bc10      	pop	{r4}
 800410c:	4770      	bx	lr
    dmaStreamSetMemory0(spip->rx.dma, &spip->rxsink);
 800410e:	6824      	ldr	r4, [r4, #0]
 8004110:	f100 0334 	add.w	r3, r0, #52	; 0x34
 8004114:	60e3      	str	r3, [r4, #12]
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode);
 8004116:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    dmaStreamSetTransactionSize(spip->rx.dma, n);
 8004118:	6061      	str	r1, [r4, #4]
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode);
 800411a:	6023      	str	r3, [r4, #0]
    dmaStreamSetMemory0(spip->tx.dma, txbuf);
 800411c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	60da      	str	r2, [r3, #12]
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode | STM32_DMA_CR_MINC);
 8004122:	6b02      	ldr	r2, [r0, #48]	; 0x30
    dmaStreamSetTransactionSize(spip->tx.dma, n);
 8004124:	6059      	str	r1, [r3, #4]
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode | STM32_DMA_CR_MINC);
 8004126:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800412a:	e7dc      	b.n	80040e6 <spi_lld_send+0x26>
 800412c:	0000      	movs	r0, r0
	...

08004130 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8004130:	4a12      	ldr	r2, [pc, #72]	; (800417c <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004132:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8004136:	2100      	movs	r1, #0
 8004138:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 800413c:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8004140:	b430      	push	{r4, r5}
 8004142:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004146:	f640 457f 	movw	r5, #3199	; 0xc7f
    RCC_C1->APB1LLPENR |= mask;
 800414a:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800414e:	4c0c      	ldr	r4, [pc, #48]	; (8004180 <st_lld_init+0x50>)
 8004150:	f040 0001 	orr.w	r0, r0, #1
 8004154:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8004158:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 800415a:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800415e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004160:	4302      	orrs	r2, r0
 8004162:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8004164:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004168:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800416a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 800416c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 800416e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8004170:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8004172:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8004174:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8004176:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8004178:	bc30      	pop	{r4, r5}
 800417a:	4770      	bx	lr
 800417c:	58024400 	.word	0x58024400
 8004180:	5c001000 	.word	0x5c001000
	...

08004190 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8004190:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8004194:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8004196:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8004198:	68d3      	ldr	r3, [r2, #12]
 800419a:	400b      	ands	r3, r1
 800419c:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 800419e:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 80041a0:	ea6f 0101 	mvn.w	r1, r1
 80041a4:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 80041a6:	d400      	bmi.n	80041aa <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80041a8:	bd08      	pop	{r3, pc}
 80041aa:	2330      	movs	r3, #48	; 0x30
 80041ac:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 80041b0:	f000 fa2e 	bl	8004610 <chSysTimerHandlerI>
 80041b4:	2300      	movs	r3, #0
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	bd08      	pop	{r3, pc}
 80041bc:	0000      	movs	r0, r0
	...

080041c0 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80041c0:	4a02      	ldr	r2, [pc, #8]	; (80041cc <notify3+0xc>)
 80041c2:	6813      	ldr	r3, [r2, #0]
 80041c4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80041c8:	6013      	str	r3, [r2, #0]
}
 80041ca:	4770      	bx	lr
 80041cc:	40004800 	.word	0x40004800

080041d0 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 80041d0:	b510      	push	{r4, lr}
  nvicEnableVector(STM32_USART2_NUMBER, STM32_SERIAL_USART2_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_USART3
  sdObjectInit(&SD3);
 80041d2:	4c0d      	ldr	r4, [pc, #52]	; (8004208 <sd_lld_init+0x38>)
void sd_lld_init(void) {
 80041d4:	b082      	sub	sp, #8
  sdObjectInit(&SD3);
 80041d6:	4620      	mov	r0, r4
 80041d8:	f7fc ff02 	bl	8000fe0 <sdObjectInit>
  iqObjectInit(&SD3.iqueue, sd_in_buf3, sizeof sd_in_buf3, NULL, &SD3);
 80041dc:	f104 000c 	add.w	r0, r4, #12
 80041e0:	2300      	movs	r3, #0
 80041e2:	2210      	movs	r2, #16
 80041e4:	4909      	ldr	r1, [pc, #36]	; (800420c <sd_lld_init+0x3c>)
 80041e6:	9400      	str	r4, [sp, #0]
 80041e8:	f7fc faca 	bl	8000780 <iqObjectInit>
  oqObjectInit(&SD3.oqueue, sd_out_buf3, sizeof sd_out_buf3, notify3, &SD3);
 80041ec:	4b08      	ldr	r3, [pc, #32]	; (8004210 <sd_lld_init+0x40>)
 80041ee:	2210      	movs	r2, #16
 80041f0:	4908      	ldr	r1, [pc, #32]	; (8004214 <sd_lld_init+0x44>)
 80041f2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80041f6:	9400      	str	r4, [sp, #0]
 80041f8:	f7fc fb5a 	bl	80008b0 <oqObjectInit>
  SD3.usart = USART3;
  SD3.clock = STM32_USART3CLK;
 80041fc:	4a06      	ldr	r2, [pc, #24]	; (8004218 <sd_lld_init+0x48>)
 80041fe:	4b07      	ldr	r3, [pc, #28]	; (800421c <sd_lld_init+0x4c>)
 8004200:	e9c4 2315 	strd	r2, r3, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8004204:	b002      	add	sp, #8
 8004206:	bd10      	pop	{r4, pc}
 8004208:	24000770 	.word	0x24000770
 800420c:	240007d0 	.word	0x240007d0
 8004210:	080041c1 	.word	0x080041c1
 8004214:	240007e0 	.word	0x240007e0
 8004218:	40004800 	.word	0x40004800
 800421c:	00f42400 	.word	0x00f42400

08004220 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8004220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8004224:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8004226:	4606      	mov	r6, r0
  uint32_t cr1 = u->CR1;
 8004228:	f8d5 a000 	ldr.w	sl, [r5]
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 800422c:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800422e:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 8004230:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8004232:	d153      	bne.n	80042dc <sd_lld_serve_interrupt+0xbc>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8004234:	05e2      	lsls	r2, r4, #23
 8004236:	d445      	bmi.n	80042c4 <sd_lld_serve_interrupt+0xa4>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8004238:	06a0      	lsls	r0, r4, #26
 800423a:	d510      	bpl.n	800425e <sd_lld_serve_interrupt+0x3e>
 800423c:	f04f 0830 	mov.w	r8, #48	; 0x30
 8004240:	2700      	movs	r7, #0
 8004242:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8004246:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004248:	4630      	mov	r0, r6
 800424a:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 800424e:	4019      	ands	r1, r3
 8004250:	f7fc fed6 	bl	8001000 <sdIncomingDataI>
 8004254:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 8004258:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 800425a:	06a3      	lsls	r3, r4, #26
 800425c:	d4f1      	bmi.n	8004242 <sd_lld_serve_interrupt+0x22>
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 800425e:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8004262:	d01e      	beq.n	80042a2 <sd_lld_serve_interrupt+0x82>
    while (isr & USART_ISR_TXE) {
 8004264:	0621      	lsls	r1, r4, #24
 8004266:	d51c      	bpl.n	80042a2 <sd_lld_serve_interrupt+0x82>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 8004268:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800426c:	2730      	movs	r7, #48	; 0x30
 800426e:	f04f 0900 	mov.w	r9, #0
 8004272:	e005      	b.n	8004280 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8004274:	62a8      	str	r0, [r5, #40]	; 0x28
 8004276:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 800427a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 800427c:	0622      	lsls	r2, r4, #24
 800427e:	d510      	bpl.n	80042a2 <sd_lld_serve_interrupt+0x82>
 8004280:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8004284:	4640      	mov	r0, r8
 8004286:	f7fc fb53 	bl	8000930 <oqGetI>
      if (b < MSG_OK) {
 800428a:	2800      	cmp	r0, #0
 800428c:	daf2      	bge.n	8004274 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 800428e:	2108      	movs	r1, #8
 8004290:	1d30      	adds	r0, r6, #4
 8004292:	f000 ff55 	bl	8005140 <chEvtBroadcastFlagsI>
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
 8004296:	f02a 0380 	bic.w	r3, sl, #128	; 0x80
 800429a:	602b      	str	r3, [r5, #0]
 800429c:	2300      	movs	r3, #0
 800429e:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80042a2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80042a6:	d00b      	beq.n	80042c0 <sd_lld_serve_interrupt+0xa0>
 80042a8:	0663      	lsls	r3, r4, #25
 80042aa:	d509      	bpl.n	80042c0 <sd_lld_serve_interrupt+0xa0>
 80042ac:	2330      	movs	r3, #48	; 0x30
 80042ae:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 80042b2:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d02b      	beq.n	8004312 <sd_lld_serve_interrupt+0xf2>
 80042ba:	2300      	movs	r3, #0
 80042bc:	f383 8811 	msr	BASEPRI, r3
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
      u->CR1 = cr1 & ~USART_CR1_TCIE;
    }
    osalSysUnlockFromISR();
  }
}
 80042c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c4:	2330      	movs	r3, #48	; 0x30
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80042ce:	1d30      	adds	r0, r6, #4
 80042d0:	f000 ff36 	bl	8005140 <chEvtBroadcastFlagsI>
 80042d4:	2300      	movs	r3, #0
 80042d6:	f383 8811 	msr	BASEPRI, r3
}
 80042da:	e7ad      	b.n	8004238 <sd_lld_serve_interrupt+0x18>
  if (isr & USART_ISR_ORE)
 80042dc:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 80042e0:	07e3      	lsls	r3, r4, #31
 80042e2:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 80042e6:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 80042ea:	bf48      	it	mi
 80042ec:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 80042f0:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 80042f2:	bf48      	it	mi
 80042f4:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 80042f8:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 80042fa:	bf48      	it	mi
 80042fc:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 8004300:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8004304:	1d30      	adds	r0, r6, #4
 8004306:	f000 ff1b 	bl	8005140 <chEvtBroadcastFlagsI>
 800430a:	2300      	movs	r3, #0
 800430c:	f383 8811 	msr	BASEPRI, r3
}
 8004310:	e790      	b.n	8004234 <sd_lld_serve_interrupt+0x14>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8004312:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0d0      	beq.n	80042ba <sd_lld_serve_interrupt+0x9a>
 8004318:	2110      	movs	r1, #16
 800431a:	1d30      	adds	r0, r6, #4
 800431c:	f000 ff10 	bl	8005140 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004320:	f02a 0340 	bic.w	r3, sl, #64	; 0x40
 8004324:	602b      	str	r3, [r5, #0]
 8004326:	e7c8      	b.n	80042ba <sd_lld_serve_interrupt+0x9a>
	...

08004330 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8004330:	4a66      	ldr	r2, [pc, #408]	; (80044cc <__early_init+0x19c>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004332:	2300      	movs	r3, #0
  RCC->AHB4RSTR &= ~mask;
 8004334:	4866      	ldr	r0, [pc, #408]	; (80044d0 <__early_init+0x1a0>)
  RCC->AHB4RSTR |= mask;
 8004336:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800433a:	b470      	push	{r4, r5, r6}
 800433c:	f240 74ff 	movw	r4, #2047	; 0x7ff
  gpiop->OSPEEDR = config->ospeedr;
 8004340:	4d64      	ldr	r5, [pc, #400]	; (80044d4 <__early_init+0x1a4>)
  gpiop->AFRL    = config->afrl;
 8004342:	f245 5650 	movw	r6, #21840	; 0x5550
 8004346:	4321      	orrs	r1, r4
 8004348:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 800434c:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8004350:	4008      	ands	r0, r1
  gpiop->OTYPER  = config->otyper;
 8004352:	4961      	ldr	r1, [pc, #388]	; (80044d8 <__early_init+0x1a8>)
 8004354:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8004358:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
  RCC_C1->AHB4ENR |= mask;
 800435c:	f8d2 00e0 	ldr.w	r0, [r2, #224]	; 0xe0
 8004360:	4320      	orrs	r0, r4
 8004362:	f8c2 00e0 	str.w	r0, [r2, #224]	; 0xe0
    RCC_C1->AHB4LPENR |= mask;
 8004366:	f8d2 0108 	ldr.w	r0, [r2, #264]	; 0x108
 800436a:	4320      	orrs	r0, r4
 800436c:	4c5b      	ldr	r4, [pc, #364]	; (80044dc <__early_init+0x1ac>)
 800436e:	f8c2 0108 	str.w	r0, [r2, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8004372:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 8004376:	f64f 728f 	movw	r2, #65423	; 0xff8f
  gpiop->OTYPER  = config->otyper;
 800437a:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800437c:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800437e:	f04f 3555 	mov.w	r5, #1431655765	; 0x55555555
 8004382:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8004384:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8004386:	4a56      	ldr	r2, [pc, #344]	; (80044e0 <__early_init+0x1b0>)
  gpiop->OTYPER  = config->otyper;
 8004388:	4856      	ldr	r0, [pc, #344]	; (80044e4 <__early_init+0x1b4>)
  gpiop->AFRL    = config->afrl;
 800438a:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 800438c:	4a56      	ldr	r2, [pc, #344]	; (80044e8 <__early_init+0x1b8>)
 800438e:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004390:	4a56      	ldr	r2, [pc, #344]	; (80044ec <__early_init+0x1bc>)
 8004392:	600a      	str	r2, [r1, #0]
  gpiop->ODR     = config->odr;
 8004394:	f64f 71ff 	movw	r1, #65535	; 0xffff
  gpiop->OSPEEDR = config->ospeedr;
 8004398:	4a55      	ldr	r2, [pc, #340]	; (80044f0 <__early_init+0x1c0>)
  gpiop->OTYPER  = config->otyper;
 800439a:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800439c:	60a2      	str	r2, [r4, #8]
  gpiop->ODR     = config->odr;
 800439e:	f64b 727e 	movw	r2, #49022	; 0xbf7e
  gpiop->PUPDR   = config->pupdr;
 80043a2:	60e3      	str	r3, [r4, #12]
  gpiop->ODR     = config->odr;
 80043a4:	6162      	str	r2, [r4, #20]
  gpiop->AFRL    = config->afrl;
 80043a6:	4a53      	ldr	r2, [pc, #332]	; (80044f4 <__early_init+0x1c4>)
 80043a8:	6222      	str	r2, [r4, #32]
  gpiop->AFRH    = config->afrh;
 80043aa:	4a53      	ldr	r2, [pc, #332]	; (80044f8 <__early_init+0x1c8>)
 80043ac:	6262      	str	r2, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80043ae:	4a53      	ldr	r2, [pc, #332]	; (80044fc <__early_init+0x1cc>)
 80043b0:	6022      	str	r2, [r4, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80043b2:	4c53      	ldr	r4, [pc, #332]	; (8004500 <__early_init+0x1d0>)
  gpiop->OTYPER  = config->otyper;
 80043b4:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80043b6:	6084      	str	r4, [r0, #8]
  gpiop->AFRL    = config->afrl;
 80043b8:	4c52      	ldr	r4, [pc, #328]	; (8004504 <__early_init+0x1d4>)
  gpiop->PUPDR   = config->pupdr;
 80043ba:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 80043bc:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80043be:	6204      	str	r4, [r0, #32]
  gpiop->AFRH    = config->afrh;
 80043c0:	4c51      	ldr	r4, [pc, #324]	; (8004508 <__early_init+0x1d8>)
  gpiop->OTYPER  = config->otyper;
 80043c2:	4a52      	ldr	r2, [pc, #328]	; (800450c <__early_init+0x1dc>)
  gpiop->AFRH    = config->afrh;
 80043c4:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80043c6:	4c52      	ldr	r4, [pc, #328]	; (8004510 <__early_init+0x1e0>)
 80043c8:	6004      	str	r4, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 80043ca:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  gpiop->OSPEEDR = config->ospeedr;
 80043ce:	4c51      	ldr	r4, [pc, #324]	; (8004514 <__early_init+0x1e4>)
  gpiop->OTYPER  = config->otyper;
 80043d0:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80043d2:	6094      	str	r4, [r2, #8]
  gpiop->AFRL    = config->afrl;
 80043d4:	4c50      	ldr	r4, [pc, #320]	; (8004518 <__early_init+0x1e8>)
  gpiop->PUPDR   = config->pupdr;
 80043d6:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 80043d8:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 80043da:	6214      	str	r4, [r2, #32]
  gpiop->AFRH    = config->afrh;
 80043dc:	f104 44f8 	add.w	r4, r4, #2080374784	; 0x7c000000
 80043e0:	f504 1408 	add.w	r4, r4, #2228224	; 0x220000
 80043e4:	6254      	str	r4, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80043e6:	4c4d      	ldr	r4, [pc, #308]	; (800451c <__early_init+0x1ec>)
 80043e8:	6014      	str	r4, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80043ea:	f46f 5440 	mvn.w	r4, #12288	; 0x3000
  gpiop->OTYPER  = config->otyper;
 80043ee:	6043      	str	r3, [r0, #4]
 80043f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
  gpiop->OSPEEDR = config->ospeedr;
 80043f4:	6084      	str	r4, [r0, #8]
  gpiop->AFRL    = config->afrl;
 80043f6:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
  gpiop->PUPDR   = config->pupdr;
 80043fa:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 80043fc:	f5a4 14cb 	sub.w	r4, r4, #1662976	; 0x196000
  gpiop->ODR     = config->odr;
 8004400:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8004402:	f6a4 1433 	subw	r4, r4, #2355	; 0x933
 8004406:	6204      	str	r4, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8004408:	f04f 34cc 	mov.w	r4, #3435973836	; 0xcccccccc
 800440c:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800440e:	4c44      	ldr	r4, [pc, #272]	; (8004520 <__early_init+0x1f0>)
 8004410:	6004      	str	r4, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8004412:	4c44      	ldr	r4, [pc, #272]	; (8004524 <__early_init+0x1f4>)
  gpiop->OTYPER  = config->otyper;
 8004414:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004416:	6094      	str	r4, [r2, #8]
  gpiop->AFRL    = config->afrl;
 8004418:	4c43      	ldr	r4, [pc, #268]	; (8004528 <__early_init+0x1f8>)
  gpiop->PUPDR   = config->pupdr;
 800441a:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 800441c:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800441e:	6214      	str	r4, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8004420:	f104 44f8 	add.w	r4, r4, #2080374784	; 0x7c000000
 8004424:	f6a4 4477 	subw	r4, r4, #3191	; 0xc77
 8004428:	6254      	str	r4, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800442a:	f104 445e 	add.w	r4, r4, #3724541952	; 0xde000000
 800442e:	f5a4 1490 	sub.w	r4, r4, #1179648	; 0x120000
 8004432:	f2a4 54ab 	subw	r4, r4, #1451	; 0x5ab
 8004436:	6014      	str	r4, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8004438:	4c3c      	ldr	r4, [pc, #240]	; (800452c <__early_init+0x1fc>)
  gpiop->OTYPER  = config->otyper;
 800443a:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800443e:	f8c0 4808 	str.w	r4, [r0, #2056]	; 0x808
  gpiop->ODR     = config->odr;
 8004442:	f64f 74bf 	movw	r4, #65471	; 0xffbf
  gpiop->PUPDR   = config->pupdr;
 8004446:	f8c0 380c 	str.w	r3, [r0, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 800444a:	f8c0 4814 	str.w	r4, [r0, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 800444e:	4c38      	ldr	r4, [pc, #224]	; (8004530 <__early_init+0x200>)
 8004450:	f8c0 4820 	str.w	r4, [r0, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8004454:	4c37      	ldr	r4, [pc, #220]	; (8004534 <__early_init+0x204>)
 8004456:	f8c0 4824 	str.w	r4, [r0, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800445a:	4c37      	ldr	r4, [pc, #220]	; (8004538 <__early_init+0x208>)
 800445c:	f8c0 4800 	str.w	r4, [r0, #2048]	; 0x800
  gpiop->OSPEEDR = config->ospeedr;
 8004460:	4836      	ldr	r0, [pc, #216]	; (800453c <__early_init+0x20c>)
  gpiop->OTYPER  = config->otyper;
 8004462:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8004466:	f8c2 0808 	str.w	r0, [r2, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 800446a:	f44f 30a0 	mov.w	r0, #81920	; 0x14000
  gpiop->OTYPER  = config->otyper;
 800446e:	4c34      	ldr	r4, [pc, #208]	; (8004540 <__early_init+0x210>)
  gpiop->PUPDR   = config->pupdr;
 8004470:	f8c2 080c 	str.w	r0, [r2, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8004474:	f64f 70e3 	movw	r0, #65507	; 0xffe3
 8004478:	f8c2 0814 	str.w	r0, [r2, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 800447c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004480:	f8c2 0820 	str.w	r0, [r2, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8004484:	f242 2004 	movw	r0, #8708	; 0x2204
 8004488:	f8c2 0824 	str.w	r0, [r2, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800448c:	482d      	ldr	r0, [pc, #180]	; (8004544 <__early_init+0x214>)
 800448e:	f8c2 0800 	str.w	r0, [r2, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 8004492:	f64f 72cf 	movw	r2, #65487	; 0xffcf
  gpiop->OTYPER  = config->otyper;
 8004496:	6063      	str	r3, [r4, #4]
 8004498:	482b      	ldr	r0, [pc, #172]	; (8004548 <__early_init+0x218>)
  gpiop->OSPEEDR = config->ospeedr;
 800449a:	60a1      	str	r1, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 800449c:	60e3      	str	r3, [r4, #12]
  gpiop->ODR     = config->odr;
 800449e:	6162      	str	r2, [r4, #20]
  gpiop->AFRL    = config->afrl;
 80044a0:	6226      	str	r6, [r4, #32]
  gpiop->OTYPER  = config->otyper;
 80044a2:	4a2a      	ldr	r2, [pc, #168]	; (800454c <__early_init+0x21c>)
  gpiop->MODER   = config->moder;
 80044a4:	4e2a      	ldr	r6, [pc, #168]	; (8004550 <__early_init+0x220>)
  gpiop->AFRH    = config->afrh;
 80044a6:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044a8:	6026      	str	r6, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 80044aa:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044ac:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 80044ae:	60c5      	str	r5, [r0, #12]
  gpiop->ODR     = config->odr;
 80044b0:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80044b2:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 80044b4:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044b6:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 80044b8:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044ba:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 80044bc:	60d5      	str	r5, [r2, #12]
  gpiop->ODR     = config->odr;
 80044be:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 80044c0:	6213      	str	r3, [r2, #32]
  gpiop->AFRH    = config->afrh;
 80044c2:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044c4:	6013      	str	r3, [r2, #0]

  stm32_gpio_init();
  stm32_clock_init();
}
 80044c6:	bc70      	pop	{r4, r5, r6}
  stm32_clock_init();
 80044c8:	f7fd ba02 	b.w	80018d0 <stm32_clock_init>
 80044cc:	58024400 	.word	0x58024400
 80044d0:	fffff800 	.word	0xfffff800
 80044d4:	abf300fc 	.word	0xabf300fc
 80044d8:	58020000 	.word	0x58020000
 80044dc:	58020400 	.word	0x58020400
 80044e0:	b0000bb0 	.word	0xb0000bb0
 80044e4:	58020800 	.word	0x58020800
 80044e8:	000aaa0a 	.word	0x000aaa0a
 80044ec:	aaaed56b 	.word	0xaaaed56b
 80044f0:	fca0cfca 	.word	0xfca0cfca
 80044f4:	00666022 	.word	0x00666022
 80044f8:	ccb01100 	.word	0xccb01100
 80044fc:	abaf7aba 	.word	0xabaf7aba
 8004500:	03ffccff 	.word	0x03ffccff
 8004504:	30bbccbc 	.word	0x30bbccbc
 8004508:	000ccccc 	.word	0x000ccccc
 800450c:	58020c00 	.word	0x58020c00
 8004510:	02aabbaa 	.word	0x02aabbaa
 8004514:	fa3ff03f 	.word	0xfa3ff03f
 8004518:	50000ccc 	.word	0x50000ccc
 800451c:	aaea9fea 	.word	0xaaea9fea
 8004520:	aaaabaaa 	.word	0xaaaabaaa
 8004524:	ffcfcfff 	.word	0xffcfcfff
 8004528:	50cccccc 	.word	0x50cccccc
 800452c:	ffff0f3f 	.word	0xffff0f3f
 8004530:	00cc0ccc 	.word	0x00cc0ccc
 8004534:	c555505c 	.word	0xc555505c
 8004538:	aa9a1aea 	.word	0xaa9a1aea
 800453c:	00a14005 	.word	0x00a14005
 8004540:	58022000 	.word	0x58022000
 8004544:	ffaebd5a 	.word	0xffaebd5a
 8004548:	58022400 	.word	0x58022400
 800454c:	58022800 	.word	0x58022800
 8004550:	ffff55a9 	.word	0xffff55a9
	...

08004560 <sdc_lld_is_card_inserted>:
bool sdc_lld_is_card_inserted(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return true;
}
 8004560:	2001      	movs	r0, #1
 8004562:	4770      	bx	lr
	...

08004570 <sdc_lld_is_write_protected>:
bool sdc_lld_is_write_protected(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return false;
}
 8004570:	2000      	movs	r0, #0
 8004572:	4770      	bx	lr
	...

08004580 <boardInit>:
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {

}
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
	...

08004590 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8004590:	b530      	push	{r4, r5, lr}
 8004592:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8004594:	4d11      	ldr	r5, [pc, #68]	; (80045dc <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 8004596:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 8004598:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 800459a:	4668      	mov	r0, sp
 800459c:	2404      	movs	r4, #4
 800459e:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 80045a0:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 80045a4:	f000 fcd4 	bl	8004f50 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 80045a8:	4668      	mov	r0, sp
 80045aa:	f000 fce1 	bl	8004f70 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 80045ae:	4668      	mov	r0, sp
 80045b0:	f000 fce6 	bl	8004f80 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 80045b4:	3c01      	subs	r4, #1
 80045b6:	d1f7      	bne.n	80045a8 <chSysInit+0x18>
  tcp->offset = tm.best;
 80045b8:	9b00      	ldr	r3, [sp, #0]
 80045ba:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 80045bc:	f000 fdf0 	bl	80051a0 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 80045c0:	f000 fe36 	bl	8005230 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 80045c4:	f000 fe54 	bl	8005270 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 80045c8:	4905      	ldr	r1, [pc, #20]	; (80045e0 <chSysInit+0x50>)
 80045ca:	4806      	ldr	r0, [pc, #24]	; (80045e4 <chSysInit+0x54>)
 80045cc:	f000 fb78 	bl	8004cc0 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 80045d0:	2302      	movs	r3, #2
 80045d2:	702b      	strb	r3, [r5, #0]
 80045d4:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 80045d8:	b007      	add	sp, #28
 80045da:	bd30      	pop	{r4, r5, pc}
 80045dc:	240011b0 	.word	0x240011b0
 80045e0:	08005b20 	.word	0x08005b20
 80045e4:	240007f0 	.word	0x240007f0
	...

080045f0 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 80045f0:	b508      	push	{r3, lr}
 80045f2:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 80045f4:	b672      	cpsid	i

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 80045f6:	f000 f8e3 	bl	80047c0 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 80045fa:	4903      	ldr	r1, [pc, #12]	; (8004608 <chSysHalt+0x18>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 80045fc:	4b03      	ldr	r3, [pc, #12]	; (800460c <chSysHalt+0x1c>)
 80045fe:	2203      	movs	r2, #3
  currcore->dbg.panic_msg = reason;
 8004600:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
  ch_system.state = ch_sys_halted;
 8004604:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8004606:	e7fe      	b.n	8004606 <chSysHalt+0x16>
 8004608:	240007f0 	.word	0x240007f0
 800460c:	240011b0 	.word	0x240011b0

08004610 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8004610:	f000 b9c6 	b.w	80049a0 <chVTDoTickI>
	...

08004620 <chSysGetStatusAndLockX>:
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004620:	f3ef 8011 	mrs	r0, BASEPRI
 * @xclass
 */
syssts_t chSysGetStatusAndLockX(void) {

  syssts_t sts = port_get_irq_status();
  if (port_irq_enabled(sts)) {
 8004624:	b920      	cbnz	r0, 8004630 <chSysGetStatusAndLockX+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004626:	f3ef 8305 	mrs	r3, IPSR
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800462a:	2330      	movs	r3, #48	; 0x30
 800462c:	f383 8811 	msr	BASEPRI, r3
    else {
      chSysLock();
    }
  }
  return sts;
}
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
	...

08004640 <chSysRestoreStatusX>:
 *
 * @xclass
 */
void chSysRestoreStatusX(syssts_t sts) {

  if (port_irq_enabled(sts)) {
 8004640:	b940      	cbnz	r0, 8004654 <chSysRestoreStatusX+0x14>
void chSysRestoreStatusX(syssts_t sts) {
 8004642:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004644:	f3ef 8405 	mrs	r4, IPSR
 * @retval false        not running in ISR mode.
 * @retval true         running in ISR mode.
 */
__STATIC_FORCEINLINE bool port_is_isr_context(void) {

  return (bool)((__get_IPSR() & 0x1FFU) != 0U);
 8004648:	f3c4 0408 	ubfx	r4, r4, #0, #9
    if (port_is_isr_context()) {
 800464c:	b11c      	cbz	r4, 8004656 <chSysRestoreStatusX+0x16>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800464e:	f380 8811 	msr	BASEPRI, r0
    else {
      chSchRescheduleS();
      chSysUnlock();
    }
  }
}
 8004652:	bd10      	pop	{r4, pc}
 8004654:	4770      	bx	lr
      chSchRescheduleS();
 8004656:	f000 fb1b 	bl	8004c90 <chSchRescheduleS>
 800465a:	f384 8811 	msr	BASEPRI, r4
}
 800465e:	bd10      	pop	{r4, pc}

08004660 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8004660:	4a03      	ldr	r2, [pc, #12]	; (8004670 <chSysPolledDelayX+0x10>)
 8004662:	6851      	ldr	r1, [r2, #4]
 8004664:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8004666:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8004668:	4298      	cmp	r0, r3
 800466a:	d8fb      	bhi.n	8004664 <chSysPolledDelayX+0x4>
  }
}
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	e0001000 	.word	0xe0001000
	...

08004680 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8004680:	4a02      	ldr	r2, [pc, #8]	; (800468c <chRFCUCollectFaultsI+0xc>)
 8004682:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004684:	4303      	orrs	r3, r0
 8004686:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	240007f0 	.word	0x240007f0

08004690 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8004690:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8004692:	4c0c      	ldr	r4, [pc, #48]	; (80046c4 <trace_next.constprop.0+0x34>)
 8004694:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 8004698:	f7fb ffea 	bl	8000670 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 800469c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 80046a0:	f504 6109 	add.w	r1, r4, #2192	; 0x890
 80046a4:	4a08      	ldr	r2, [pc, #32]	; (80046c8 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80046a6:	6068      	str	r0, [r5, #4]
 80046a8:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	f360 221f 	bfi	r2, r0, #8, #24
 80046b0:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 80046b4:	f104 0290 	add.w	r2, r4, #144	; 0x90
 80046b8:	428b      	cmp	r3, r1
 80046ba:	bf28      	it	cs
 80046bc:	4613      	movcs	r3, r2
 80046be:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  }
}
 80046c2:	bd38      	pop	{r3, r4, r5, pc}
 80046c4:	240007f0 	.word	0x240007f0
 80046c8:	e0001000 	.word	0xe0001000
 80046cc:	00000000 	.word	0x00000000

080046d0 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80046d0:	4602      	mov	r2, r0
 80046d2:	4907      	ldr	r1, [pc, #28]	; (80046f0 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80046d4:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80046d6:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 80046da:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80046dc:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80046e0:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80046e2:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80046e4:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80046e6:	f36f 0102 	bfc	r1, #0, #3
 80046ea:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80046ec:	d1f6      	bne.n	80046dc <__trace_object_init+0xc>
  }
}
 80046ee:	4770      	bx	lr
 80046f0:	0080ffff 	.word	0x0080ffff
	...

08004700 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8004700:	4b09      	ldr	r3, [pc, #36]	; (8004728 <__trace_ready+0x28>)
 8004702:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8004706:	07d2      	lsls	r2, r2, #31
 8004708:	d500      	bpl.n	800470c <__trace_ready+0xc>
 800470a:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800470c:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
void __trace_ready(thread_t *tp, msg_t msg) {
 8004710:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8004712:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004716:	00d3      	lsls	r3, r2, #3
 8004718:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 800471c:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8004720:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8004722:	bc10      	pop	{r4}
    trace_next(oip);
 8004724:	f7ff bfb4 	b.w	8004690 <trace_next.constprop.0>
 8004728:	240007f0 	.word	0x240007f0
 800472c:	00000000 	.word	0x00000000

08004730 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <__trace_switch+0x2c>)
 8004732:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8004736:	0792      	lsls	r2, r2, #30
 8004738:	d500      	bpl.n	800473c <__trace_switch+0xc>
 800473a:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 800473c:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800473e:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 8004742:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004746:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8004748:	6a89      	ldr	r1, [r1, #40]	; 0x28
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800474a:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 800474e:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8004752:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8004754:	bc10      	pop	{r4}
    trace_next(oip);
 8004756:	f7ff bf9b 	b.w	8004690 <trace_next.constprop.0>
 800475a:	bf00      	nop
 800475c:	240007f0 	.word	0x240007f0

08004760 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004760:	4a0a      	ldr	r2, [pc, #40]	; (800478c <__trace_isr_enter+0x2c>)
 8004762:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_enter(const char *isr) {
 8004766:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004768:	f013 0404 	ands.w	r4, r3, #4
 800476c:	d000      	beq.n	8004770 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800476e:	bd10      	pop	{r4, pc}
 8004770:	2330      	movs	r3, #48	; 0x30
 8004772:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8004776:	2103      	movs	r1, #3
 8004778:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800477c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800477e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8004780:	f7ff ff86 	bl	8004690 <trace_next.constprop.0>
 8004784:	f384 8811 	msr	BASEPRI, r4
}
 8004788:	bd10      	pop	{r4, pc}
 800478a:	bf00      	nop
 800478c:	240007f0 	.word	0x240007f0

08004790 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004790:	4a0a      	ldr	r2, [pc, #40]	; (80047bc <__trace_isr_leave+0x2c>)
 8004792:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_leave(const char *isr) {
 8004796:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004798:	f013 0404 	ands.w	r4, r3, #4
 800479c:	d000      	beq.n	80047a0 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800479e:	bd10      	pop	{r4, pc}
 80047a0:	2330      	movs	r3, #48	; 0x30
 80047a2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 80047a6:	2104      	movs	r1, #4
 80047a8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80047ac:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80047ae:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 80047b0:	f7ff ff6e 	bl	8004690 <trace_next.constprop.0>
 80047b4:	f384 8811 	msr	BASEPRI, r4
}
 80047b8:	bd10      	pop	{r4, pc}
 80047ba:	bf00      	nop
 80047bc:	240007f0 	.word	0x240007f0

080047c0 <__trace_halt>:
 * @notapi
 */
void __trace_halt(const char *reason) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 80047c0:	4b06      	ldr	r3, [pc, #24]	; (80047dc <__trace_halt+0x1c>)
 80047c2:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 80047c6:	0712      	lsls	r2, r2, #28
 80047c8:	d500      	bpl.n	80047cc <__trace_halt+0xc>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
    oip->trace_buffer.ptr->state         = 0;
    oip->trace_buffer.ptr->u.halt.reason = reason;
    trace_next(oip);
  }
}
 80047ca:	4770      	bx	lr
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 80047cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047d0:	2205      	movs	r2, #5
    oip->trace_buffer.ptr->u.halt.reason = reason;
 80047d2:	6098      	str	r0, [r3, #8]
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 80047d4:	701a      	strb	r2, [r3, #0]
    trace_next(oip);
 80047d6:	f7ff bf5b 	b.w	8004690 <trace_next.constprop.0>
 80047da:	bf00      	nop
 80047dc:	240007f0 	.word	0x240007f0

080047e0 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e2:	4614      	mov	r4, r2
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80047e4:	4d14      	ldr	r5, [pc, #80]	; (8004838 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80047e6:	4603      	mov	r3, r0
 80047e8:	460e      	mov	r6, r1
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 80047ea:	f105 0210 	add.w	r2, r5, #16
 80047ee:	2c02      	cmp	r4, #2
  vtlp->lasttime = now;
 80047f0:	61e9      	str	r1, [r5, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80047f2:	f04f 0702 	mov.w	r7, #2
  dlp->delta      = delta;
 80047f6:	6084      	str	r4, [r0, #8]
  dlp->prev       = dlhp;
 80047f8:	bf38      	it	cc
 80047fa:	2402      	movcc	r4, #2
 80047fc:	6042      	str	r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 80047fe:	692a      	ldr	r2, [r5, #16]
 8004800:	6002      	str	r2, [r0, #0]
  dlp->next->prev = dlp;
 8004802:	6050      	str	r0, [r2, #4]
  stStartAlarm(time);
 8004804:	1908      	adds	r0, r1, r4
  dlhp->next      = dlp;
 8004806:	612b      	str	r3, [r5, #16]
 8004808:	f7fb ff3a 	bl	8000680 <stStartAlarm>
  return stGetCounter();
 800480c:	f7fb ff30 	bl	8000670 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8004810:	1b82      	subs	r2, r0, r6
 8004812:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8004814:	42a2      	cmp	r2, r4
 8004816:	d207      	bcs.n	8004828 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004818:	2f02      	cmp	r7, #2
 800481a:	d800      	bhi.n	800481e <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800481c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800481e:	2001      	movs	r0, #1
}
 8004820:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004824:	f7ff bf2c 	b.w	8004680 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8004828:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 800482a:	1930      	adds	r0, r6, r4
 800482c:	4627      	mov	r7, r4
    now = newnow;
 800482e:	461e      	mov	r6, r3
 8004830:	f7fb ff36 	bl	80006a0 <stSetAlarm>
  while (true) {
 8004834:	e7ea      	b.n	800480c <vt_insert_first.constprop.0+0x2c>
 8004836:	bf00      	nop
 8004838:	240007f0 	.word	0x240007f0
 800483c:	00000000 	.word	0x00000000

08004840 <vt_enqueue.constprop.0>:
#endif /* CH_CFG_ST_TIMEDELTA > 0 */

/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 8004840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 8004844:	f8df 909c 	ldr.w	r9, [pc, #156]	; 80048e4 <vt_enqueue.constprop.0+0xa4>
 8004848:	4607      	mov	r7, r0
 800484a:	460e      	mov	r6, r1
  return stGetCounter();
 800484c:	f7fb ff10 	bl	8000670 <stGetCounter>
 8004850:	464b      	mov	r3, r9
 8004852:	4680      	mov	r8, r0
 8004854:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8004858:	429d      	cmp	r5, r3
 800485a:	d037      	beq.n	80048cc <vt_enqueue.constprop.0+0x8c>
 800485c:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8004860:	68ab      	ldr	r3, [r5, #8]
 8004862:	1b04      	subs	r4, r0, r4
      delta = delay;
 8004864:	1934      	adds	r4, r6, r4
 8004866:	bf28      	it	cs
 8004868:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 800486a:	42a3      	cmp	r3, r4
 800486c:	d815      	bhi.n	800489a <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 800486e:	429c      	cmp	r4, r3
 8004870:	d904      	bls.n	800487c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8004872:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8004874:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8004876:	68ab      	ldr	r3, [r5, #8]
 8004878:	42a3      	cmp	r3, r4
 800487a:	d3fa      	bcc.n	8004872 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 800487c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 800487e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8004882:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8004884:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8004888:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 800488a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 800488c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 800488e:	1b1b      	subs	r3, r3, r4
 8004890:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 8004892:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 8004896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (delay < currdelta) {
 800489a:	2e02      	cmp	r6, #2
    if (delta < vtlp->dlist.next->delta) {
 800489c:	f04f 0502 	mov.w	r5, #2
 80048a0:	bf38      	it	cc
 80048a2:	2602      	movcc	r6, #2
  stSetAlarm(time);
 80048a4:	eb08 0006 	add.w	r0, r8, r6
 80048a8:	f7fb fefa 	bl	80006a0 <stSetAlarm>
  return stGetCounter();
 80048ac:	f7fb fee0 	bl	8000670 <stGetCounter>
 80048b0:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 80048b4:	4546      	cmp	r6, r8
 80048b6:	d910      	bls.n	80048da <vt_enqueue.constprop.0+0x9a>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80048b8:	2d02      	cmp	r5, #2
 80048ba:	d803      	bhi.n	80048c4 <vt_enqueue.constprop.0+0x84>
  dlp = dlhp->next;
 80048bc:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 80048c0:	68ab      	ldr	r3, [r5, #8]
 80048c2:	e7d4      	b.n	800486e <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80048c4:	2001      	movs	r0, #1
 80048c6:	f7ff fedb 	bl	8004680 <chRFCUCollectFaultsI>
 80048ca:	e7f7      	b.n	80048bc <vt_enqueue.constprop.0+0x7c>
      vt_insert_first(vtlp, vtp, now, delay);
 80048cc:	4632      	mov	r2, r6
 80048ce:	4601      	mov	r1, r0
 80048d0:	4638      	mov	r0, r7
}
 80048d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 80048d6:	f7ff bf83 	b.w	80047e0 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 80048da:	3501      	adds	r5, #1
    now = newnow;
 80048dc:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 80048de:	462e      	mov	r6, r5
  while (true) {
 80048e0:	e7e0      	b.n	80048a4 <vt_enqueue.constprop.0+0x64>
 80048e2:	bf00      	nop
 80048e4:	240007f0 	.word	0x240007f0
	...

080048f0 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 80048f0:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 80048f2:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 80048f4:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 80048f6:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 80048f8:	f7ff bfa2 	b.w	8004840 <vt_enqueue.constprop.0>
 80048fc:	0000      	movs	r0, r0
	...

08004900 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8004900:	b570      	push	{r4, r5, r6, lr}
  return (bool)(dlhp->next == dlp);
 8004902:	4c23      	ldr	r4, [pc, #140]	; (8004990 <chVTDoResetI+0x90>)
 8004904:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8004906:	4298      	cmp	r0, r3
 8004908:	d00d      	beq.n	8004926 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 800490a:	6803      	ldr	r3, [r0, #0]
 800490c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8004910:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8004912:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8004918:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 800491a:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800491c:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8004920:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8004922:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004924:	bd70      	pop	{r4, r5, r6, pc}
  dlhp->next       = dlp->next;
 8004926:	6802      	ldr	r2, [r0, #0]
 8004928:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 800492a:	2100      	movs	r1, #0
 800492c:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8004930:	6053      	str	r3, [r2, #4]
 8004932:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8004934:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004936:	429a      	cmp	r2, r3
 8004938:	d021      	beq.n	800497e <chVTDoResetI+0x7e>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 800493a:	6893      	ldr	r3, [r2, #8]
 800493c:	6881      	ldr	r1, [r0, #8]
 800493e:	440b      	add	r3, r1
 8004940:	6093      	str	r3, [r2, #8]
 8004942:	f7fb fe95 	bl	8000670 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8004946:	69e5      	ldr	r5, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8004948:	6923      	ldr	r3, [r4, #16]
 800494a:	4604      	mov	r4, r0
 800494c:	1b42      	subs	r2, r0, r5
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	4293      	cmp	r3, r2
 8004952:	d9e7      	bls.n	8004924 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8004954:	441d      	add	r5, r3
 8004956:	2602      	movs	r6, #2
 8004958:	1a2d      	subs	r5, r5, r0
 800495a:	42b5      	cmp	r5, r6
 800495c:	bf38      	it	cc
 800495e:	4635      	movcc	r5, r6
  stSetAlarm(time);
 8004960:	1960      	adds	r0, r4, r5
 8004962:	f7fb fe9d 	bl	80006a0 <stSetAlarm>
  return stGetCounter();
 8004966:	f7fb fe83 	bl	8000670 <stGetCounter>
 800496a:	1b04      	subs	r4, r0, r4
    if (likely(nowdelta < delay)) {
 800496c:	42a5      	cmp	r5, r4
 800496e:	d90a      	bls.n	8004986 <chVTDoResetI+0x86>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004970:	2e02      	cmp	r6, #2
 8004972:	d9d7      	bls.n	8004924 <chVTDoResetI+0x24>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004974:	2001      	movs	r0, #1
}
 8004976:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800497a:	f7ff be81 	b.w	8004680 <chRFCUCollectFaultsI>
}
 800497e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  stStopAlarm();
 8004982:	f7fb be85 	b.w	8000690 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8004986:	3601      	adds	r6, #1
    now = newnow;
 8004988:	4604      	mov	r4, r0
    currdelta += (sysinterval_t)1;
 800498a:	4635      	mov	r5, r6
  while (true) {
 800498c:	e7e8      	b.n	8004960 <chVTDoResetI+0x60>
 800498e:	bf00      	nop
 8004990:	240007f0 	.word	0x240007f0
	...

080049a0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80049a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049a4:	4e3c      	ldr	r6, [pc, #240]	; (8004a98 <chVTDoTickI+0xf8>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 80049a6:	2700      	movs	r7, #0
 80049a8:	f04f 0930 	mov.w	r9, #48	; 0x30
 80049ac:	f106 0810 	add.w	r8, r6, #16
 80049b0:	e009      	b.n	80049c6 <chVTDoTickI+0x26>
 80049b2:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 80049b6:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 80049ba:	4620      	mov	r0, r4
 80049bc:	4798      	blx	r3
 80049be:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80049c2:	6963      	ldr	r3, [r4, #20]
 80049c4:	b9ab      	cbnz	r3, 80049f2 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80049c6:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 80049c8:	f7fb fe52 	bl	8000670 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80049cc:	69f3      	ldr	r3, [r6, #28]
 80049ce:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 80049d0:	68a2      	ldr	r2, [r4, #8]
 80049d2:	1ac1      	subs	r1, r0, r3
 80049d4:	428a      	cmp	r2, r1
 80049d6:	d82c      	bhi.n	8004a32 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 80049d8:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 80049da:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 80049de:	61f5      	str	r5, [r6, #28]
 80049e0:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 80049e2:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 80049e4:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80049e6:	6933      	ldr	r3, [r6, #16]
 80049e8:	4543      	cmp	r3, r8
 80049ea:	d1e2      	bne.n	80049b2 <chVTDoTickI+0x12>
  stStopAlarm();
 80049ec:	f7fb fe50 	bl	8000690 <stStopAlarm>
}
 80049f0:	e7df      	b.n	80049b2 <chVTDoTickI+0x12>
  return stGetCounter();
 80049f2:	f7fb fe3d 	bl	8000670 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80049f6:	6963      	ldr	r3, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 80049f8:	eba0 0b05 	sub.w	fp, r0, r5
 80049fc:	4682      	mov	sl, r0
 80049fe:	455b      	cmp	r3, fp
 8004a00:	d32f      	bcc.n	8004a62 <chVTDoTickI+0xc2>
  return (bool)(dlhp == dlhp->next);
 8004a02:	6931      	ldr	r1, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8004a04:	4541      	cmp	r1, r8
 8004a06:	d03d      	beq.n	8004a84 <chVTDoTickI+0xe4>
  while (likely(dlp->delta < delta)) {
 8004a08:	688a      	ldr	r2, [r1, #8]
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d904      	bls.n	8004a18 <chVTDoTickI+0x78>
    dlp = dlp->next;
 8004a0e:	6809      	ldr	r1, [r1, #0]
    delta -= dlp->delta;
 8004a10:	1a9b      	subs	r3, r3, r2
  while (likely(dlp->delta < delta)) {
 8004a12:	688a      	ldr	r2, [r1, #8]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d3fa      	bcc.n	8004a0e <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8004a18:	684a      	ldr	r2, [r1, #4]
  dlp->delta      = delta;
 8004a1a:	60a3      	str	r3, [r4, #8]
  dlp->prev       = dlp->next->prev;
 8004a1c:	e9c4 1200 	strd	r1, r2, [r4]
  dlp->prev->next = dlp;
 8004a20:	6014      	str	r4, [r2, #0]
  dlp->delta -= delta;
 8004a22:	688a      	ldr	r2, [r1, #8]
  dlhp->prev      = dlp;
 8004a24:	604c      	str	r4, [r1, #4]
  dlp->delta -= delta;
 8004a26:	1ad2      	subs	r2, r2, r3
  dlhp->delta = (sysinterval_t)-1;
 8004a28:	f04f 33ff 	mov.w	r3, #4294967295
  dlp->delta -= delta;
 8004a2c:	608a      	str	r2, [r1, #8]
  dlhp->delta = (sysinterval_t)-1;
 8004a2e:	61b3      	str	r3, [r6, #24]
}
 8004a30:	e7c9      	b.n	80049c6 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004a32:	6931      	ldr	r1, [r6, #16]
 8004a34:	4541      	cmp	r1, r8
 8004a36:	d012      	beq.n	8004a5e <chVTDoTickI+0xbe>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8004a38:	4413      	add	r3, r2
 8004a3a:	2702      	movs	r7, #2
  vtlp->lasttime += nowdelta;
 8004a3c:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 8004a3e:	1a1b      	subs	r3, r3, r0
 8004a40:	42bb      	cmp	r3, r7
 8004a42:	461e      	mov	r6, r3
 8004a44:	60a3      	str	r3, [r4, #8]
 8004a46:	bf38      	it	cc
 8004a48:	463e      	movcc	r6, r7
  stSetAlarm(time);
 8004a4a:	19a8      	adds	r0, r5, r6
 8004a4c:	f7fb fe28 	bl	80006a0 <stSetAlarm>
  return stGetCounter();
 8004a50:	f7fb fe0e 	bl	8000670 <stGetCounter>
 8004a54:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8004a56:	42ae      	cmp	r6, r5
 8004a58:	d910      	bls.n	8004a7c <chVTDoTickI+0xdc>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004a5a:	2f02      	cmp	r7, #2
 8004a5c:	d809      	bhi.n	8004a72 <chVTDoTickI+0xd2>

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004a5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8004a62:	2002      	movs	r0, #2
 8004a64:	f7ff fe0c 	bl	8004680 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 8004a68:	6931      	ldr	r1, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8004a6a:	4541      	cmp	r1, r8
 8004a6c:	d012      	beq.n	8004a94 <chVTDoTickI+0xf4>
 8004a6e:	465b      	mov	r3, fp
 8004a70:	e7ca      	b.n	8004a08 <chVTDoTickI+0x68>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004a72:	2001      	movs	r0, #1
}
 8004a74:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004a78:	f7ff be02 	b.w	8004680 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8004a7c:	3701      	adds	r7, #1
    now = newnow;
 8004a7e:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8004a80:	463e      	mov	r6, r7
  while (true) {
 8004a82:	e7e2      	b.n	8004a4a <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8004a84:	442b      	add	r3, r5
 8004a86:	1a1a      	subs	r2, r3, r0
        vt_insert_first(vtlp, vtp, now, delay);
 8004a88:	4651      	mov	r1, sl
 8004a8a:	4620      	mov	r0, r4
}
 8004a8c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8004a90:	f7ff bea6 	b.w	80047e0 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 8004a94:	2200      	movs	r2, #0
 8004a96:	e7f7      	b.n	8004a88 <chVTDoTickI+0xe8>
 8004a98:	240007f0 	.word	0x240007f0
 8004a9c:	00000000 	.word	0x00000000

08004aa0 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8004aa0:	b510      	push	{r4, lr}
 8004aa2:	2330      	movs	r3, #48	; 0x30
 8004aa4:	460c      	mov	r4, r1
 8004aa6:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 8004aaa:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8004aae:	2b0c      	cmp	r3, #12
 8004ab0:	d810      	bhi.n	8004ad4 <__sch_wakeup+0x34>
 8004ab2:	e8df f003 	tbb	[pc, r3]
 8004ab6:	0f2b      	.short	0x0f2b
 8004ab8:	070b270f 	.word	0x070b270f
 8004abc:	0f0f0b0f 	.word	0x0f0f0b0f
 8004ac0:	0f0f      	.short	0x0f0f
 8004ac2:	0b          	.byte	0x0b
 8004ac3:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8004ac4:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8004ac6:	6893      	ldr	r3, [r2, #8]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 8004acc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004ad0:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004ad2:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8004ad4:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 8004ad8:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 8004ada:	62a1      	str	r1, [r4, #40]	; 0x28
  __trace_ready(tp, tp->u.rdymsg);
 8004adc:	f7ff fe10 	bl	8004700 <__trace_ready>
  tp->state = CH_STATE_READY;
 8004ae0:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8004ae2:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8004ae4:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004ae6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004aea:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004aec:	689a      	ldr	r2, [r3, #8]
 8004aee:	428a      	cmp	r2, r1
 8004af0:	d2fb      	bcs.n	8004aea <__sch_wakeup+0x4a>
  p->prev       = pqp->prev;
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	2100      	movs	r1, #0
  p->next       = pqp;
 8004af6:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004af8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8004afa:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004afc:	605c      	str	r4, [r3, #4]
 8004afe:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8004b02:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8004b04:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004b06:	2200      	movs	r2, #0
 8004b08:	601a      	str	r2, [r3, #0]
    break;
 8004b0a:	e7e3      	b.n	8004ad4 <__sch_wakeup+0x34>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f383 8811 	msr	BASEPRI, r3
}
 8004b12:	bd10      	pop	{r4, pc}
	...

08004b20 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8004b20:	b510      	push	{r4, lr}
 8004b22:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8004b24:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004b26:	f7ff fdeb 	bl	8004700 <__trace_ready>
  tp->state = CH_STATE_READY;
 8004b2a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8004b2c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8004b2e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004b30:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004b34:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	428a      	cmp	r2, r1
 8004b3a:	d2fb      	bcs.n	8004b34 <chSchReadyI+0x14>
  p->prev       = pqp->prev;
 8004b3c:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 8004b3e:	4620      	mov	r0, r4
  p->next       = pqp;
 8004b40:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004b42:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8004b44:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004b46:	605c      	str	r4, [r3, #4]
 8004b48:	bd10      	pop	{r4, pc}
 8004b4a:	bf00      	nop
 8004b4c:	0000      	movs	r0, r0
	...

08004b50 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8004b50:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004b52:	4b0b      	ldr	r3, [pc, #44]	; (8004b80 <chSchGoSleepS+0x30>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004b54:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8004b56:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004b58:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 8004b5a:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8004b5e:	4620      	mov	r0, r4
  pqp->next       = p->next;
 8004b60:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8004b62:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004b64:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8004b66:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8004b6a:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 8004b6c:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 8004b6e:	f7ff fddf 	bl	8004730 <__trace_switch>
 8004b72:	4629      	mov	r1, r5
 8004b74:	4620      	mov	r0, r4
}
 8004b76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8004b7a:	f7fb bc21 	b.w	80003c0 <__port_switch>
 8004b7e:	bf00      	nop
 8004b80:	240007f0 	.word	0x240007f0
	...

08004b90 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8004b90:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8004b92:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8004b94:	4c1c      	ldr	r4, [pc, #112]	; (8004c08 <chSchGoSleepTimeoutS+0x78>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8004b96:	b087      	sub	sp, #28
 8004b98:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 8004b9a:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 8004b9c:	d01f      	beq.n	8004bde <chSchGoSleepTimeoutS+0x4e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8004b9e:	4633      	mov	r3, r6
 8004ba0:	4a1a      	ldr	r2, [pc, #104]	; (8004c0c <chSchGoSleepTimeoutS+0x7c>)
 8004ba2:	4668      	mov	r0, sp
 8004ba4:	f7ff fea4 	bl	80048f0 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 8004ba8:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 8004baa:	2201      	movs	r2, #1
  otp->state = newstate;
 8004bac:	f887 5024 	strb.w	r5, [r7, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8004bb0:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 8004bb2:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 8004bb4:	682b      	ldr	r3, [r5, #0]
 8004bb6:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 8004bb8:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8004bba:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
  pqp->next       = p->next;
 8004bbe:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8004bc0:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 8004bc2:	f7ff fdb5 	bl	8004730 <__trace_switch>
 8004bc6:	4639      	mov	r1, r7
 8004bc8:	4628      	mov	r0, r5
 8004bca:	f7fb fbf9 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 8004bce:	9b00      	ldr	r3, [sp, #0]
 8004bd0:	b113      	cbz	r3, 8004bd8 <chSchGoSleepTimeoutS+0x48>
      chVTDoResetI(&vt);
 8004bd2:	4668      	mov	r0, sp
 8004bd4:	f7ff fe94 	bl	8004900 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8004bd8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004bda:	b007      	add	sp, #28
 8004bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 8004bde:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 8004be0:	2201      	movs	r2, #1
  otp->state = newstate;
 8004be2:	f886 0024 	strb.w	r0, [r6, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8004be6:	4631      	mov	r1, r6
  pqp->next       = p->next;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 8004bec:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8004bee:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
  pqp->next       = p->next;
 8004bf2:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8004bf4:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 8004bf6:	f7ff fd9b 	bl	8004730 <__trace_switch>
 8004bfa:	4638      	mov	r0, r7
 8004bfc:	4631      	mov	r1, r6
 8004bfe:	f7fb fbdf 	bl	80003c0 <__port_switch>
}
 8004c02:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004c04:	b007      	add	sp, #28
 8004c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c08:	240007f0 	.word	0x240007f0
 8004c0c:	08004aa1 	.word	0x08004aa1

08004c10 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004c10:	4b04      	ldr	r3, [pc, #16]	; (8004c24 <chSchIsPreemptionRequired+0x14>)
 8004c12:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004c14:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8004c16:	6890      	ldr	r0, [r2, #8]
 8004c18:	689b      	ldr	r3, [r3, #8]
#endif
}
 8004c1a:	4298      	cmp	r0, r3
 8004c1c:	bf94      	ite	ls
 8004c1e:	2000      	movls	r0, #0
 8004c20:	2001      	movhi	r0, #1
 8004c22:	4770      	bx	lr
 8004c24:	240007f0 	.word	0x240007f0
	...

08004c30 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8004c30:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004c32:	4b13      	ldr	r3, [pc, #76]	; (8004c80 <chSchDoPreemption+0x50>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004c34:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8004c36:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004c38:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 8004c3a:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 8004c3c:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 8004c3e:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004c40:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8004c42:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  __trace_ready(tp, tp->u.rdymsg);
 8004c46:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __instance_set_currthread(oip, ntp);
 8004c48:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 8004c4a:	f7ff fd59 	bl	8004700 <__trace_ready>
  tp->state = CH_STATE_READY;
 8004c4e:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8004c50:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 8004c52:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004c54:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004c58:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8004c5a:	689a      	ldr	r2, [r3, #8]
 8004c5c:	428a      	cmp	r2, r1
 8004c5e:	d8fb      	bhi.n	8004c58 <chSchDoPreemption+0x28>
  p->prev       = pqp->prev;
 8004c60:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8004c62:	4621      	mov	r1, r4
  p->next       = pqp;
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 8004c68:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8004c6a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004c6c:	605c      	str	r4, [r3, #4]
 8004c6e:	f7ff fd5f 	bl	8004730 <__trace_switch>
 8004c72:	4621      	mov	r1, r4
 8004c74:	4628      	mov	r0, r5
}
 8004c76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8004c7a:	f7fb bba1 	b.w	80003c0 <__port_switch>
 8004c7e:	bf00      	nop
 8004c80:	240007f0 	.word	0x240007f0
	...

08004c90 <chSchRescheduleS>:
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8004c90:	4b04      	ldr	r3, [pc, #16]	; (8004ca4 <chSchRescheduleS+0x14>)
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	6892      	ldr	r2, [r2, #8]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d901      	bls.n	8004ca2 <chSchRescheduleS+0x12>
    __sch_reschedule_ahead();
 8004c9e:	f7ff bfc7 	b.w	8004c30 <chSchDoPreemption>
}
 8004ca2:	4770      	bx	lr
 8004ca4:	240007f0 	.word	0x240007f0
	...

08004cb0 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8004cb0:	e7fe      	b.n	8004cb0 <__idle_thread>
 8004cb2:	bf00      	nop
	...

08004cc0 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8004cc0:	b570      	push	{r4, r5, r6, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8004cc2:	4b21      	ldr	r3, [pc, #132]	; (8004d48 <chInstanceObjectInit+0x88>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8004cc4:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 8004cc6:	4604      	mov	r4, r0
 8004cc8:	b086      	sub	sp, #24

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8004cca:	6381      	str	r1, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 8004ccc:	460e      	mov	r6, r1
  oip->core_id = core_id;
 8004cce:	6305      	str	r5, [r0, #48]	; 0x30
  ch_system.instances[core_id] = oip;
 8004cd0:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 8004cd2:	f000 fb0d 	bl	80052f0 <port_init>
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {

  ch_dlist_init(&vtlp->dlist);
 8004cd6:	f104 0310 	add.w	r3, r4, #16
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 8004cda:	f104 0228 	add.w	r2, r4, #40	; 0x28
  pqp->prio = (tprio_t)0;
 8004cde:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 8004ce0:	6365      	str	r5, [r4, #52]	; 0x34
  dlhp->prev  = dlhp;
 8004ce2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 8004ce6:	f04f 33ff 	mov.w	r3, #4294967295
  qp->prev = qp;
 8004cea:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 8004cee:	e9c4 3506 	strd	r3, r5, [r4, #24]
  pqp->prev = pqp;
 8004cf2:	e9c4 4400 	strd	r4, r4, [r4]
 8004cf6:	f7fb fcbb 	bl	8000670 <stGetCounter>
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8004cfa:	462b      	mov	r3, r5
 8004cfc:	4602      	mov	r2, r0
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8004cfe:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8004d02:	e9c4 2308 	strd	r2, r3, [r4, #32]
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 8004d06:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 8004d0a:	f7ff fce1 	bl	80046d0 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004d0e:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8004d12:	2380      	movs	r3, #128	; 0x80
 8004d14:	4a0d      	ldr	r2, [pc, #52]	; (8004d4c <chInstanceObjectInit+0x8c>)
 8004d16:	4620      	mov	r0, r4
 8004d18:	f000 f822 	bl	8004d60 <__thd_object_init>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004d1c:	2201      	movs	r2, #1
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004d1e:	4603      	mov	r3, r0
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004d20:	6871      	ldr	r1, [r6, #4]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8004d22:	9203      	str	r2, [sp, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8004d24:	4668      	mov	r0, sp
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004d26:	60e3      	str	r3, [r4, #12]
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004d28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    thread_descriptor_t idle_descriptor = {
 8004d2c:	4a08      	ldr	r2, [pc, #32]	; (8004d50 <chInstanceObjectInit+0x90>)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004d2e:	6219      	str	r1, [r3, #32]
    thread_descriptor_t idle_descriptor = {
 8004d30:	9200      	str	r2, [sp, #0]
 8004d32:	4b08      	ldr	r3, [pc, #32]	; (8004d54 <chInstanceObjectInit+0x94>)
 8004d34:	9505      	str	r5, [sp, #20]
 8004d36:	9304      	str	r3, [sp, #16]
 8004d38:	e9d6 1203 	ldrd	r1, r2, [r6, #12]
 8004d3c:	e9cd 1201 	strd	r1, r2, [sp, #4]
    (void) chThdCreateI(&idle_descriptor);
 8004d40:	f000 f876 	bl	8004e30 <chThdCreateI>
  }
#endif
}
 8004d44:	b006      	add	sp, #24
 8004d46:	bd70      	pop	{r4, r5, r6, pc}
 8004d48:	240011b0 	.word	0x240011b0
 8004d4c:	08005b3c 	.word	0x08005b3c
 8004d50:	08005b34 	.word	0x08005b34
 8004d54:	08004cb1 	.word	0x08004cb1
	...

08004d60 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8004d60:	b410      	push	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
  tp->mtxlist           = NULL;
 8004d62:	2400      	movs	r4, #0
  tp->hdr.pqueue.prio   = prio;
 8004d64:	608b      	str	r3, [r1, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
  tp->name              = name;
 8004d66:	61ca      	str	r2, [r1, #28]
  REG_INSERT(oip, tp);
 8004d68:	f101 0210 	add.w	r2, r1, #16
  tp->epending          = (eventmask_t)0;
 8004d6c:	638c      	str	r4, [r1, #56]	; 0x38
  tp->owner             = oip;
 8004d6e:	6188      	str	r0, [r1, #24]
  tp->mtxlist           = NULL;
 8004d70:	e9c1 430f 	strd	r4, r3, [r1, #60]	; 0x3c
  tp->state             = CH_STATE_WTSTART;
 8004d74:	2402      	movs	r4, #2
  tp->refs              = (trefs_t)1;
 8004d76:	2301      	movs	r3, #1
  tp->state             = CH_STATE_WTSTART;
 8004d78:	848c      	strh	r4, [r1, #36]	; 0x24
  REG_INSERT(oip, tp);
 8004d7a:	f100 0428 	add.w	r4, r0, #40	; 0x28
  tp->refs              = (trefs_t)1;
 8004d7e:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
  p->prev       = qp->prev;
 8004d82:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004d84:	e9c1 4304 	strd	r4, r3, [r1, #16]
  p->prev->next = p;
 8004d88:	601a      	str	r2, [r3, #0]
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8004d8a:	f101 042c 	add.w	r4, r1, #44	; 0x2c
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8004d8e:	f101 0330 	add.w	r3, r1, #48	; 0x30
  qp->prev      = p;
 8004d92:	62c2      	str	r2, [r0, #44]	; 0x2c
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8004d94:	4608      	mov	r0, r1
  qp->prev = qp;
 8004d96:	634b      	str	r3, [r1, #52]	; 0x34
  qp->next = qp;
 8004d98:	e9c1 430b 	strd	r4, r3, [r1, #44]	; 0x2c
 8004d9c:	bc10      	pop	{r4}
 8004d9e:	4770      	bx	lr

08004da0 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8004da0:	b570      	push	{r4, r5, r6, lr}
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8004da2:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
  tp->wabase = tdp->wbase;
 8004da6:	6845      	ldr	r5, [r0, #4]
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004da8:	2100      	movs	r1, #0
  tp->owner             = oip;
 8004daa:	4a1d      	ldr	r2, [pc, #116]	; (8004e20 <chThdCreateSuspendedI+0x80>)
  tp->state             = CH_STATE_WTSTART;
 8004dac:	f04f 0e02 	mov.w	lr, #2
  tp->wabase = tdp->wbase;
 8004db0:	f843 5c28 	str.w	r5, [r3, #-40]
  tp->refs              = (trefs_t)1;
 8004db4:	f04f 0c01 	mov.w	ip, #1
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004db8:	6905      	ldr	r5, [r0, #16]
 8004dba:	4e1a      	ldr	r6, [pc, #104]	; (8004e24 <chThdCreateSuspendedI+0x84>)
 8004dbc:	f843 5c6c 	str.w	r5, [r3, #-108]
 8004dc0:	6945      	ldr	r5, [r0, #20]
 8004dc2:	f843 6c4c 	str.w	r6, [r3, #-76]
 8004dc6:	f843 5c68 	str.w	r5, [r3, #-104]
  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8004dca:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(oip, tp);
 8004dcc:	f1a3 0038 	sub.w	r0, r3, #56	; 0x38
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004dd0:	f803 1c23 	strb.w	r1, [r3, #-35]
  tp->state             = CH_STATE_WTSTART;
 8004dd4:	f803 ec24 	strb.w	lr, [r3, #-36]
  tp->refs              = (trefs_t)1;
 8004dd8:	f803 cc22 	strb.w	ip, [r3, #-34]
  tp->hdr.pqueue.prio   = prio;
 8004ddc:	f843 4c40 	str.w	r4, [r3, #-64]
  tp->realprio          = prio;
 8004de0:	f843 4c08 	str.w	r4, [r3, #-8]
  p->prev       = qp->prev;
 8004de4:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  tp->name              = name;
 8004de6:	f843 5c2c 	str.w	r5, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004dea:	f1a3 056c 	sub.w	r5, r3, #108	; 0x6c
 8004dee:	f843 4c34 	str.w	r4, [r3, #-52]
 8004df2:	f843 5c3c 	str.w	r5, [r3, #-60]
  p->next       = qp;
 8004df6:	f102 0528 	add.w	r5, r2, #40	; 0x28
  tp->owner             = oip;
 8004dfa:	f843 2c30 	str.w	r2, [r3, #-48]
 8004dfe:	f843 5c38 	str.w	r5, [r3, #-56]
  tp->epending          = (eventmask_t)0;
 8004e02:	e943 1104 	strd	r1, r1, [r3, #-16]
  p->prev->next = p;
 8004e06:	6020      	str	r0, [r4, #0]
  ch_queue_init(&tp->msgqueue);
 8004e08:	f1a3 0118 	sub.w	r1, r3, #24
  ch_list_init(&tp->waiting);
 8004e0c:	f1a3 041c 	sub.w	r4, r3, #28
  qp->prev      = p;
 8004e10:	62d0      	str	r0, [r2, #44]	; 0x2c
}
 8004e12:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  qp->prev = qp;
 8004e16:	f843 1c14 	str.w	r1, [r3, #-20]
  lp->next = lp;
 8004e1a:	e943 4107 	strd	r4, r1, [r3, #-28]
 8004e1e:	bd70      	pop	{r4, r5, r6, pc}
 8004e20:	240007f0 	.word	0x240007f0
 8004e24:	080003d1 	.word	0x080003d1
	...

08004e30 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8004e30:	b508      	push	{r3, lr}

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004e32:	f7ff ffb5 	bl	8004da0 <chThdCreateSuspendedI>
}
 8004e36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004e3a:	f7ff be71 	b.w	8004b20 <chSchReadyI>
 8004e3e:	bf00      	nop

08004e40 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8004e40:	b538      	push	{r3, r4, r5, lr}
 8004e42:	2330      	movs	r3, #48	; 0x30
 8004e44:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8004e48:	4b12      	ldr	r3, [pc, #72]	; (8004e94 <chThdExit+0x54>)
 8004e4a:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(tp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004e4c:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  return (bool)(lp->next != lp);
 8004e50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  currtp->u.exitcode = msg;
 8004e52:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004e54:	429d      	cmp	r5, r3
 8004e56:	d107      	bne.n	8004e68 <chThdExit+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004e58:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8004e5c:	b183      	cbz	r3, 8004e80 <chThdExit+0x40>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8004e5e:	200f      	movs	r0, #15
}
 8004e60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8004e64:	f7ff be74 	b.w	8004b50 <chSchGoSleepS>
  lp->next = p->next;
 8004e68:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	62e2      	str	r2, [r4, #44]	; 0x2c
 8004e6e:	f7ff fe57 	bl	8004b20 <chSchReadyI>
  return (bool)(lp->next != lp);
 8004e72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004e74:	42ab      	cmp	r3, r5
 8004e76:	d1f7      	bne.n	8004e68 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004e78:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1ee      	bne.n	8004e5e <chThdExit+0x1e>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8004e80:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8004e84:	079b      	lsls	r3, r3, #30
 8004e86:	d1ea      	bne.n	8004e5e <chThdExit+0x1e>
  p->prev->next = p->next;
 8004e88:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8004e8c:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004e8e:	605a      	str	r2, [r3, #4]
  return p;
 8004e90:	e7e5      	b.n	8004e5e <chThdExit+0x1e>
 8004e92:	bf00      	nop
 8004e94:	240007f0 	.word	0x240007f0
	...

08004ea0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8004ea0:	b508      	push	{r3, lr}
 8004ea2:	4601      	mov	r1, r0
 8004ea4:	2330      	movs	r3, #48	; 0x30
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004eaa:	2008      	movs	r0, #8
 8004eac:	f7ff fe70 	bl	8004b90 <chSchGoSleepTimeoutS>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8004eb6:	bd08      	pop	{r3, pc}
	...

08004ec0 <chThdSuspendTimeoutS>:
  return __sch_get_currthread();
 8004ec0:	4a05      	ldr	r2, [pc, #20]	; (8004ed8 <chThdSuspendTimeoutS+0x18>)
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	68d2      	ldr	r2, [r2, #12]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004ec6:	b121      	cbz	r1, 8004ed2 <chThdSuspendTimeoutS+0x12>
    return MSG_TIMEOUT;
  }

  *trp = tp;
 8004ec8:	6002      	str	r2, [r0, #0]
  tp->u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8004eca:	2003      	movs	r0, #3
  tp->u.wttrp = trp;
 8004ecc:	6293      	str	r3, [r2, #40]	; 0x28
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8004ece:	f7ff be5f 	b.w	8004b90 <chSchGoSleepTimeoutS>
}
 8004ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed6:	4770      	bx	lr
 8004ed8:	240007f0 	.word	0x240007f0
 8004edc:	00000000 	.word	0x00000000

08004ee0 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8004ee0:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8004ee2:	6800      	ldr	r0, [r0, #0]
 8004ee4:	b120      	cbz	r0, 8004ef0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8004eea:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004eec:	f7ff be18 	b.w	8004b20 <chSchReadyI>
  }
}
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
	...

08004f00 <chThdEnqueueTimeoutS>:
 8004f00:	4a08      	ldr	r2, [pc, #32]	; (8004f24 <chThdEnqueueTimeoutS+0x24>)
 8004f02:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004f04:	b151      	cbz	r1, 8004f1c <chThdEnqueueTimeoutS+0x1c>
 8004f06:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8004f08:	b410      	push	{r4}
  p->prev       = qp->prev;
 8004f0a:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 8004f0c:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004f0e:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8004f10:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 8004f12:	6022      	str	r2, [r4, #0]
}
 8004f14:	bc10      	pop	{r4}
  qp->prev      = p;
 8004f16:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004f18:	f7ff be3a 	b.w	8004b90 <chSchGoSleepTimeoutS>
}
 8004f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	240007f0 	.word	0x240007f0
	...

08004f30 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8004f30:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8004f32:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8004f34:	4283      	cmp	r3, r0
 8004f36:	d005      	beq.n	8004f44 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8004f38:	6802      	ldr	r2, [r0, #0]
 8004f3a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8004f3c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8004f3e:	6281      	str	r1, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8004f40:	f7ff bdee 	b.w	8004b20 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
	...

08004f50 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8004f50:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8004f52:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8004f54:	2400      	movs	r4, #0
 8004f56:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 8004f58:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 8004f5c:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 8004f60:	e9c0 2300 	strd	r2, r3, [r0]
}
 8004f64:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 8004f66:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 8004f6a:	4770      	bx	lr
 8004f6c:	0000      	movs	r0, r0
	...

08004f70 <chTMStartMeasurementX>:
 8004f70:	4b01      	ldr	r3, [pc, #4]	; (8004f78 <chTMStartMeasurementX+0x8>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8004f74:	6083      	str	r3, [r0, #8]
}
 8004f76:	4770      	bx	lr
 8004f78:	e0001000 	.word	0xe0001000
 8004f7c:	00000000 	.word	0x00000000

08004f80 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004f80:	4a0e      	ldr	r2, [pc, #56]	; (8004fbc <chTMStopMeasurementX+0x3c>)
 8004f82:	4b0f      	ldr	r3, [pc, #60]	; (8004fc0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8004f84:	6881      	ldr	r1, [r0, #8]
 8004f86:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8004f88:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004f8a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8004f8c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8004f8e:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 8004f90:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8004f92:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8004f94:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 8004f96:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 8004f98:	18d2      	adds	r2, r2, r3
 8004f9a:	6102      	str	r2, [r0, #16]
 8004f9c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8004fa0:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 8004fa2:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 8004fa4:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8004fa6:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8004fa8:	bf88      	it	hi
 8004faa:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 8004fac:	4293      	cmp	r3, r2
  tmp->n++;
 8004fae:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8004fb2:	bf38      	it	cc
 8004fb4:	6003      	strcc	r3, [r0, #0]
}
 8004fb6:	bc10      	pop	{r4}
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	240011b0 	.word	0x240011b0
 8004fc0:	e0001000 	.word	0xe0001000
	...

08004fd0 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8004fd0:	2300      	movs	r3, #0
  qp->prev = qp;
 8004fd2:	e9c0 0000 	strd	r0, r0, [r0]
 8004fd6:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	0000      	movs	r0, r0
	...

08004fe0 <chMtxLockS>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 8004fe0:	b570      	push	{r4, r5, r6, lr}
  return __sch_get_currthread();
 8004fe2:	4b2f      	ldr	r3, [pc, #188]	; (80050a0 <chMtxLockS+0xc0>)
 8004fe4:	4604      	mov	r4, r0

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8004fe6:	6880      	ldr	r0, [r0, #8]
 8004fe8:	68dd      	ldr	r5, [r3, #12]
 8004fea:	b330      	cbz	r0, 800503a <chMtxLockS+0x5a>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8004fec:	68aa      	ldr	r2, [r5, #8]
 8004fee:	6883      	ldr	r3, [r0, #8]
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d207      	bcs.n	8005004 <chMtxLockS+0x24>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8004ff4:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8004ff8:	6082      	str	r2, [r0, #8]
        switch (tp->state) {
 8004ffa:	2b06      	cmp	r3, #6
 8004ffc:	d036      	beq.n	800506c <chMtxLockS+0x8c>
 8004ffe:	2b07      	cmp	r3, #7
 8005000:	d020      	beq.n	8005044 <chMtxLockS+0x64>
 8005002:	b19b      	cbz	r3, 800502c <chMtxLockS+0x4c>
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {

  ch_queue_t *cp = qp;
 8005004:	4623      	mov	r3, r4
 8005006:	e003      	b.n	8005010 <chMtxLockS+0x30>
  do {
    cp = cp->next;
  } while ((cp != qp) &&
 8005008:	6899      	ldr	r1, [r3, #8]
 800500a:	68aa      	ldr	r2, [r5, #8]
 800500c:	4291      	cmp	r1, r2
 800500e:	d302      	bcc.n	8005016 <chMtxLockS+0x36>
    cp = cp->next;
 8005010:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8005012:	429c      	cmp	r4, r3
 8005014:	d1f8      	bne.n	8005008 <chMtxLockS+0x28>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
  tp->next       = cp;
  tp->prev       = cp->prev;
 8005016:	685a      	ldr	r2, [r3, #4]
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
      currtp->u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8005018:	2006      	movs	r0, #6
  tp->next       = cp;
 800501a:	602b      	str	r3, [r5, #0]
  tp->prev       = cp->prev;
 800501c:	606a      	str	r2, [r5, #4]
  tp->prev->next = tp;
 800501e:	6015      	str	r5, [r2, #0]
  cp->prev       = tp;
 8005020:	605d      	str	r5, [r3, #4]
      currtp->u.wtmtxp = mp;
 8005022:	62ac      	str	r4, [r5, #40]	; 0x28
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = currtp;
    mp->next = currtp->mtxlist;
    currtp->mtxlist = mp;
  }
}
 8005024:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      chSchGoSleepS(CH_STATE_WTMTX);
 8005028:	f7ff bd92 	b.w	8004b50 <chSchGoSleepS>
  p->prev->next = p->next;
 800502c:	e9d0 3200 	ldrd	r3, r2, [r0]
 8005030:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8005032:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8005034:	f7ff fd74 	bl	8004b20 <chSchReadyI>
          break;
 8005038:	e7e4      	b.n	8005004 <chMtxLockS+0x24>
    mp->next = currtp->mtxlist;
 800503a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800503c:	e9c4 5302 	strd	r5, r3, [r4, #8]
    currtp->mtxlist = mp;
 8005040:	63ec      	str	r4, [r5, #60]	; 0x3c
}
 8005042:	bd70      	pop	{r4, r5, r6, pc}
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8005044:	6a86      	ldr	r6, [r0, #40]	; 0x28
  p->prev->next = p->next;
 8005046:	e9d0 3200 	ldrd	r3, r2, [r0]
 800504a:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800504c:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 800504e:	4633      	mov	r3, r6
 8005050:	e003      	b.n	800505a <chMtxLockS+0x7a>
  } while ((cp != qp) &&
 8005052:	6899      	ldr	r1, [r3, #8]
 8005054:	6882      	ldr	r2, [r0, #8]
 8005056:	4291      	cmp	r1, r2
 8005058:	d302      	bcc.n	8005060 <chMtxLockS+0x80>
    cp = cp->next;
 800505a:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 800505c:	429e      	cmp	r6, r3
 800505e:	d1f8      	bne.n	8005052 <chMtxLockS+0x72>
  tp->prev       = cp->prev;
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	e9c0 3200 	strd	r3, r2, [r0]
  tp->prev->next = tp;
 8005066:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8005068:	6058      	str	r0, [r3, #4]
}
 800506a:	e7cb      	b.n	8005004 <chMtxLockS+0x24>
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 800506c:	6a86      	ldr	r6, [r0, #40]	; 0x28
  p->prev->next = p->next;
 800506e:	e9d0 3200 	ldrd	r3, r2, [r0]
 8005072:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8005074:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 8005076:	4633      	mov	r3, r6
 8005078:	e003      	b.n	8005082 <chMtxLockS+0xa2>
  } while ((cp != qp) &&
 800507a:	6899      	ldr	r1, [r3, #8]
 800507c:	6882      	ldr	r2, [r0, #8]
 800507e:	4291      	cmp	r1, r2
 8005080:	d302      	bcc.n	8005088 <chMtxLockS+0xa8>
    cp = cp->next;
 8005082:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8005084:	429e      	cmp	r6, r3
 8005086:	d1f8      	bne.n	800507a <chMtxLockS+0x9a>
  tp->prev       = cp->prev;
 8005088:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 800508a:	6003      	str	r3, [r0, #0]
  tp->prev       = cp->prev;
 800508c:	6042      	str	r2, [r0, #4]
  tp->prev->next = tp;
 800508e:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8005090:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 8005092:	68b0      	ldr	r0, [r6, #8]
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8005094:	68aa      	ldr	r2, [r5, #8]
 8005096:	6883      	ldr	r3, [r0, #8]
 8005098:	4293      	cmp	r3, r2
 800509a:	d3ab      	bcc.n	8004ff4 <chMtxLockS+0x14>
 800509c:	e7b2      	b.n	8005004 <chMtxLockS+0x24>
 800509e:	bf00      	nop
 80050a0:	240007f0 	.word	0x240007f0
	...

080050b0 <chMtxLock>:
void chMtxLock(mutex_t *mp) {
 80050b0:	b508      	push	{r3, lr}
 80050b2:	2330      	movs	r3, #48	; 0x30
 80050b4:	f383 8811 	msr	BASEPRI, r3
  chMtxLockS(mp);
 80050b8:	f7ff ff92 	bl	8004fe0 <chMtxLockS>
 80050bc:	2300      	movs	r3, #0
 80050be:	f383 8811 	msr	BASEPRI, r3
}
 80050c2:	bd08      	pop	{r3, pc}
	...

080050d0 <chMtxUnlock>:
 80050d0:	4a17      	ldr	r2, [pc, #92]	; (8005130 <chMtxUnlock+0x60>)
 80050d2:	2330      	movs	r3, #48	; 0x30
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 80050d4:	b510      	push	{r4, lr}
 80050d6:	68d4      	ldr	r4, [r2, #12]
 80050d8:	f383 8811 	msr	BASEPRI, r3
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80050dc:	6802      	ldr	r2, [r0, #0]
    currtp->mtxlist = mp->next;
 80050de:	68c3      	ldr	r3, [r0, #12]
    if (chMtxQueueNotEmptyS(mp)) {
 80050e0:	4282      	cmp	r2, r0
    currtp->mtxlist = mp->next;
 80050e2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (chMtxQueueNotEmptyS(mp)) {
 80050e4:	d01d      	beq.n	8005122 <chMtxUnlock+0x52>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 80050e6:	4601      	mov	r1, r0
 80050e8:	6c20      	ldr	r0, [r4, #64]	; 0x40
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
 80050ea:	b14b      	cbz	r3, 8005100 <chMtxUnlock+0x30>
  return (bool)(qp->next != qp);
 80050ec:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d003      	beq.n	80050fa <chMtxUnlock+0x2a>
 80050f2:	6892      	ldr	r2, [r2, #8]
 80050f4:	4290      	cmp	r0, r2
 80050f6:	bf38      	it	cc
 80050f8:	4610      	movcc	r0, r2
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
        }
        lmp = lmp->next;
 80050fa:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1f5      	bne.n	80050ec <chMtxUnlock+0x1c>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 8005100:	60a0      	str	r0, [r4, #8]
  ch_queue_t *p = qp->next;
 8005102:	6808      	ldr	r0, [r1, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8005104:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  qp->next       = p->next;
 8005106:	6803      	ldr	r3, [r0, #0]
 8005108:	600b      	str	r3, [r1, #0]
  qp->next->prev = qp;
 800510a:	6059      	str	r1, [r3, #4]
 800510c:	e9c1 0202 	strd	r0, r2, [r1, #8]
      tp->mtxlist = mp;
 8005110:	63c1      	str	r1, [r0, #60]	; 0x3c

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8005112:	f7ff fd05 	bl	8004b20 <chSchReadyI>
      chSchRescheduleS();
 8005116:	f7ff fdbb 	bl	8004c90 <chSchRescheduleS>
 800511a:	2300      	movs	r3, #0
 800511c:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 8005120:	bd10      	pop	{r4, pc}
      mp->owner = NULL;
 8005122:	2300      	movs	r3, #0
 8005124:	6093      	str	r3, [r2, #8]
 8005126:	2300      	movs	r3, #0
 8005128:	f383 8811 	msr	BASEPRI, r3
}
 800512c:	bd10      	pop	{r4, pc}
 800512e:	bf00      	nop
 8005130:	240007f0 	.word	0x240007f0
	...

08005140 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8005140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8005142:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8005144:	42a0      	cmp	r0, r4
 8005146:	d021      	beq.n	800518c <chEvtBroadcastFlagsI+0x4c>
 8005148:	4607      	mov	r7, r0
 800514a:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 800514c:	2600      	movs	r6, #0
 800514e:	e004      	b.n	800515a <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8005150:	2a0b      	cmp	r2, #11
 8005152:	d01c      	beq.n	800518e <chEvtBroadcastFlagsI+0x4e>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8005154:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8005156:	42a7      	cmp	r7, r4
 8005158:	d018      	beq.n	800518c <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 800515a:	68e3      	ldr	r3, [r4, #12]
 800515c:	432b      	orrs	r3, r5
 800515e:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8005160:	b115      	cbz	r5, 8005168 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8005162:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8005164:	421d      	tst	r5, r3
 8005166:	d0f5      	beq.n	8005154 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8005168:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 800516c:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 800516e:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
  tp->epending |= events;
 8005172:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8005174:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 8005176:	6383      	str	r3, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8005178:	d1ea      	bne.n	8005150 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800517a:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (((tp->state == CH_STATE_WTOREVT) &&
 800517c:	4213      	tst	r3, r2
 800517e:	d0e9      	beq.n	8005154 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8005180:	6286      	str	r6, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8005182:	f7ff fccd 	bl	8004b20 <chSchReadyI>
    elp = elp->next;
 8005186:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8005188:	42a7      	cmp	r7, r4
 800518a:	d1e6      	bne.n	800515a <chEvtBroadcastFlagsI+0x1a>
  }
}
 800518c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800518e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8005190:	439a      	bics	r2, r3
 8005192:	d1df      	bne.n	8005154 <chEvtBroadcastFlagsI+0x14>
 8005194:	e7f4      	b.n	8005180 <chEvtBroadcastFlagsI+0x40>
 8005196:	bf00      	nop
	...

080051a0 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 80051a0:	4b02      	ldr	r3, [pc, #8]	; (80051ac <__core_init+0xc>)
 80051a2:	4903      	ldr	r1, [pc, #12]	; (80051b0 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 80051a4:	4a03      	ldr	r2, [pc, #12]	; (80051b4 <__core_init+0x14>)
 80051a6:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 80051aa:	4770      	bx	lr
 80051ac:	240011bc 	.word	0x240011bc
 80051b0:	24001250 	.word	0x24001250
 80051b4:	24080000 	.word	0x24080000
	...

080051c0 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80051c0:	4b08      	ldr	r3, [pc, #32]	; (80051e4 <chCoreAllocFromTopI+0x24>)
 80051c2:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 80051c4:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80051c6:	685c      	ldr	r4, [r3, #4]
 80051c8:	1a20      	subs	r0, r4, r0
 80051ca:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80051cc:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 80051ce:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80051d0:	428a      	cmp	r2, r1
 80051d2:	d304      	bcc.n	80051de <chCoreAllocFromTopI+0x1e>
 80051d4:	42a2      	cmp	r2, r4
 80051d6:	d802      	bhi.n	80051de <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 80051d8:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 80051da:	605a      	str	r2, [r3, #4]
}
 80051dc:	4770      	bx	lr
    return NULL;
 80051de:	2000      	movs	r0, #0
}
 80051e0:	bc10      	pop	{r4}
 80051e2:	4770      	bx	lr
 80051e4:	240011bc 	.word	0x240011bc
	...

080051f0 <chCoreAllocFromTop>:
 80051f0:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80051f2:	b410      	push	{r4}
 80051f4:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80051f8:	4b0b      	ldr	r3, [pc, #44]	; (8005228 <chCoreAllocFromTop+0x38>)
 80051fa:	4249      	negs	r1, r1
 80051fc:	685c      	ldr	r4, [r3, #4]
 80051fe:	1a20      	subs	r0, r4, r0
 8005200:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8005202:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8005204:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8005206:	428a      	cmp	r2, r1
 8005208:	d307      	bcc.n	800521a <chCoreAllocFromTop+0x2a>
 800520a:	4294      	cmp	r4, r2
 800520c:	d305      	bcc.n	800521a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 800520e:	605a      	str	r2, [r3, #4]
 8005210:	2300      	movs	r3, #0
 8005212:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8005216:	bc10      	pop	{r4}
 8005218:	4770      	bx	lr
    return NULL;
 800521a:	2000      	movs	r0, #0
 800521c:	2300      	movs	r3, #0
 800521e:	f383 8811 	msr	BASEPRI, r3
}
 8005222:	bc10      	pop	{r4}
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	240011bc 	.word	0x240011bc
 800522c:	00000000 	.word	0x00000000

08005230 <__heap_init>:
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8005230:	4b04      	ldr	r3, [pc, #16]	; (8005244 <__heap_init+0x14>)
  H_NEXT(&default_heap.header) = NULL;
 8005232:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8005234:	4904      	ldr	r1, [pc, #16]	; (8005248 <__heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8005236:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 800523a:	609a      	str	r2, [r3, #8]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 800523c:	e9c3 1200 	strd	r1, r2, [r3]
  chMtxObjectInit(&default_heap.mtx);
 8005240:	f7ff bec6 	b.w	8004fd0 <chMtxObjectInit>
 8005244:	240011c4 	.word	0x240011c4
 8005248:	080051f1 	.word	0x080051f1
 800524c:	00000000 	.word	0x00000000

08005250 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8005250:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8005252:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 8005254:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 8005258:	e9c0 4100 	strd	r4, r1, [r0]
}
 800525c:	bc10      	pop	{r4}
 800525e:	4770      	bx	lr

08005260 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8005260:	2200      	movs	r2, #0
 8005262:	f7ff bfad 	b.w	80051c0 <chCoreAllocFromTopI>
 8005266:	bf00      	nop
	...

08005270 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8005270:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8005272:	4c12      	ldr	r4, [pc, #72]	; (80052bc <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8005274:	4d12      	ldr	r5, [pc, #72]	; (80052c0 <__factory_init+0x50>)
 8005276:	4620      	mov	r0, r4
 8005278:	f7ff feaa 	bl	8004fd0 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 800527c:	f104 0110 	add.w	r1, r4, #16
 8005280:	462b      	mov	r3, r5
 8005282:	2204      	movs	r2, #4
 8005284:	6121      	str	r1, [r4, #16]
 8005286:	2114      	movs	r1, #20
 8005288:	1860      	adds	r0, r4, r1
 800528a:	f7ff ffe1 	bl	8005250 <chPoolObjectInitAligned>
 800528e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005292:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8005296:	462b      	mov	r3, r5
 8005298:	2204      	movs	r2, #4
 800529a:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 800529e:	211c      	movs	r1, #28
 80052a0:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 80052a4:	f7ff ffd4 	bl	8005250 <chPoolObjectInitAligned>
 80052a8:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 80052ac:	f104 0240 	add.w	r2, r4, #64	; 0x40
 80052b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052b4:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 80052b8:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 80052ba:	bd38      	pop	{r3, r4, r5, pc}
 80052bc:	240011e0 	.word	0x240011e0
 80052c0:	08005261 	.word	0x08005261
	...

080052d0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80052d0:	f3ef 8309 	mrs	r3, PSP
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 80052d4:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80052d6:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80052da:	2300      	movs	r3, #0
 80052dc:	f383 8811 	msr	BASEPRI, r3
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
	...

080052f0 <port_init>:
 80052f0:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 80052f4:	b500      	push	{lr}
 80052f6:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 80052fa:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80052fc:	4b0e      	ldr	r3, [pc, #56]	; (8005338 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80052fe:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8005302:	490e      	ldr	r1, [pc, #56]	; (800533c <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005304:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8005306:	4a0e      	ldr	r2, [pc, #56]	; (8005340 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005308:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 800530c:	4301      	orrs	r1, r0
 800530e:	480d      	ldr	r0, [pc, #52]	; (8005344 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8005310:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8005312:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8005316:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800531a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 800531e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005322:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8005324:	6811      	ldr	r1, [r2, #0]
 8005326:	f041 0101 	orr.w	r1, r1, #1
 800532a:	6011      	str	r1, [r2, #0]
 800532c:	77d8      	strb	r0, [r3, #31]
 800532e:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8005332:	f85d fb04 	ldr.w	pc, [sp], #4
 8005336:	bf00      	nop
 8005338:	e000ed00 	.word	0xe000ed00
 800533c:	05fa0300 	.word	0x05fa0300
 8005340:	e0001000 	.word	0xe0001000
 8005344:	c5acce55 	.word	0xc5acce55
	...

08005350 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005350:	2330      	movs	r3, #48	; 0x30
 8005352:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8005356:	4b0d      	ldr	r3, [pc, #52]	; (800538c <__port_irq_epilogue+0x3c>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800535e:	d102      	bne.n	8005366 <__port_irq_epilogue+0x16>
 8005360:	f383 8811 	msr	BASEPRI, r3
 8005364:	4770      	bx	lr
void __port_irq_epilogue(void) {
 8005366:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8005368:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800536c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 8005370:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 8005372:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8005374:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8005378:	f7ff fc4a 	bl	8004c10 <chSchIsPreemptionRequired>
 800537c:	b110      	cbz	r0, 8005384 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800537e:	4b04      	ldr	r3, [pc, #16]	; (8005390 <__port_irq_epilogue+0x40>)
 8005380:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8005382:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8005384:	4b03      	ldr	r3, [pc, #12]	; (8005394 <__port_irq_epilogue+0x44>)
 8005386:	61a3      	str	r3, [r4, #24]
}
 8005388:	bd10      	pop	{r4, pc}
 800538a:	bf00      	nop
 800538c:	e000ed00 	.word	0xe000ed00
 8005390:	080003e3 	.word	0x080003e3
 8005394:	080003e6 	.word	0x080003e6
	...

080053a0 <main>:
#include "hal.h"

#include "drivers.h"
#include "drv_display.h"

int main(void) {
 80053a0:	b508      	push	{r3, lr}
    halInit();
 80053a2:	f7fb f945 	bl	8000630 <halInit>
    chSysInit();
 80053a6:	f7ff f8f3 	bl	8004590 <chSysInit>

    drivers_init_all();
 80053aa:	f000 f821 	bl	80053f0 <drivers_init_all>

    drv_display_clear();
 80053ae:	f000 f827 	bl	8005400 <drv_display_clear>
    drv_display_draw_text(0, 0, "OLED TEST");
 80053b2:	2100      	movs	r1, #0
 80053b4:	4a0a      	ldr	r2, [pc, #40]	; (80053e0 <main+0x40>)
 80053b6:	4608      	mov	r0, r1
 80053b8:	f000 f8fa 	bl	80055b0 <drv_display_draw_text>
    drv_display_draw_text(0, 16, "SPI5");
 80053bc:	4a09      	ldr	r2, [pc, #36]	; (80053e4 <main+0x44>)
 80053be:	2110      	movs	r1, #16
 80053c0:	2000      	movs	r0, #0
 80053c2:	f000 f8f5 	bl	80055b0 <drv_display_draw_text>
    drv_display_draw_text(0, 32, "CHIBIOS");
 80053c6:	4a08      	ldr	r2, [pc, #32]	; (80053e8 <main+0x48>)
 80053c8:	2120      	movs	r1, #32
 80053ca:	2000      	movs	r0, #0
 80053cc:	f000 f8f0 	bl	80055b0 <drv_display_draw_text>
    drv_display_update();
 80053d0:	f000 f81e 	bl	8005410 <drv_display_update>

    while (true) {
        chThdSleepMilliseconds(1000);
 80053d4:	f242 7010 	movw	r0, #10000	; 0x2710
 80053d8:	f7ff fd62 	bl	8004ea0 <chThdSleep>
    while (true) {
 80053dc:	e7fa      	b.n	80053d4 <main+0x34>
 80053de:	bf00      	nop
 80053e0:	08005b68 	.word	0x08005b68
 80053e4:	08005b74 	.word	0x08005b74
 80053e8:	08005b7c 	.word	0x08005b7c
 80053ec:	00000000 	.word	0x00000000

080053f0 <drivers_init_all>:

#include "drivers.h"
#include "spi5_bus.h"

void drivers_init_all(void) {
    spi5_bus_init();
 80053f0:	f000 b8fe 	b.w	80055f0 <spi5_bus_init>
	...

08005400 <drv_display_clear>:
/* ====================================================================== */
/*                               CLEAR                                    */
/* ====================================================================== */

void drv_display_clear(void) {
    memset(buffer, 0x00, sizeof(buffer));
 8005400:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005404:	2100      	movs	r1, #0
 8005406:	4801      	ldr	r0, [pc, #4]	; (800540c <drv_display_clear+0xc>)
 8005408:	f000 b90a 	b.w	8005620 <memset>
 800540c:	24000000 	.word	0x24000000

08005410 <drv_display_update>:

/* ====================================================================== */
/*                               UPDATE                                   */
/* ====================================================================== */

void drv_display_update(void) {
 8005410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* Empche update en mme temps depuis plusieurs endroits */
    chMtxLock(&display_mutex);
 8005414:	482c      	ldr	r0, [pc, #176]	; (80054c8 <drv_display_update+0xb8>)
void drv_display_update(void) {
 8005416:	b083      	sub	sp, #12
    chMtxLock(&display_mutex);
 8005418:	f7ff fe4a 	bl	80050b0 <chMtxLock>

    /* Verrouille SPI5 pendant toute la frame */
    chMtxLock(&spi5_mutex);
 800541c:	482b      	ldr	r0, [pc, #172]	; (80054cc <drv_display_update+0xbc>)
 800541e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80054d0 <drv_display_update+0xc0>
 8005422:	f7ff fe45 	bl	80050b0 <chMtxLock>

    /* Option anti-glitch : viter quune IRQ coupe au milieu CS/DC/SPI */
    syssts_t sts = chSysGetStatusAndLockX();
 8005426:	f7ff f8fb 	bl	8004620 <chSysGetStatusAndLockX>
 800542a:	4683      	mov	fp, r0
 800542c:	46c2      	mov	sl, r8
 800542e:	f508 6980 	add.w	r9, r8, #1024	; 0x400
 8005432:	f8cd b004 	str.w	fp, [sp, #4]

    spiStart(&SPID5, &spicfg);
 8005436:	f04f 0bb0 	mov.w	fp, #176	; 0xb0
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 800543a:	4c26      	ldr	r4, [pc, #152]	; (80054d4 <drv_display_update+0xc4>)
    spiSend(&SPID5, 1, &cmd_byte);
 800543c:	4f26      	ldr	r7, [pc, #152]	; (80054d8 <drv_display_update+0xc8>)
    spiStart(&SPID5, &spicfg);
 800543e:	4927      	ldr	r1, [pc, #156]	; (80054dc <drv_display_update+0xcc>)
 8005440:	4825      	ldr	r0, [pc, #148]	; (80054d8 <drv_display_update+0xc8>)
 8005442:	f7fb fe15 	bl	8001070 <spiStart>
    palClearLine(LINE_SPI5_CS_OLED);
 8005446:	2540      	movs	r5, #64	; 0x40
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8005448:	2620      	movs	r6, #32
    spiSend(&SPID5, 1, &cmd_byte);
 800544a:	464a      	mov	r2, r9
 800544c:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 800544e:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd_byte);
 8005450:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8005452:	8365      	strh	r5, [r4, #26]
    cmd_byte = cmd;
 8005454:	f888 b400 	strb.w	fp, [r8, #1024]	; 0x400
    spiSend(&SPID5, 1, &cmd_byte);
 8005458:	f7fb fe22 	bl	80010a0 <spiSend>
    cmd_byte = cmd;
 800545c:	f04f 0c00 	mov.w	ip, #0
    palSetLine(LINE_SPI5_CS_OLED);
 8005460:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd_byte);
 8005462:	464a      	mov	r2, r9
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8005464:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd_byte);
 8005466:	2101      	movs	r1, #1
    palClearLine(LINE_SPI5_CS_OLED);
 8005468:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd_byte);
 800546a:	4638      	mov	r0, r7
    cmd_byte = cmd;
 800546c:	f888 c400 	strb.w	ip, [r8, #1024]	; 0x400
    spiSend(&SPID5, 1, &cmd_byte);
 8005470:	f7fb fe16 	bl	80010a0 <spiSend>
    cmd_byte = cmd;
 8005474:	f04f 0c10 	mov.w	ip, #16
    palSetLine(LINE_SPI5_CS_OLED);
 8005478:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd_byte);
 800547a:	464a      	mov	r2, r9
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 800547c:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd_byte);
 800547e:	2101      	movs	r1, #1
    palClearLine(LINE_SPI5_CS_OLED);
 8005480:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd_byte);
 8005482:	4638      	mov	r0, r7
    cmd_byte = cmd;
 8005484:	f888 c400 	strb.w	ip, [r8, #1024]	; 0x400
    spiSend(&SPID5, 1, &cmd_byte);
 8005488:	f7fb fe0a 	bl	80010a0 <spiSend>
    spiSend(&SPID5, len, data);
 800548c:	2180      	movs	r1, #128	; 0x80
    palSetLine(LINE_SPI5_CS_OLED);
 800548e:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, len, data);
 8005490:	4652      	mov	r2, sl
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8005492:	8326      	strh	r6, [r4, #24]
    spiSend(&SPID5, len, data);
 8005494:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8005496:	8365      	strh	r5, [r4, #26]

    for (uint8_t page = 0; page < 8; page++) {
 8005498:	448a      	add	sl, r1
    spiSend(&SPID5, len, data);
 800549a:	f7fb fe01 	bl	80010a0 <spiSend>
    for (uint8_t page = 0; page < 8; page++) {
 800549e:	f10b 0301 	add.w	r3, fp, #1
    palSetLine(LINE_SPI5_CS_OLED);
 80054a2:	8325      	strh	r5, [r4, #24]
    for (uint8_t page = 0; page < 8; page++) {
 80054a4:	fa5f fb83 	uxtb.w	fp, r3
 80054a8:	f1bb 0fb8 	cmp.w	fp, #184	; 0xb8
 80054ac:	d1cb      	bne.n	8005446 <drv_display_update+0x36>
        send_cmd_nolock(0x00);
        send_cmd_nolock(0x10);
        send_data_nolock(&buffer[page * BRICK_OLED_WIDTH], BRICK_OLED_WIDTH);
    }

    chSysRestoreStatusX(sts);
 80054ae:	9801      	ldr	r0, [sp, #4]
 80054b0:	f7ff f8c6 	bl	8004640 <chSysRestoreStatusX>

    chMtxUnlock(&spi5_mutex);
 80054b4:	4805      	ldr	r0, [pc, #20]	; (80054cc <drv_display_update+0xbc>)
 80054b6:	f7ff fe0b 	bl	80050d0 <chMtxUnlock>
    chMtxUnlock(&display_mutex);
 80054ba:	4803      	ldr	r0, [pc, #12]	; (80054c8 <drv_display_update+0xb8>)
}
 80054bc:	b003      	add	sp, #12
 80054be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chMtxUnlock(&display_mutex);
 80054c2:	f7ff be05 	b.w	80050d0 <chMtxUnlock>
 80054c6:	bf00      	nop
 80054c8:	2400122c 	.word	0x2400122c
 80054cc:	24001240 	.word	0x24001240
 80054d0:	24000000 	.word	0x24000000
 80054d4:	58022000 	.word	0x58022000
 80054d8:	240006f8 	.word	0x240006f8
 80054dc:	08005b84 	.word	0x08005b84

080054e0 <drv_display_draw_char>:

static inline uint8_t font_advance(const font_t *f) {
    return (uint8_t)(f->width + f->spacing);
}

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 80054e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    if (!current_font) return;
 80054e4:	4f2d      	ldr	r7, [pc, #180]	; (800559c <drv_display_draw_char+0xbc>)
void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 80054e6:	b083      	sub	sp, #12
    if (!current_font) return;
 80054e8:	f8d7 b000 	ldr.w	fp, [r7]
void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 80054ec:	9001      	str	r0, [sp, #4]
    if (!current_font) return;
 80054ee:	f1bb 0f00 	cmp.w	fp, #0
 80054f2:	d04d      	beq.n	8005590 <drv_display_draw_char+0xb0>

    if ((uint8_t)c < current_font->first || (uint8_t)c > current_font->last)
 80054f4:	f89b 3006 	ldrb.w	r3, [fp, #6]
 80054f8:	460d      	mov	r5, r1
 80054fa:	4691      	mov	r9, r2
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d84a      	bhi.n	8005596 <drv_display_draw_char+0xb6>
 8005500:	f89b 3007 	ldrb.w	r3, [fp, #7]
        c = '?';
 8005504:	4293      	cmp	r3, r2
 8005506:	bf38      	it	cc
 8005508:	f04f 093f 	movcc.w	r9, #63	; 0x3f

    for (uint8_t col = 0; col < current_font->width; col++) {
 800550c:	f89b 3004 	ldrb.w	r3, [fp, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d03d      	beq.n	8005590 <drv_display_draw_char+0xb0>
 8005514:	2400      	movs	r4, #0
 8005516:	46aa      	mov	sl, r5
    if (on) buffer[index] |=  mask;
 8005518:	4e21      	ldr	r6, [pc, #132]	; (80055a0 <drv_display_draw_char+0xc0>)
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 800551a:	f04f 0801 	mov.w	r8, #1
 800551e:	4621      	mov	r1, r4
 8005520:	4625      	mov	r5, r4
        uint8_t bits = current_font->get_col(c, col);
 8005522:	f8db 300c 	ldr.w	r3, [fp, #12]
 8005526:	4648      	mov	r0, r9
 8005528:	9100      	str	r1, [sp, #0]
 800552a:	4798      	blx	r3
        for (uint8_t row = 0; row < current_font->height; row++) {
 800552c:	f8d7 b000 	ldr.w	fp, [r7]
 8005530:	9900      	ldr	r1, [sp, #0]
 8005532:	f89b 4005 	ldrb.w	r4, [fp, #5]
 8005536:	b32c      	cbz	r4, 8005584 <drv_display_draw_char+0xa4>
            if (bits & (1U << row))
                set_pixel(x + col, y + row, true);
 8005538:	9b01      	ldr	r3, [sp, #4]
            if (bits & (1U << row))
 800553a:	2200      	movs	r2, #0
                set_pixel(x + col, y + row, true);
 800553c:	4419      	add	r1, r3
 800553e:	4613      	mov	r3, r2
 8005540:	e002      	b.n	8005548 <drv_display_draw_char+0x68>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8005542:	b2d3      	uxtb	r3, r2
 8005544:	429c      	cmp	r4, r3
 8005546:	d91d      	bls.n	8005584 <drv_display_draw_char+0xa4>
            if (bits & (1U << row))
 8005548:	fa20 fc03 	lsr.w	ip, r0, r3
        for (uint8_t row = 0; row < current_font->height; row++) {
 800554c:	3201      	adds	r2, #1
            if (bits & (1U << row))
 800554e:	f01c 0f01 	tst.w	ip, #1
 8005552:	d0f6      	beq.n	8005542 <drv_display_draw_char+0x62>
                set_pixel(x + col, y + row, true);
 8005554:	4453      	add	r3, sl
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT) return;
 8005556:	297f      	cmp	r1, #127	; 0x7f
    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8005558:	ea4f 0ee3 	mov.w	lr, r3, asr #3
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 800555c:	f003 0c07 	and.w	ip, r3, #7
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT) return;
 8005560:	d8ef      	bhi.n	8005542 <drv_display_draw_char+0x62>
 8005562:	2b3f      	cmp	r3, #63	; 0x3f
    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8005564:	eb01 1ece 	add.w	lr, r1, lr, lsl #7
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8005568:	fa08 fc0c 	lsl.w	ip, r8, ip
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT) return;
 800556c:	dce9      	bgt.n	8005542 <drv_display_draw_char+0x62>
    if (on) buffer[index] |=  mask;
 800556e:	f816 300e 	ldrb.w	r3, [r6, lr]
 8005572:	ea4c 0c03 	orr.w	ip, ip, r3
        for (uint8_t row = 0; row < current_font->height; row++) {
 8005576:	b2d3      	uxtb	r3, r2
    if (on) buffer[index] |=  mask;
 8005578:	f806 c00e 	strb.w	ip, [r6, lr]
 800557c:	f89b 4005 	ldrb.w	r4, [fp, #5]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8005580:	429c      	cmp	r4, r3
 8005582:	d8e1      	bhi.n	8005548 <drv_display_draw_char+0x68>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8005584:	3501      	adds	r5, #1
 8005586:	f89b 3004 	ldrb.w	r3, [fp, #4]
 800558a:	b2e9      	uxtb	r1, r5
 800558c:	428b      	cmp	r3, r1
 800558e:	d8c8      	bhi.n	8005522 <drv_display_draw_char+0x42>
        }
    }
}
 8005590:	b003      	add	sp, #12
 8005592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        c = '?';
 8005596:	f04f 093f 	mov.w	r9, #63	; 0x3f
 800559a:	e7b7      	b.n	800550c <drv_display_draw_char+0x2c>
 800559c:	24001228 	.word	0x24001228
 80055a0:	24000000 	.word	0x24000000
	...

080055b0 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 80055b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    if (!current_font || !txt) return;
 80055b2:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <drv_display_draw_text+0x38>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	b1aa      	cbz	r2, 80055e4 <drv_display_draw_text+0x34>
 80055b8:	b1a3      	cbz	r3, 80055e4 <drv_display_draw_text+0x34>
    return (uint8_t)(f->width + f->spacing);
 80055ba:	791e      	ldrb	r6, [r3, #4]
 80055bc:	4615      	mov	r5, r2
 80055be:	7a1b      	ldrb	r3, [r3, #8]

    const uint8_t adv = font_advance(current_font);

    while (*txt && x < BRICK_OLED_WIDTH) {
 80055c0:	7812      	ldrb	r2, [r2, #0]
    return (uint8_t)(f->width + f->spacing);
 80055c2:	441e      	add	r6, r3
 80055c4:	b2f6      	uxtb	r6, r6
    while (*txt && x < BRICK_OLED_WIDTH) {
 80055c6:	b16a      	cbz	r2, 80055e4 <drv_display_draw_text+0x34>
 80055c8:	4604      	mov	r4, r0
 80055ca:	460f      	mov	r7, r1
 80055cc:	e008      	b.n	80055e0 <drv_display_draw_text+0x30>
        drv_display_draw_char(x, y, *txt++);
 80055ce:	4620      	mov	r0, r4
 80055d0:	4639      	mov	r1, r7
        x = (uint8_t)(x + adv);
 80055d2:	4434      	add	r4, r6
        drv_display_draw_char(x, y, *txt++);
 80055d4:	f7ff ff84 	bl	80054e0 <drv_display_draw_char>
    while (*txt && x < BRICK_OLED_WIDTH) {
 80055d8:	f815 2f01 	ldrb.w	r2, [r5, #1]!
        x = (uint8_t)(x + adv);
 80055dc:	b2e4      	uxtb	r4, r4
    while (*txt && x < BRICK_OLED_WIDTH) {
 80055de:	b10a      	cbz	r2, 80055e4 <drv_display_draw_text+0x34>
 80055e0:	0623      	lsls	r3, r4, #24
 80055e2:	d5f4      	bpl.n	80055ce <drv_display_draw_text+0x1e>
    }
}
 80055e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055e6:	bf00      	nop
 80055e8:	24001228 	.word	0x24001228
 80055ec:	00000000 	.word	0x00000000

080055f0 <spi5_bus_init>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80055f0:	2330      	movs	r3, #48	; 0x30

mutex_t spi5_mutex;

static bool spi5_initialized = false;

void spi5_bus_init(void) {
 80055f2:	b510      	push	{r4, lr}
 80055f4:	f383 8811 	msr	BASEPRI, r3
    chSysLock();

    if (!spi5_initialized) {
 80055f8:	4c07      	ldr	r4, [pc, #28]	; (8005618 <spi5_bus_init+0x28>)
 80055fa:	7823      	ldrb	r3, [r4, #0]
 80055fc:	b11b      	cbz	r3, 8005606 <spi5_bus_init+0x16>
 80055fe:	2300      	movs	r3, #0
 8005600:	f383 8811 	msr	BASEPRI, r3
        chMtxObjectInit(&spi5_mutex);
        spi5_initialized = true;
    }

    chSysUnlock();
}
 8005604:	bd10      	pop	{r4, pc}
        chMtxObjectInit(&spi5_mutex);
 8005606:	4805      	ldr	r0, [pc, #20]	; (800561c <spi5_bus_init+0x2c>)
 8005608:	f7ff fce2 	bl	8004fd0 <chMtxObjectInit>
        spi5_initialized = true;
 800560c:	2301      	movs	r3, #1
 800560e:	7023      	strb	r3, [r4, #0]
 8005610:	2300      	movs	r3, #0
 8005612:	f383 8811 	msr	BASEPRI, r3
}
 8005616:	bd10      	pop	{r4, pc}
 8005618:	2400123c 	.word	0x2400123c
 800561c:	24001240 	.word	0x24001240

08005620 <memset>:
 8005620:	0783      	lsls	r3, r0, #30
 8005622:	b530      	push	{r4, r5, lr}
 8005624:	d048      	beq.n	80056b8 <memset+0x98>
 8005626:	1e54      	subs	r4, r2, #1
 8005628:	2a00      	cmp	r2, #0
 800562a:	d03f      	beq.n	80056ac <memset+0x8c>
 800562c:	b2ca      	uxtb	r2, r1
 800562e:	4603      	mov	r3, r0
 8005630:	e001      	b.n	8005636 <memset+0x16>
 8005632:	3c01      	subs	r4, #1
 8005634:	d33a      	bcc.n	80056ac <memset+0x8c>
 8005636:	f803 2b01 	strb.w	r2, [r3], #1
 800563a:	079d      	lsls	r5, r3, #30
 800563c:	d1f9      	bne.n	8005632 <memset+0x12>
 800563e:	2c03      	cmp	r4, #3
 8005640:	d92d      	bls.n	800569e <memset+0x7e>
 8005642:	b2cd      	uxtb	r5, r1
 8005644:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005648:	2c0f      	cmp	r4, #15
 800564a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800564e:	d936      	bls.n	80056be <memset+0x9e>
 8005650:	f1a4 0210 	sub.w	r2, r4, #16
 8005654:	f022 0c0f 	bic.w	ip, r2, #15
 8005658:	f103 0e20 	add.w	lr, r3, #32
 800565c:	44e6      	add	lr, ip
 800565e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8005662:	f103 0210 	add.w	r2, r3, #16
 8005666:	e942 5504 	strd	r5, r5, [r2, #-16]
 800566a:	e942 5502 	strd	r5, r5, [r2, #-8]
 800566e:	3210      	adds	r2, #16
 8005670:	4572      	cmp	r2, lr
 8005672:	d1f8      	bne.n	8005666 <memset+0x46>
 8005674:	f10c 0201 	add.w	r2, ip, #1
 8005678:	f014 0f0c 	tst.w	r4, #12
 800567c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8005680:	f004 0c0f 	and.w	ip, r4, #15
 8005684:	d013      	beq.n	80056ae <memset+0x8e>
 8005686:	f1ac 0304 	sub.w	r3, ip, #4
 800568a:	f023 0303 	bic.w	r3, r3, #3
 800568e:	3304      	adds	r3, #4
 8005690:	4413      	add	r3, r2
 8005692:	f842 5b04 	str.w	r5, [r2], #4
 8005696:	4293      	cmp	r3, r2
 8005698:	d1fb      	bne.n	8005692 <memset+0x72>
 800569a:	f00c 0403 	and.w	r4, ip, #3
 800569e:	b12c      	cbz	r4, 80056ac <memset+0x8c>
 80056a0:	b2c9      	uxtb	r1, r1
 80056a2:	441c      	add	r4, r3
 80056a4:	f803 1b01 	strb.w	r1, [r3], #1
 80056a8:	429c      	cmp	r4, r3
 80056aa:	d1fb      	bne.n	80056a4 <memset+0x84>
 80056ac:	bd30      	pop	{r4, r5, pc}
 80056ae:	4664      	mov	r4, ip
 80056b0:	4613      	mov	r3, r2
 80056b2:	2c00      	cmp	r4, #0
 80056b4:	d1f4      	bne.n	80056a0 <memset+0x80>
 80056b6:	e7f9      	b.n	80056ac <memset+0x8c>
 80056b8:	4603      	mov	r3, r0
 80056ba:	4614      	mov	r4, r2
 80056bc:	e7bf      	b.n	800563e <memset+0x1e>
 80056be:	461a      	mov	r2, r3
 80056c0:	46a4      	mov	ip, r4
 80056c2:	e7e0      	b.n	8005686 <memset+0x66>
