
*** Running vivado
    with args -log design_gol_game_of_life_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_gol_game_of_life_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_gol_game_of_life_0_0.tcl -notrace
Command: synth_design -top design_gol_game_of_life_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 312.062 ; gain = 81.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_gol_game_of_life_0_0' [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_game_of_life_0_0/synth/design_gol_game_of_life_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_of_life_v1_0' declared at 'c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:5' bound to instance 'U0' of component 'game_of_life_v1_0' [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_game_of_life_0_0/synth/design_gol_game_of_life_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'game_of_life_v1_0' [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:50]
	Parameter GOL_WIDTH bound to: 18 - type: integer 
	Parameter GOL_HEIGHT bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter HEIGHT bound to: 12 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'CACORE' of component 'ca_core' [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element WriteEnable_GOLDOR_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element ReadEnable_GOLCR_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:296]
WARNING: [Synth 8-6014] Unused sequential element ReadEnable_GOLDOR_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'game_of_life_v1_0' (1#1) [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_gol_game_of_life_0_0' (2#1) [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_game_of_life_0_0/synth/design_gol_game_of_life_0_0.vhd:82]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design game_of_life_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 352.141 ; gain = 121.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 352.141 ; gain = 121.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 665.562 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_shifted_bit_wr_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element cnt_shifted_bit_re_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:445]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_of_life_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/cnt_shifted_bit_wr_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element U0/cnt_shifted_bit_re_reg was removed.  [c:/Workspace/GameOfLife/bd/design_gol/ipshared/4830/hdl/game_of_life_v1_0.vhd:445]
INFO: [Synth 8-3917] design design_gol_game_of_life_0_0 has port s00_axi_awready driven by constant 1
INFO: [Synth 8-3917] design design_gol_game_of_life_0_0 has port s00_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_gol_game_of_life_0_0 has port s00_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_gol_game_of_life_0_0 has port s00_axi_arready driven by constant 1
INFO: [Synth 8-3917] design design_gol_game_of_life_0_0 has port s00_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_gol_game_of_life_0_0 has port s00_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_gol_game_of_life_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3332] Sequential element (U0/Register_GOLCR_reg[6]) is unused and will be removed from module design_gol_game_of_life_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Register_GOLCR_reg[5]) is unused and will be removed from module design_gol_game_of_life_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Register_GOLCR_reg[1]) is unused and will be removed from module design_gol_game_of_life_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ca_core       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ca_core_bbox |     1|
|2     |CARRY4       |    24|
|3     |LUT1         |    65|
|4     |LUT2         |    62|
|5     |LUT3         |     9|
|6     |LUT4         |    72|
|7     |FDRE         |   279|
|8     |FDSE         |     2|
+------+-------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   517|
|2     |  U0     |game_of_life_v1_0 |   517|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 665.562 ; gain = 121.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 665.562 ; gain = 434.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 665.562 ; gain = 435.223
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/design_gol_game_of_life_0_0_synth_1/design_gol_game_of_life_0_0.dcp' has been generated.
