
*** Running vivado
    with args -log cpu_pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_pipeline.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_pipeline.tcl -notrace
Command: synth_design -top cpu_pipeline -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 959.078 ; gain = 234.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_pipeline' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/cpu_pipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/.Xil/Vivado-23076-DESKTOP-6IOG41U/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (2#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/.Xil/Vivado-23076-DESKTOP-6IOG41U/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (3#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (6#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex' (7#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (8#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem' (9#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/.Xil/Vivado-23076-DESKTOP-6IOG41U/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (10#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/.Xil/Vivado-23076-DESKTOP-6IOG41U/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (11#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer_gen' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:4]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_cnt_1hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:101]
WARNING: [Synth 8-6014] Unused sequential element r_clk_1hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:102]
WARNING: [Synth 8-6014] Unused sequential element o_pulse_1khz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:121]
WARNING: [Synth 8-6014] Unused sequential element o_pulse_100hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:122]
WARNING: [Synth 8-6014] Unused sequential element o_pulse_10hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:123]
WARNING: [Synth 8-6014] Unused sequential element o_pulse_1hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:124]
WARNING: [Synth 8-6014] Unused sequential element o_tick_1khz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:125]
WARNING: [Synth 8-6014] Unused sequential element o_tick_100hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:126]
WARNING: [Synth 8-6014] Unused sequential element o_tick_1hz_reg was removed.  [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:128]
INFO: [Synth 8-6155] done synthesizing module 'timer_gen' (12#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/timer_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/seg7decimal.v:23]
INFO: [Synth 8-226] default block is never used [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/seg7decimal.v:47]
INFO: [Synth 8-226] default block is never used [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/seg7decimal.v:60]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (13#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/seg7decimal.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (14#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pipeline' (15#1) [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/cpu_pipeline.v:23]
WARNING: [Synth 8-3331] design mem_wb has unconnected port pause[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port pause[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port pause[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port pause[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port pause[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port pause[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port pause[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port pause[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port pause[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port pause[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port pause[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port pause[0]
WARNING: [Synth 8-3331] design if_id has unconnected port pause[5]
WARNING: [Synth 8-3331] design if_id has unconnected port pause[4]
WARNING: [Synth 8-3331] design if_id has unconnected port pause[3]
WARNING: [Synth 8-3331] design if_id has unconnected port pause[0]
WARNING: [Synth 8-3331] design pc has unconnected port pause[5]
WARNING: [Synth 8-3331] design pc has unconnected port pause[4]
WARNING: [Synth 8-3331] design pc has unconnected port pause[3]
WARNING: [Synth 8-3331] design pc has unconnected port pause[2]
WARNING: [Synth 8-3331] design pc has unconnected port pause[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.734 ; gain = 307.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.734 ; gain = 307.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.734 ; gain = 307.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1032.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom_4k'
Finished Parsing XDC File [d:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom_4k'
Parsing XDC File [d:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram_4k'
Finished Parsing XDC File [d:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram_4k'
Parsing XDC File [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/constrs_1/CPU_Pipeline.xdc]
Finished Parsing XDC File [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/constrs_1/CPU_Pipeline.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.srcs/constrs_1/CPU_Pipeline.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1135.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.605 ; gain = 410.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.605 ; gain = 410.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_rom_4k. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram_4k. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.605 ; gain = 410.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "get_inst_id" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "get_alu_op" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.605 ; gain = 410.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 1     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module timer_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "_id/get_alu_op" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design cpu_pipeline has port seg7_0_dp driven by constant 0
WARNING: [Synth 8-3917] design cpu_pipeline has port seg7_1_dp driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1151.535 ; gain = 426.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1151.535 ; gain = 426.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1151.535 ; gain = 426.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1151.535 ; gain = 426.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_rom      |         1|
|2     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_ram |     1|
|2     |inst_rom |     1|
|3     |BUFG     |     2|
|4     |CARRY4   |    34|
|5     |LUT1     |     6|
|6     |LUT2     |   133|
|7     |LUT3     |    40|
|8     |LUT4     |    49|
|9     |LUT5     |   122|
|10    |LUT6     |   818|
|11    |MUXF7    |   258|
|12    |MUXF8    |   120|
|13    |FDRE     |  1347|
|14    |IBUF     |     2|
|15    |OBUF     |    24|
+------+---------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |  3019|
|2     |  _ex        |ex            |    16|
|3     |  _ex_mem    |ex_mem        |   108|
|4     |  _id        |id            |     3|
|5     |  _id_ex     |id_ex         |   406|
|6     |  _if_id     |if_id         |   104|
|7     |  _mem_wb    |mem_wb        |   205|
|8     |  _pc        |pc            |    29|
|9     |  _regfile   |regfile       |  1955|
|10    |  _timer_gen |timer_gen     |    49|
|11    |  seg7_0     |seg7decimal   |    41|
|12    |  seg7_1     |seg7decimal_0 |    11|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 1151.738 ; gain = 323.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.738 ; gain = 426.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1164.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1164.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1164.062 ; gain = 708.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1164.062 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/vivado/CPU_Pipeline/CPU_Pipeline.runs/synth_1/cpu_pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_pipeline_utilization_synth.rpt -pb cpu_pipeline_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 10 18:31:12 2021...
