Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 12 22:55:39 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.007       -0.007                      1                  913        0.169        0.000                      0                  913        4.500        0.000                       0                   345  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.007       -0.007                      1                  913        0.169        0.000                      0                  913        4.500        0.000                       0                   345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.007ns,  Total Violation       -0.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var3_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 2.484ns (25.113%)  route 7.407ns (74.887%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.714     7.789    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  game_beta/game_regfiles/M_left_half_circle_q[2]_i_21/O
                         net (fo=2, routed)           0.973     8.886    game_beta/game_regfiles/M_left_half_circle_q[2]_i_21_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124     9.010 r  game_beta/game_regfiles/M_left_half_circle_q[2]_i_12/O
                         net (fo=39, routed)          1.081    10.091    game_beta/game_regfiles/M_temp_var3_q_reg[2]_1
    SLICE_X13Y39         LUT2 (Prop_lut2_I1_O)        0.153    10.244 f  game_beta/game_regfiles/M_left_half_circle_q[15]_i_57/O
                         net (fo=11, routed)          1.028    11.272    game_beta/game_regfiles/M_temp_var3_q_reg[2]_0
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.355    11.627 f  game_beta/game_regfiles/M_left_half_circle_q[13]_i_14/O
                         net (fo=3, routed)           0.817    12.444    game_beta/game_controlunit/M_left_half_circle_q_reg[14]_i_7_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.332    12.776 f  game_beta/game_controlunit/M_left_half_circle_q[14]_i_13/O
                         net (fo=1, routed)           0.000    12.776    game_beta/game_controlunit/M_left_half_circle_q[14]_i_13_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    12.985 f  game_beta/game_controlunit/M_left_half_circle_q_reg[14]_i_7/O
                         net (fo=1, routed)           0.569    13.555    game_beta/game_controlunit/M_left_half_circle_q_reg[14]_i_7_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.297    13.852 f  game_beta/game_controlunit/M_left_half_circle_q[14]_i_3/O
                         net (fo=1, routed)           0.302    14.154    reset_cond/M_temp_var3_q_reg[14]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.278 r  reset_cond/M_left_half_circle_q[14]_i_1/O
                         net (fo=11, routed)          0.767    15.045    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[14]
    SLICE_X13Y41         FDRE                                         r  game_beta/game_regfiles/M_temp_var3_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.449    14.854    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  game_beta/game_regfiles/M_temp_var3_q_reg[14]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.040    15.038    game_beta/game_regfiles/M_temp_var3_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -15.045    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player2_score_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 2.006ns (20.437%)  route 7.810ns (79.563%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.783     7.858    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.982 f  game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65/O
                         net (fo=2, routed)           1.021     9.003    game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.127 r  game_beta/game_regfiles/M_left_half_circle_q[4]_i_9/O
                         net (fo=3, routed)           0.783     9.910    game_beta/game_controlunit/M_left_half_circle_q[4]_i_2_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_9/O
                         net (fo=6, routed)           0.513    10.548    game_beta/game_controlunit/M_left_half_circle_q[5]_i_9_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_21/O
                         net (fo=1, routed)           0.403    11.075    game_beta/game_controlunit/M_left_half_circle_q[10]_i_21_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_19/O
                         net (fo=2, routed)           0.414    11.613    game_beta/game_controlunit/M_left_half_circle_q[10]_i_19_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.737 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_63/O
                         net (fo=1, routed)           0.484    12.220    game_beta/game_controlunit/M_left_half_circle_q[15]_i_63_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I1_O)        0.124    12.344 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.542    12.886    game_beta/game_controlunit/M_left_half_circle_q[15]_i_48_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    13.010 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_29/O
                         net (fo=4, routed)           0.467    13.477    game_beta/game_controlunit/M_left_half_circle_q[15]_i_29_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.601 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_11/O
                         net (fo=1, routed)           0.313    13.914    game_beta/game_controlunit/M_left_half_circle_q[15]_i_11_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.038 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2/O
                         net (fo=9, routed)           0.931    14.969    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[15]
    SLICE_X9Y47          FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.451    14.856    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[15]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.067    15.013    game_beta/game_regfiles/M_player2_score_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var1_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.865ns  (logic 2.006ns (20.334%)  route 7.859ns (79.666%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.783     7.858    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.982 f  game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65/O
                         net (fo=2, routed)           1.021     9.003    game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.127 r  game_beta/game_regfiles/M_left_half_circle_q[4]_i_9/O
                         net (fo=3, routed)           0.783     9.910    game_beta/game_controlunit/M_left_half_circle_q[4]_i_2_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_9/O
                         net (fo=6, routed)           0.513    10.548    game_beta/game_controlunit/M_left_half_circle_q[5]_i_9_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_21/O
                         net (fo=1, routed)           0.403    11.075    game_beta/game_controlunit/M_left_half_circle_q[10]_i_21_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_19/O
                         net (fo=2, routed)           0.396    11.595    game_beta/game_controlunit/M_left_half_circle_q[10]_i_19_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.124    11.719 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_14/O
                         net (fo=2, routed)           0.484    12.203    game_beta/game_controlunit/M_left_half_circle_q[10]_i_14_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124    12.327 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_10/O
                         net (fo=4, routed)           0.590    12.917    game_beta/game_controlunit/M_left_half_circle_q[13]_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_4/O
                         net (fo=2, routed)           0.315    13.356    reset_cond/M_temp_var3_q_reg[13]_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124    13.480 f  reset_cond/M_left_half_circle_q[13]_i_2/O
                         net (fo=1, routed)           0.578    14.058    reset_cond/M_left_half_circle_q[13]_i_2_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.182 r  reset_cond/M_left_half_circle_q[13]_i_1/O
                         net (fo=11, routed)          0.837    15.019    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[13]
    SLICE_X4Y41          FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.516    14.921    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[13]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)       -0.067    15.078    game_beta/game_regfiles/M_temp_var1_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var2_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.854ns  (logic 2.006ns (20.356%)  route 7.848ns (79.644%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.783     7.858    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.982 f  game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65/O
                         net (fo=2, routed)           1.021     9.003    game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.127 r  game_beta/game_regfiles/M_left_half_circle_q[4]_i_9/O
                         net (fo=3, routed)           0.783     9.910    game_beta/game_controlunit/M_left_half_circle_q[4]_i_2_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_9/O
                         net (fo=6, routed)           0.513    10.548    game_beta/game_controlunit/M_left_half_circle_q[5]_i_9_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_21/O
                         net (fo=1, routed)           0.403    11.075    game_beta/game_controlunit/M_left_half_circle_q[10]_i_21_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_19/O
                         net (fo=2, routed)           0.396    11.595    game_beta/game_controlunit/M_left_half_circle_q[10]_i_19_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.124    11.719 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_14/O
                         net (fo=2, routed)           0.484    12.203    game_beta/game_controlunit/M_left_half_circle_q[10]_i_14_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124    12.327 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_10/O
                         net (fo=4, routed)           0.590    12.917    game_beta/game_controlunit/M_left_half_circle_q[13]_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_4/O
                         net (fo=2, routed)           0.315    13.356    reset_cond/M_temp_var3_q_reg[13]_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124    13.480 f  reset_cond/M_left_half_circle_q[13]_i_2/O
                         net (fo=1, routed)           0.578    14.058    reset_cond/M_left_half_circle_q[13]_i_2_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.182 r  reset_cond/M_left_half_circle_q[13]_i_1/O
                         net (fo=11, routed)          0.826    15.008    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[13]
    SLICE_X7Y41          FDRE                                         r  game_beta/game_regfiles/M_temp_var2_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.516    14.921    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  game_beta/game_regfiles/M_temp_var2_q_reg[13]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)       -0.067    15.078    game_beta/game_regfiles/M_temp_var2_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var2_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.006ns (20.512%)  route 7.774ns (79.488%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.783     7.858    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.982 f  game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65/O
                         net (fo=2, routed)           1.021     9.003    game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.127 r  game_beta/game_regfiles/M_left_half_circle_q[4]_i_9/O
                         net (fo=3, routed)           0.783     9.910    game_beta/game_controlunit/M_left_half_circle_q[4]_i_2_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_9/O
                         net (fo=6, routed)           0.513    10.548    game_beta/game_controlunit/M_left_half_circle_q[5]_i_9_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_21/O
                         net (fo=1, routed)           0.403    11.075    game_beta/game_controlunit/M_left_half_circle_q[10]_i_21_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_19/O
                         net (fo=2, routed)           0.414    11.613    game_beta/game_controlunit/M_left_half_circle_q[10]_i_19_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.737 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_63/O
                         net (fo=1, routed)           0.484    12.220    game_beta/game_controlunit/M_left_half_circle_q[15]_i_63_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I1_O)        0.124    12.344 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.542    12.886    game_beta/game_controlunit/M_left_half_circle_q[15]_i_48_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    13.010 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_29/O
                         net (fo=4, routed)           0.467    13.477    game_beta/game_controlunit/M_left_half_circle_q[15]_i_29_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.601 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_11/O
                         net (fo=1, routed)           0.313    13.914    game_beta/game_controlunit/M_left_half_circle_q[15]_i_11_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.038 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2/O
                         net (fo=9, routed)           0.895    14.933    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[15]
    SLICE_X9Y45          FDRE                                         r  game_beta/game_regfiles/M_temp_var2_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.450    14.855    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  game_beta/game_regfiles/M_temp_var2_q_reg[15]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)       -0.067    15.012    game_beta/game_regfiles/M_temp_var2_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -14.933    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 2.006ns (20.478%)  route 7.790ns (79.522%))
  Logic Levels:           12  (LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.494     7.120    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     7.244 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_67/O
                         net (fo=1, routed)           0.946     8.190    game_beta/game_controlunit/M_left_half_circle_q[15]_i_67_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_56/O
                         net (fo=1, routed)           0.479     8.792    game_beta/game_controlunit/M_left_half_circle_q[15]_i_56_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I4_O)        0.124     8.916 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_36/O
                         net (fo=26, routed)          0.954     9.870    game_beta/game_controlunit/M_left_half_circle_q[15]_i_36_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     9.994 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_22/O
                         net (fo=5, routed)           0.476    10.470    game_beta/game_controlunit/M_left_half_circle_q[5]_i_22_n_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I0_O)        0.124    10.594 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.829    11.423    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.547 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_11/O
                         net (fo=3, routed)           0.590    12.137    game_beta/game_controlunit/M_left_half_circle_q[7]_i_11_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I2_O)        0.124    12.261 f  game_beta/game_controlunit/M_left_half_circle_q[7]_i_5/O
                         net (fo=2, routed)           0.464    12.725    game_beta/game_controlunit/M_stage_q_reg[3]_7
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.849 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_15/O
                         net (fo=1, routed)           0.429    13.278    game_beta/game_controlunit/M_left_half_circle_q[0]_i_15_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124    13.402 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_10/O
                         net (fo=1, routed)           0.484    13.886    game_beta/game_controlunit/M_left_half_circle_q[0]_i_10_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I2_O)        0.124    14.010 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_4/O
                         net (fo=1, routed)           0.263    14.273    reset_cond/M_temp_var3_q_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I3_O)        0.124    14.397 r  reset_cond/M_left_half_circle_q[0]_i_1/O
                         net (fo=11, routed)          0.552    14.949    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[0]
    SLICE_X11Y39         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.449    14.854    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[0]_lopt_replica/C
                         clock pessimism              0.272    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.040    15.051    game_beta/game_regfiles/M_right_half_circle_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 2.006ns (20.474%)  route 7.792ns (79.526%))
  Logic Levels:           12  (LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.494     7.120    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     7.244 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_67/O
                         net (fo=1, routed)           0.946     8.190    game_beta/game_controlunit/M_left_half_circle_q[15]_i_67_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_56/O
                         net (fo=1, routed)           0.479     8.792    game_beta/game_controlunit/M_left_half_circle_q[15]_i_56_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I4_O)        0.124     8.916 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_36/O
                         net (fo=26, routed)          0.954     9.870    game_beta/game_controlunit/M_left_half_circle_q[15]_i_36_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     9.994 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_22/O
                         net (fo=5, routed)           0.476    10.470    game_beta/game_controlunit/M_left_half_circle_q[5]_i_22_n_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I0_O)        0.124    10.594 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.829    11.423    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.547 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_11/O
                         net (fo=3, routed)           0.590    12.137    game_beta/game_controlunit/M_left_half_circle_q[7]_i_11_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I2_O)        0.124    12.261 f  game_beta/game_controlunit/M_left_half_circle_q[7]_i_5/O
                         net (fo=2, routed)           0.464    12.725    game_beta/game_controlunit/M_stage_q_reg[3]_7
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.849 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_15/O
                         net (fo=1, routed)           0.429    13.278    game_beta/game_controlunit/M_left_half_circle_q[0]_i_15_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124    13.402 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_10/O
                         net (fo=1, routed)           0.484    13.886    game_beta/game_controlunit/M_left_half_circle_q[0]_i_10_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I2_O)        0.124    14.010 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_4/O
                         net (fo=1, routed)           0.263    14.273    reset_cond/M_temp_var3_q_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I3_O)        0.124    14.397 r  reset_cond/M_left_half_circle_q[0]_i_1/O
                         net (fo=11, routed)          0.554    14.951    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[0]
    SLICE_X8Y42          FDRE                                         r  game_beta/game_regfiles/M_temp_var3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.449    14.854    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  game_beta/game_regfiles/M_temp_var3_q_reg[0]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.016    15.062    game_beta/game_regfiles/M_temp_var3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 1.634ns (16.719%)  route 8.139ns (83.281%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=64, routed)          1.092     6.764    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.888 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_69/O
                         net (fo=1, routed)           0.425     7.313    reset_cond/M_left_half_circle_q[13]_i_19_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.437 r  reset_cond/M_left_half_circle_q[15]_i_60/O
                         net (fo=32, routed)          0.964     8.400    game_beta/game_regfiles/M_left_half_circle_q[13]_i_8_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I4_O)        0.124     8.524 r  game_beta/game_regfiles/M_left_half_circle_q[9]_i_11/O
                         net (fo=1, routed)           0.666     9.191    game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124     9.315 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_5/O
                         net (fo=12, routed)          1.167    10.482    game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.606 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_16/O
                         net (fo=2, routed)           0.957    11.563    game_beta/game_controlunit/M_left_half_circle_q[12]_i_16_n_0
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.687 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=2, routed)           0.842    12.529    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124    12.653 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_5/O
                         net (fo=1, routed)           0.724    13.377    reset_cond/M_temp_var3_q_reg[12]_1
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    13.501 f  reset_cond/M_left_half_circle_q[12]_i_2/O
                         net (fo=1, routed)           0.453    13.954    reset_cond/M_left_half_circle_q[12]_i_2_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I1_O)        0.124    14.078 r  reset_cond/M_left_half_circle_q[12]_i_1/O
                         net (fo=11, routed)          0.848    14.926    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[12]
    SLICE_X7Y38          FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.514    14.919    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[12]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.081    15.062    game_beta/game_regfiles/M_right_half_circle_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 2.006ns (20.560%)  route 7.751ns (79.440%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.783     7.858    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.982 f  game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65/O
                         net (fo=2, routed)           1.021     9.003    game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.127 r  game_beta/game_regfiles/M_left_half_circle_q[4]_i_9/O
                         net (fo=3, routed)           0.783     9.910    game_beta/game_controlunit/M_left_half_circle_q[4]_i_2_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_9/O
                         net (fo=6, routed)           0.513    10.548    game_beta/game_controlunit/M_left_half_circle_q[5]_i_9_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_21/O
                         net (fo=1, routed)           0.403    11.075    game_beta/game_controlunit/M_left_half_circle_q[10]_i_21_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_19/O
                         net (fo=2, routed)           0.396    11.595    game_beta/game_controlunit/M_left_half_circle_q[10]_i_19_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.124    11.719 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_14/O
                         net (fo=2, routed)           0.484    12.203    game_beta/game_controlunit/M_left_half_circle_q[10]_i_14_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124    12.327 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_10/O
                         net (fo=4, routed)           0.590    12.917    game_beta/game_controlunit/M_left_half_circle_q[13]_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_4/O
                         net (fo=2, routed)           0.315    13.356    reset_cond/M_temp_var3_q_reg[13]_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124    13.480 f  reset_cond/M_left_half_circle_q[13]_i_2/O
                         net (fo=1, routed)           0.578    14.058    reset_cond/M_left_half_circle_q[13]_i_2_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.182 r  reset_cond/M_left_half_circle_q[13]_i_1/O
                         net (fo=11, routed)          0.729    14.910    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[13]
    SLICE_X12Y41         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.449    14.854    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[13]_lopt_replica/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.031    15.047    game_beta/game_regfiles/M_right_half_circle_q_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 2.006ns (20.629%)  route 7.718ns (79.371%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.569     5.153    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=58, routed)          0.831     6.502    game_beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.626 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68/O
                         net (fo=5, routed)           0.325     6.951    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_68_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_53/O
                         net (fo=32, routed)          0.783     7.858    game_beta/game_regfiles/M_left_half_circle_q[14]_i_9_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.982 f  game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65/O
                         net (fo=2, routed)           1.021     9.003    game_beta/game_regfiles/FSM_sequential_M_game_fsm_q[5]_i_65_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.127 r  game_beta/game_regfiles/M_left_half_circle_q[4]_i_9/O
                         net (fo=3, routed)           0.783     9.910    game_beta/game_controlunit/M_left_half_circle_q[4]_i_2_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_9/O
                         net (fo=6, routed)           0.513    10.548    game_beta/game_controlunit/M_left_half_circle_q[5]_i_9_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_21/O
                         net (fo=1, routed)           0.403    11.075    game_beta/game_controlunit/M_left_half_circle_q[10]_i_21_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_19/O
                         net (fo=2, routed)           0.396    11.595    game_beta/game_controlunit/M_left_half_circle_q[10]_i_19_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.124    11.719 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_14/O
                         net (fo=2, routed)           0.484    12.203    game_beta/game_controlunit/M_left_half_circle_q[10]_i_14_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124    12.327 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_10/O
                         net (fo=4, routed)           0.590    12.917    game_beta/game_controlunit/M_left_half_circle_q[13]_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_4/O
                         net (fo=2, routed)           0.315    13.356    reset_cond/M_temp_var3_q_reg[13]_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124    13.480 f  reset_cond/M_left_half_circle_q[13]_i_2/O
                         net (fo=1, routed)           0.578    14.058    reset_cond/M_left_half_circle_q[13]_i_2_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.182 r  reset_cond/M_left_half_circle_q[13]_i_1/O
                         net (fo=11, routed)          0.696    14.878    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[13]
    SLICE_X9Y38          FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.447    14.852    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[13]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.058    15.018    game_beta/game_regfiles/M_right_half_circle_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.878    
  -------------------------------------------------------------------
                         slack                                  0.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/edge_rise/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.353%)  route 0.114ns (44.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.595     1.539    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/Q
                         net (fo=3, routed)           0.114     1.793    game_beta/game_circle_clock/edge_rise/S[0]
    SLICE_X3Y45          FDRE                                         r  game_beta/game_circle_clock/edge_rise/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.866     2.056    game_beta/game_circle_clock/edge_rise/clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  game_beta/game_circle_clock/edge_rise/M_last_q_reg/C
                         clock pessimism             -0.501     1.555    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.070     1.625    game_beta/game_circle_clock/edge_rise/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.665%)  route 0.095ns (31.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.565     1.509    timer_decoder/seg/ctr/CLK
    SLICE_X12Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  timer_decoder/seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=13, routed)          0.095     1.768    timer_decoder/seg/ctr/M_ctr_q[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  timer_decoder/seg/ctr/M_ctr_q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.813    timer_decoder/seg/ctr/M_ctr_d[7]
    SLICE_X13Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.834     2.024    timer_decoder/seg/ctr/CLK
    SLICE_X13Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     1.614    timer_decoder/seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.426%)  route 0.096ns (31.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.565     1.509    timer_decoder/seg/ctr/CLK
    SLICE_X12Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  timer_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.096     1.769    timer_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  timer_decoder/seg/ctr/M_ctr_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    timer_decoder/seg/ctr/M_ctr_d[4]
    SLICE_X13Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.834     2.024    timer_decoder/seg/ctr/CLK
    SLICE_X13Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     1.614    timer_decoder/seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.995%)  route 0.098ns (32.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.565     1.509    timer_decoder/seg/ctr/CLK
    SLICE_X12Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  timer_decoder/seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=13, routed)          0.098     1.771    timer_decoder/seg/ctr/M_ctr_q[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  timer_decoder/seg/ctr/M_ctr_q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    timer_decoder/seg/ctr/M_ctr_d[8]
    SLICE_X13Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.834     2.024    timer_decoder/seg/ctr/CLK
    SLICE_X13Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     1.614    timer_decoder/seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 p2_score_decoder/seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_score_decoder/seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.588     1.532    p2_score_decoder/seg/ctr/CLK
    SLICE_X5Y62          FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  p2_score_decoder/seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.117     1.790    p2_score_decoder/seg/ctr/M_ctr_q[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  p2_score_decoder/seg/ctr/M_ctr_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.835    p2_score_decoder/seg/ctr/M_ctr_d[0]
    SLICE_X5Y62          FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.858     2.047    p2_score_decoder/seg/ctr/CLK
    SLICE_X5Y62          FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.516     1.532    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091     1.623    p2_score_decoder/seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 game_beta/countdown_timer/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/countdown_rising_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.552%)  route 0.190ns (57.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.510    game_beta/countdown_timer/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  game_beta/countdown_timer/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_beta/countdown_timer/M_ctr_q_reg[26]/Q
                         net (fo=5, routed)           0.190     1.841    game_beta/countdown_rising_edge/M_countdown_rising_edge_in
    SLICE_X13Y46         FDRE                                         r  game_beta/countdown_rising_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.836     2.026    game_beta/countdown_rising_edge/clk_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  game_beta/countdown_rising_edge/M_last_q_reg/C
                         clock pessimism             -0.480     1.546    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.070     1.616    game_beta/countdown_rising_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_score_decoder/seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.233%)  route 0.177ns (48.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.591     1.535    p2_score_decoder/seg/ctr/CLK
    SLICE_X3Y61          FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.177     1.853    p2_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  p2_score_decoder/seg/ctr/M_ctr_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    p2_score_decoder/seg/ctr/M_ctr_d[8]
    SLICE_X5Y61          FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.860     2.049    p2_score_decoder/seg/ctr/CLK
    SLICE_X5Y61          FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.092     1.662    p2_score_decoder/seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.270%)  route 0.192ns (50.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.588     1.532    p1_score_decoder/seg/ctr/CLK
    SLICE_X0Y31          FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.192     1.864    p1_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.909 r  p1_score_decoder/seg/ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.909    p1_score_decoder/seg/ctr/M_ctr_d[4]
    SLICE_X2Y30          FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.856     2.046    p1_score_decoder/seg/ctr/CLK
    SLICE_X2Y30          FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121     1.666    p1_score_decoder/seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rst_btn_cond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_btn_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.564     1.508    rst_btn_cond/CLK
    SLICE_X14Y55         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  rst_btn_cond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.147     1.819    rst_btn_cond/M_ctr_q_reg[1]
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  rst_btn_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.000     1.864    rst_btn_edge/M_rst_btn_cond_out
    SLICE_X15Y55         FDRE                                         r  rst_btn_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.833     2.023    rst_btn_edge/CLK
    SLICE_X15Y55         FDRE                                         r  rst_btn_edge/M_last_q_reg/C
                         clock pessimism             -0.503     1.521    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.092     1.613    rst_btn_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.144%)  route 0.150ns (41.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.565     1.509    timer_decoder/seg/ctr/CLK
    SLICE_X12Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  timer_decoder/seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=13, routed)          0.150     1.823    timer_decoder/seg/ctr/M_ctr_q[1]
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  timer_decoder/seg/ctr/M_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.868    timer_decoder/seg/ctr/M_ctr_d[3]
    SLICE_X15Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.834     2.024    timer_decoder/seg/ctr/CLK
    SLICE_X15Y51         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.092     1.617    timer_decoder/seg/ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y46   game_beta/countdown_rising_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   game_beta/countdown_timer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   game_beta/countdown_rising_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   game_beta/game_regfiles/M_right_half_circle_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   game_beta/game_regfiles/M_right_half_circle_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   game_beta/game_regfiles/M_right_half_circle_q_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y62   rst_btn_cond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   game_beta/countdown_timer/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   game_beta/countdown_timer/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   game_beta/countdown_timer/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   game_beta/countdown_timer/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   game_beta/countdown_rising_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    game_beta/game_regfiles/M_countdown_time_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    game_beta/game_regfiles/M_countdown_time_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    game_beta/game_regfiles/M_countdown_time_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   game_beta/game_regfiles/M_right_half_circle_q_reg[13]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   game_beta/game_regfiles/M_right_half_circle_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   game_beta/game_regfiles/M_right_half_circle_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   game_beta/game_regfiles/M_right_half_circle_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   game_beta/game_regfiles/M_right_half_circle_q_reg[2]_lopt_replica/C



