
21-ELE-PlacaTesteAntigaUpdated.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a588  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  0800a698  0800a698  0001a698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ace8  0800ace8  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  0800ace8  0800ace8  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ace8  0800ace8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ace8  0800ace8  0001ace8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800acec  0800acec  0001acec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800acf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fd4  20000088  0800ad78  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000105c  0800ad78  0002105c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab7b  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a14  00000000  00000000  0003ac2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  0003e640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001550  00000000  00000000  0003fcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b07f  00000000  00000000  00041240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c5c5  00000000  00000000  0005c2bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009595b  00000000  00000000  00078884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010e1df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006464  00000000  00000000  0010e234  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a680 	.word	0x0800a680

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	0800a680 	.word	0x0800a680

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__aeabi_d2iz>:
 8000a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d215      	bcs.n	8000a8a <__aeabi_d2iz+0x36>
 8000a5e:	d511      	bpl.n	8000a84 <__aeabi_d2iz+0x30>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d912      	bls.n	8000a90 <__aeabi_d2iz+0x3c>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7e:	bf18      	it	ne
 8000a80:	4240      	negne	r0, r0
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d105      	bne.n	8000a9c <__aeabi_d2iz+0x48>
 8000a90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a94:	bf08      	it	eq
 8000a96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_frsub>:
 8000aa4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa8:	e002      	b.n	8000ab0 <__addsf3>
 8000aaa:	bf00      	nop

08000aac <__aeabi_fsub>:
 8000aac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ab0 <__addsf3>:
 8000ab0:	0042      	lsls	r2, r0, #1
 8000ab2:	bf1f      	itttt	ne
 8000ab4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab8:	ea92 0f03 	teqne	r2, r3
 8000abc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac4:	d06a      	beq.n	8000b9c <__addsf3+0xec>
 8000ac6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ace:	bfc1      	itttt	gt
 8000ad0:	18d2      	addgt	r2, r2, r3
 8000ad2:	4041      	eorgt	r1, r0
 8000ad4:	4048      	eorgt	r0, r1
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	bfb8      	it	lt
 8000ada:	425b      	neglt	r3, r3
 8000adc:	2b19      	cmp	r3, #25
 8000ade:	bf88      	it	hi
 8000ae0:	4770      	bxhi	lr
 8000ae2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ae6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000af6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000afa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4249      	negne	r1, r1
 8000b02:	ea92 0f03 	teq	r2, r3
 8000b06:	d03f      	beq.n	8000b88 <__addsf3+0xd8>
 8000b08:	f1a2 0201 	sub.w	r2, r2, #1
 8000b0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b10:	eb10 000c 	adds.w	r0, r0, ip
 8000b14:	f1c3 0320 	rsb	r3, r3, #32
 8000b18:	fa01 f103 	lsl.w	r1, r1, r3
 8000b1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__addsf3+0x78>
 8000b22:	4249      	negs	r1, r1
 8000b24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b2c:	d313      	bcc.n	8000b56 <__addsf3+0xa6>
 8000b2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b32:	d306      	bcc.n	8000b42 <__addsf3+0x92>
 8000b34:	0840      	lsrs	r0, r0, #1
 8000b36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3a:	f102 0201 	add.w	r2, r2, #1
 8000b3e:	2afe      	cmp	r2, #254	; 0xfe
 8000b40:	d251      	bcs.n	8000be6 <__addsf3+0x136>
 8000b42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4a:	bf08      	it	eq
 8000b4c:	f020 0001 	biceq.w	r0, r0, #1
 8000b50:	ea40 0003 	orr.w	r0, r0, r3
 8000b54:	4770      	bx	lr
 8000b56:	0049      	lsls	r1, r1, #1
 8000b58:	eb40 0000 	adc.w	r0, r0, r0
 8000b5c:	3a01      	subs	r2, #1
 8000b5e:	bf28      	it	cs
 8000b60:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b64:	d2ed      	bcs.n	8000b42 <__addsf3+0x92>
 8000b66:	fab0 fc80 	clz	ip, r0
 8000b6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b76:	bfaa      	itet	ge
 8000b78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b7c:	4252      	neglt	r2, r2
 8000b7e:	4318      	orrge	r0, r3
 8000b80:	bfbc      	itt	lt
 8000b82:	40d0      	lsrlt	r0, r2
 8000b84:	4318      	orrlt	r0, r3
 8000b86:	4770      	bx	lr
 8000b88:	f092 0f00 	teq	r2, #0
 8000b8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b90:	bf06      	itte	eq
 8000b92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b96:	3201      	addeq	r2, #1
 8000b98:	3b01      	subne	r3, #1
 8000b9a:	e7b5      	b.n	8000b08 <__addsf3+0x58>
 8000b9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba4:	bf18      	it	ne
 8000ba6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000baa:	d021      	beq.n	8000bf0 <__addsf3+0x140>
 8000bac:	ea92 0f03 	teq	r2, r3
 8000bb0:	d004      	beq.n	8000bbc <__addsf3+0x10c>
 8000bb2:	f092 0f00 	teq	r2, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	4608      	moveq	r0, r1
 8000bba:	4770      	bx	lr
 8000bbc:	ea90 0f01 	teq	r0, r1
 8000bc0:	bf1c      	itt	ne
 8000bc2:	2000      	movne	r0, #0
 8000bc4:	4770      	bxne	lr
 8000bc6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bca:	d104      	bne.n	8000bd6 <__addsf3+0x126>
 8000bcc:	0040      	lsls	r0, r0, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bd4:	4770      	bx	lr
 8000bd6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bda:	bf3c      	itt	cc
 8000bdc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000be0:	4770      	bxcc	lr
 8000be2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bee:	4770      	bx	lr
 8000bf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf4:	bf16      	itet	ne
 8000bf6:	4608      	movne	r0, r1
 8000bf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bfc:	4601      	movne	r1, r0
 8000bfe:	0242      	lsls	r2, r0, #9
 8000c00:	bf06      	itte	eq
 8000c02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c06:	ea90 0f01 	teqeq	r0, r1
 8000c0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_ui2f>:
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e004      	b.n	8000c20 <__aeabi_i2f+0x8>
 8000c16:	bf00      	nop

08000c18 <__aeabi_i2f>:
 8000c18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	bf48      	it	mi
 8000c1e:	4240      	negmi	r0, r0
 8000c20:	ea5f 0c00 	movs.w	ip, r0
 8000c24:	bf08      	it	eq
 8000c26:	4770      	bxeq	lr
 8000c28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f04f 0000 	mov.w	r0, #0
 8000c32:	e01c      	b.n	8000c6e <__aeabi_l2f+0x2a>

08000c34 <__aeabi_ul2f>:
 8000c34:	ea50 0201 	orrs.w	r2, r0, r1
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	e00a      	b.n	8000c58 <__aeabi_l2f+0x14>
 8000c42:	bf00      	nop

08000c44 <__aeabi_l2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c50:	d502      	bpl.n	8000c58 <__aeabi_l2f+0x14>
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	ea5f 0c01 	movs.w	ip, r1
 8000c5c:	bf02      	ittt	eq
 8000c5e:	4684      	moveq	ip, r0
 8000c60:	4601      	moveq	r1, r0
 8000c62:	2000      	moveq	r0, #0
 8000c64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c68:	bf08      	it	eq
 8000c6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c72:	fabc f28c 	clz	r2, ip
 8000c76:	3a08      	subs	r2, #8
 8000c78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c7c:	db10      	blt.n	8000ca0 <__aeabi_l2f+0x5c>
 8000c7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c82:	4463      	add	r3, ip
 8000c84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c88:	f1c2 0220 	rsb	r2, r2, #32
 8000c8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c90:	fa20 f202 	lsr.w	r2, r0, r2
 8000c94:	eb43 0002 	adc.w	r0, r3, r2
 8000c98:	bf08      	it	eq
 8000c9a:	f020 0001 	biceq.w	r0, r0, #1
 8000c9e:	4770      	bx	lr
 8000ca0:	f102 0220 	add.w	r2, r2, #32
 8000ca4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca8:	f1c2 0220 	rsb	r2, r2, #32
 8000cac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb4:	eb43 0002 	adc.w	r0, r3, r2
 8000cb8:	bf08      	it	eq
 8000cba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_f2iz>:
 8000cc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cc4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000cc8:	d30f      	bcc.n	8000cea <__aeabi_f2iz+0x2a>
 8000cca:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000cce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000cd2:	d90d      	bls.n	8000cf0 <__aeabi_f2iz+0x30>
 8000cd4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000cd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cdc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ce0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ce4:	bf18      	it	ne
 8000ce6:	4240      	negne	r0, r0
 8000ce8:	4770      	bx	lr
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	4770      	bx	lr
 8000cf0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000cf4:	d101      	bne.n	8000cfa <__aeabi_f2iz+0x3a>
 8000cf6:	0242      	lsls	r2, r0, #9
 8000cf8:	d105      	bne.n	8000d06 <__aeabi_f2iz+0x46>
 8000cfa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000cfe:	bf08      	it	eq
 8000d00:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000d04:	4770      	bx	lr
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	4770      	bx	lr

08000d0c <SELECT>:
static uint8_t CardType;                                /* SD 타입 0:MMC, 1:SDC, 2:Block addressing */
static uint8_t PowerFlag = 0;                           /* Power 상태 Flag */

/* SPI Chip Select */
static void SELECT(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d16:	4802      	ldr	r0, [pc, #8]	; (8000d20 <SELECT+0x14>)
 8000d18:	f002 fee0 	bl	8003adc <HAL_GPIO_WritePin>
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40010800 	.word	0x40010800

08000d24 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d2e:	4802      	ldr	r0, [pc, #8]	; (8000d38 <DESELECT+0x14>)
 8000d30:	f002 fed4 	bl	8003adc <HAL_GPIO_WritePin>
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40010800 	.word	0x40010800

08000d3c <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000d46:	bf00      	nop
 8000d48:	4808      	ldr	r0, [pc, #32]	; (8000d6c <SPI_TxByte+0x30>)
 8000d4a:	f004 f95e 	bl	800500a <HAL_SPI_GetState>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d1f9      	bne.n	8000d48 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8000d54:	1df9      	adds	r1, r7, #7
 8000d56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4803      	ldr	r0, [pc, #12]	; (8000d6c <SPI_TxByte+0x30>)
 8000d5e:	f003 fd87 	bl	8004870 <HAL_SPI_Transmit>
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000afc 	.word	0x20000afc

08000d70 <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000d76:	23ff      	movs	r3, #255	; 0xff
 8000d78:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000d7e:	bf00      	nop
 8000d80:	4809      	ldr	r0, [pc, #36]	; (8000da8 <SPI_RxByte+0x38>)
 8000d82:	f004 f942 	bl	800500a <HAL_SPI_GetState>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d1f9      	bne.n	8000d80 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8000d8c:	1dba      	adds	r2, r7, #6
 8000d8e:	1df9      	adds	r1, r7, #7
 8000d90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	2301      	movs	r3, #1
 8000d98:	4803      	ldr	r0, [pc, #12]	; (8000da8 <SPI_RxByte+0x38>)
 8000d9a:	f003 fea5 	bl	8004ae8 <HAL_SPI_TransmitReceive>

  return data;
 8000d9e:	79bb      	ldrb	r3, [r7, #6]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000afc 	.word	0x20000afc

08000dac <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000db4:	f7ff ffdc 	bl	8000d70 <SPI_RxByte>
 8000db8:	4603      	mov	r3, r0
 8000dba:	461a      	mov	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	701a      	strb	r2, [r3, #0]
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms 카운터 준비 */
  Timer2 = 50;
 8000dce:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <SD_ReadyWait+0x34>)
 8000dd0:	2232      	movs	r2, #50	; 0x32
 8000dd2:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000dd4:	f7ff ffcc 	bl	8000d70 <SPI_RxByte>

  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 8000dd8:	f7ff ffca 	bl	8000d70 <SPI_RxByte>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	2bff      	cmp	r3, #255	; 0xff
 8000de4:	d004      	beq.n	8000df0 <SD_ReadyWait+0x28>
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <SD_ReadyWait+0x34>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1f3      	bne.n	8000dd8 <SD_ReadyWait+0x10>

  return res;
 8000df0:	79fb      	ldrb	r3, [r7, #7]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000be0 	.word	0x20000be0

08000e00 <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000e06:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000e0a:	617b      	str	r3, [r7, #20]

  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 8000e0c:	f7ff ff8a 	bl	8000d24 <DESELECT>

  for(int i = 0; i < 10; i++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	e005      	b.n	8000e22 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000e16:	20ff      	movs	r0, #255	; 0xff
 8000e18:	f7ff ff90 	bl	8000d3c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	2b09      	cmp	r3, #9
 8000e26:	ddf6      	ble.n	8000e16 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8000e28:	f7ff ff70 	bl	8000d0c <SELECT>

  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 8000e2c:	2340      	movs	r3, #64	; 0x40
 8000e2e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000e40:	2395      	movs	r3, #149	; 0x95
 8000e42:	727b      	strb	r3, [r7, #9]

  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 8000e44:	2300      	movs	r3, #0
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	e009      	b.n	8000e5e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000e4a:	1d3a      	adds	r2, r7, #4
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4413      	add	r3, r2
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff ff72 	bl	8000d3c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	2b05      	cmp	r3, #5
 8000e62:	ddf2      	ble.n	8000e4a <SD_PowerOn+0x4a>
  }

  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 8000e64:	e002      	b.n	8000e6c <SD_PowerOn+0x6c>
  {
    Count--;
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000e6c:	f7ff ff80 	bl	8000d70 <SPI_RxByte>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d002      	beq.n	8000e7c <SD_PowerOn+0x7c>
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d1f4      	bne.n	8000e66 <SD_PowerOn+0x66>
  }

  DESELECT();
 8000e7c:	f7ff ff52 	bl	8000d24 <DESELECT>
  SPI_TxByte(0XFF);
 8000e80:	20ff      	movs	r0, #255	; 0xff
 8000e82:	f7ff ff5b 	bl	8000d3c <SPI_TxByte>

  PowerFlag = 1;
 8000e86:	4b03      	ldr	r3, [pc, #12]	; (8000e94 <SD_PowerOn+0x94>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
}
 8000e8c:	bf00      	nop
 8000e8e:	3718      	adds	r7, #24
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	200000a5 	.word	0x200000a5

08000e98 <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	; (8000eac <SD_PowerOff+0x14>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	200000a5 	.word	0x200000a5

08000eb0 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8000eb4:	4b02      	ldr	r3, [pc, #8]	; (8000ec0 <SD_CheckPower+0x10>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	200000a5 	.word	0x200000a5

08000ec4 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms 타이머 */
  Timer1 = 10;
 8000ece:	4b17      	ldr	r3, [pc, #92]	; (8000f2c <SD_RxDataBlock+0x68>)
 8000ed0:	220a      	movs	r2, #10
 8000ed2:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */
  do
  {
    token = SPI_RxByte();
 8000ed4:	f7ff ff4c 	bl	8000d70 <SPI_RxByte>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	2bff      	cmp	r3, #255	; 0xff
 8000ee0:	d104      	bne.n	8000eec <SD_RxDataBlock+0x28>
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <SD_RxDataBlock+0x68>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d1f3      	bne.n	8000ed4 <SD_RxDataBlock+0x10>

  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
 8000eee:	2bfe      	cmp	r3, #254	; 0xfe
 8000ef0:	d001      	beq.n	8000ef6 <SD_RxDataBlock+0x32>
    return FALSE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e016      	b.n	8000f24 <SD_RxDataBlock+0x60>

  /* 버퍼에 데이터 수신 */
  do
  {
    SPI_RxBytePtr(buff++);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	1c5a      	adds	r2, r3, #1
 8000efa:	607a      	str	r2, [r7, #4]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff55 	bl	8000dac <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	607a      	str	r2, [r7, #4]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff4f 	bl	8000dac <SPI_RxBytePtr>
  } while(btr -= 2);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	3b02      	subs	r3, #2
 8000f12:	603b      	str	r3, [r7, #0]
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d1ed      	bne.n	8000ef6 <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC 무시 */
 8000f1a:	f7ff ff29 	bl	8000d70 <SPI_RxByte>
  SPI_RxByte();
 8000f1e:	f7ff ff27 	bl	8000d70 <SPI_RxByte>

  return TRUE;
 8000f22:	2301      	movs	r3, #1
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000be1 	.word	0x20000be1

08000f30 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	460b      	mov	r3, r1
 8000f3a:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	737b      	strb	r3, [r7, #13]

  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000f40:	f7ff ff42 	bl	8000dc8 <SD_ReadyWait>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2bff      	cmp	r3, #255	; 0xff
 8000f48:	d001      	beq.n	8000f4e <SD_TxDataBlock+0x1e>
    return FALSE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e040      	b.n	8000fd0 <SD_TxDataBlock+0xa0>

  /* 토큰 전송 */
  SPI_TxByte(token);
 8000f4e:	78fb      	ldrb	r3, [r7, #3]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fef3 	bl	8000d3c <SPI_TxByte>

  /* 데이터 토큰인 경우 */
  if (token != 0xFD)
 8000f56:	78fb      	ldrb	r3, [r7, #3]
 8000f58:	2bfd      	cmp	r3, #253	; 0xfd
 8000f5a:	d031      	beq.n	8000fc0 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	73bb      	strb	r3, [r7, #14]

    /* 512 바이트 데이터 전송 */
    do
    {
      SPI_TxByte(*buff++);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	1c5a      	adds	r2, r3, #1
 8000f64:	607a      	str	r2, [r7, #4]
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fee7 	bl	8000d3c <SPI_TxByte>
      SPI_TxByte(*buff++);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	1c5a      	adds	r2, r3, #1
 8000f72:	607a      	str	r2, [r7, #4]
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fee0 	bl	8000d3c <SPI_TxByte>
    } while (--wc);
 8000f7c:	7bbb      	ldrb	r3, [r7, #14]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	73bb      	strb	r3, [r7, #14]
 8000f82:	7bbb      	ldrb	r3, [r7, #14]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d1eb      	bne.n	8000f60 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC 무시 */
 8000f88:	f7ff fef2 	bl	8000d70 <SPI_RxByte>
    SPI_RxByte();
 8000f8c:	f7ff fef0 	bl	8000d70 <SPI_RxByte>

    /* 데이트 응답 수신 */
    while (i <= 64)
 8000f90:	e00b      	b.n	8000faa <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8000f92:	f7ff feed 	bl	8000d70 <SPI_RxByte>
 8000f96:	4603      	mov	r3, r0
 8000f98:	73fb      	strb	r3, [r7, #15]

      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05)
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f003 031f 	and.w	r3, r3, #31
 8000fa0:	2b05      	cmp	r3, #5
 8000fa2:	d006      	beq.n	8000fb2 <SD_TxDataBlock+0x82>
        break;

      i++;
 8000fa4:	7b7b      	ldrb	r3, [r7, #13]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 8000faa:	7b7b      	ldrb	r3, [r7, #13]
 8000fac:	2b40      	cmp	r3, #64	; 0x40
 8000fae:	d9f0      	bls.n	8000f92 <SD_TxDataBlock+0x62>
 8000fb0:	e000      	b.n	8000fb4 <SD_TxDataBlock+0x84>
        break;
 8000fb2:	bf00      	nop
    }

    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 8000fb4:	bf00      	nop
 8000fb6:	f7ff fedb 	bl	8000d70 <SPI_RxByte>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0fa      	beq.n	8000fb6 <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	f003 031f 	and.w	r3, r3, #31
 8000fc6:	2b05      	cmp	r3, #5
 8000fc8:	d101      	bne.n	8000fce <SD_TxDataBlock+0x9e>
    return TRUE;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e000      	b.n	8000fd0 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	6039      	str	r1, [r7, #0]
 8000fe2:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000fe4:	f7ff fef0 	bl	8000dc8 <SD_ReadyWait>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2bff      	cmp	r3, #255	; 0xff
 8000fec:	d001      	beq.n	8000ff2 <SD_SendCmd+0x1a>
    return 0xFF;
 8000fee:	23ff      	movs	r3, #255	; 0xff
 8000ff0:	e040      	b.n	8001074 <SD_SendCmd+0x9c>

  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fea1 	bl	8000d3c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	0e1b      	lsrs	r3, r3, #24
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fe9b 	bl	8000d3c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	0c1b      	lsrs	r3, r3, #16
 800100a:	b2db      	uxtb	r3, r3
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fe95 	bl	8000d3c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	0a1b      	lsrs	r3, r3, #8
 8001016:	b2db      	uxtb	r3, r3
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fe8f 	bl	8000d3c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fe8a 	bl	8000d3c <SPI_TxByte>

  /* 명령별 CRC 준비 */
  crc = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	2b40      	cmp	r3, #64	; 0x40
 8001030:	d101      	bne.n	8001036 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001032:	2395      	movs	r3, #149	; 0x95
 8001034:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	2b48      	cmp	r3, #72	; 0x48
 800103a:	d101      	bne.n	8001040 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 800103c:	2387      	movs	r3, #135	; 0x87
 800103e:	73fb      	strb	r3, [r7, #15]

  /* CRC 전송 */
  SPI_TxByte(crc);
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fe7a 	bl	8000d3c <SPI_TxByte>

  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	2b4c      	cmp	r3, #76	; 0x4c
 800104c:	d101      	bne.n	8001052 <SD_SendCmd+0x7a>
    SPI_RxByte();
 800104e:	f7ff fe8f 	bl	8000d70 <SPI_RxByte>

  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10;
 8001052:	230a      	movs	r3, #10
 8001054:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001056:	f7ff fe8b 	bl	8000d70 <SPI_RxByte>
 800105a:	4603      	mov	r3, r0
 800105c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800105e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001062:	2b00      	cmp	r3, #0
 8001064:	da05      	bge.n	8001072 <SD_SendCmd+0x9a>
 8001066:	7bbb      	ldrb	r3, [r7, #14]
 8001068:	3b01      	subs	r3, #1
 800106a:	73bb      	strb	r3, [r7, #14]
 800106c:	7bbb      	ldrb	r3, [r7, #14]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d1f1      	bne.n	8001056 <SD_SendCmd+0x7e>

  return res;
 8001072:	7b7b      	ldrb	r3, [r7, #13]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv)
{
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* 한종류의 드라이브만 지원 */
  if(drv)
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 800108c:	2301      	movs	r3, #1
 800108e:	e0d5      	b.n	800123c <SD_disk_initialize+0x1c0>

  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8001090:	4b6c      	ldr	r3, [pc, #432]	; (8001244 <SD_disk_initialize+0x1c8>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <SD_disk_initialize+0x2a>
    return Stat;
 800109e:	4b69      	ldr	r3, [pc, #420]	; (8001244 <SD_disk_initialize+0x1c8>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	e0ca      	b.n	800123c <SD_disk_initialize+0x1c0>

  /* SD카드 Power On */
  SD_PowerOn();
 80010a6:	f7ff feab 	bl	8000e00 <SD_PowerOn>

  /* SPI 통신을 위해 Chip Select */
  SELECT();
 80010aa:	f7ff fe2f 	bl	8000d0c <SELECT>

  /* SD카드 타입변수 초기화 */
  type = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	73bb      	strb	r3, [r7, #14]

  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1)
 80010b2:	2100      	movs	r1, #0
 80010b4:	2040      	movs	r0, #64	; 0x40
 80010b6:	f7ff ff8f 	bl	8000fd8 <SD_SendCmd>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b01      	cmp	r3, #1
 80010be:	f040 80a5 	bne.w	800120c <SD_disk_initialize+0x190>
  {
    /* 타이머 1초 설정 */
    Timer1 = 100;
 80010c2:	4b61      	ldr	r3, [pc, #388]	; (8001248 <SD_disk_initialize+0x1cc>)
 80010c4:	2264      	movs	r2, #100	; 0x64
 80010c6:	701a      	strb	r2, [r3, #0]

    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80010c8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80010cc:	2048      	movs	r0, #72	; 0x48
 80010ce:	f7ff ff83 	bl	8000fd8 <SD_SendCmd>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d158      	bne.n	800118a <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e00c      	b.n	80010f8 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 80010de:	7bfc      	ldrb	r4, [r7, #15]
 80010e0:	f7ff fe46 	bl	8000d70 <SPI_RxByte>
 80010e4:	4603      	mov	r3, r0
 80010e6:	461a      	mov	r2, r3
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	4423      	add	r3, r4
 80010ee:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	3301      	adds	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	d9ef      	bls.n	80010de <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80010fe:	7abb      	ldrb	r3, [r7, #10]
 8001100:	2b01      	cmp	r3, #1
 8001102:	f040 8083 	bne.w	800120c <SD_disk_initialize+0x190>
 8001106:	7afb      	ldrb	r3, [r7, #11]
 8001108:	2baa      	cmp	r3, #170	; 0xaa
 800110a:	d17f      	bne.n	800120c <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 800110c:	2100      	movs	r1, #0
 800110e:	2077      	movs	r0, #119	; 0x77
 8001110:	f7ff ff62 	bl	8000fd8 <SD_SendCmd>
 8001114:	4603      	mov	r3, r0
 8001116:	2b01      	cmp	r3, #1
 8001118:	d807      	bhi.n	800112a <SD_disk_initialize+0xae>
 800111a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800111e:	2069      	movs	r0, #105	; 0x69
 8001120:	f7ff ff5a 	bl	8000fd8 <SD_SendCmd>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d005      	beq.n	8001136 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800112a:	4b47      	ldr	r3, [pc, #284]	; (8001248 <SD_disk_initialize+0x1cc>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1eb      	bne.n	800110c <SD_disk_initialize+0x90>
 8001134:	e000      	b.n	8001138 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001136:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001138:	4b43      	ldr	r3, [pc, #268]	; (8001248 <SD_disk_initialize+0x1cc>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d064      	beq.n	800120c <SD_disk_initialize+0x190>
 8001142:	2100      	movs	r1, #0
 8001144:	207a      	movs	r0, #122	; 0x7a
 8001146:	f7ff ff47 	bl	8000fd8 <SD_SendCmd>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d15d      	bne.n	800120c <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001150:	2300      	movs	r3, #0
 8001152:	73fb      	strb	r3, [r7, #15]
 8001154:	e00c      	b.n	8001170 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001156:	7bfc      	ldrb	r4, [r7, #15]
 8001158:	f7ff fe0a 	bl	8000d70 <SPI_RxByte>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	4423      	add	r3, r4
 8001166:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	3301      	adds	r3, #1
 800116e:	73fb      	strb	r3, [r7, #15]
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2b03      	cmp	r3, #3
 8001174:	d9ef      	bls.n	8001156 <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 8001176:	7a3b      	ldrb	r3, [r7, #8]
 8001178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <SD_disk_initialize+0x108>
 8001180:	2306      	movs	r3, #6
 8001182:	e000      	b.n	8001186 <SD_disk_initialize+0x10a>
 8001184:	2302      	movs	r3, #2
 8001186:	73bb      	strb	r3, [r7, #14]
 8001188:	e040      	b.n	800120c <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800118a:	2100      	movs	r1, #0
 800118c:	2077      	movs	r0, #119	; 0x77
 800118e:	f7ff ff23 	bl	8000fd8 <SD_SendCmd>
 8001192:	4603      	mov	r3, r0
 8001194:	2b01      	cmp	r3, #1
 8001196:	d808      	bhi.n	80011aa <SD_disk_initialize+0x12e>
 8001198:	2100      	movs	r1, #0
 800119a:	2069      	movs	r0, #105	; 0x69
 800119c:	f7ff ff1c 	bl	8000fd8 <SD_SendCmd>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d801      	bhi.n	80011aa <SD_disk_initialize+0x12e>
 80011a6:	2302      	movs	r3, #2
 80011a8:	e000      	b.n	80011ac <SD_disk_initialize+0x130>
 80011aa:	2301      	movs	r3, #1
 80011ac:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d10e      	bne.n	80011d2 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80011b4:	2100      	movs	r1, #0
 80011b6:	2077      	movs	r0, #119	; 0x77
 80011b8:	f7ff ff0e 	bl	8000fd8 <SD_SendCmd>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d80e      	bhi.n	80011e0 <SD_disk_initialize+0x164>
 80011c2:	2100      	movs	r1, #0
 80011c4:	2069      	movs	r0, #105	; 0x69
 80011c6:	f7ff ff07 	bl	8000fd8 <SD_SendCmd>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d107      	bne.n	80011e0 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 80011d0:	e00d      	b.n	80011ee <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 80011d2:	2100      	movs	r1, #0
 80011d4:	2041      	movs	r0, #65	; 0x41
 80011d6:	f7ff feff 	bl	8000fd8 <SD_SendCmd>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d005      	beq.n	80011ec <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 80011e0:	4b19      	ldr	r3, [pc, #100]	; (8001248 <SD_disk_initialize+0x1cc>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1e1      	bne.n	80011ae <SD_disk_initialize+0x132>
 80011ea:	e000      	b.n	80011ee <SD_disk_initialize+0x172>
            break; /* CMD1 */
 80011ec:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <SD_disk_initialize+0x1cc>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d007      	beq.n	8001208 <SD_disk_initialize+0x18c>
 80011f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011fc:	2050      	movs	r0, #80	; 0x50
 80011fe:	f7ff feeb 	bl	8000fd8 <SD_SendCmd>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 800120c:	4a0f      	ldr	r2, [pc, #60]	; (800124c <SD_disk_initialize+0x1d0>)
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8001212:	f7ff fd87 	bl	8000d24 <DESELECT>

  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 8001216:	f7ff fdab 	bl	8000d70 <SPI_RxByte>

  if (type)
 800121a:	7bbb      	ldrb	r3, [r7, #14]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d008      	beq.n	8001232 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8001220:	4b08      	ldr	r3, [pc, #32]	; (8001244 <SD_disk_initialize+0x1c8>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	f023 0301 	bic.w	r3, r3, #1
 800122a:	b2da      	uxtb	r2, r3
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <SD_disk_initialize+0x1c8>)
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	e001      	b.n	8001236 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001232:	f7ff fe31 	bl	8000e98 <SD_PowerOff>
  }

  return Stat;
 8001236:	4b03      	ldr	r3, [pc, #12]	; (8001244 <SD_disk_initialize+0x1c8>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	b2db      	uxtb	r3, r3
}
 800123c:	4618      	mov	r0, r3
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	20000000 	.word	0x20000000
 8001248:	20000be1 	.word	0x20000be1
 800124c:	200000a4 	.word	0x200000a4

08001250 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <SD_disk_status+0x14>
    return STA_NOINIT;
 8001260:	2301      	movs	r3, #1
 8001262:	e002      	b.n	800126a <SD_disk_status+0x1a>

  return Stat;
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <SD_disk_status+0x24>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b2db      	uxtb	r3, r3
}
 800126a:	4618      	mov	r0, r3
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	20000000 	.word	0x20000000

08001278 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	603b      	str	r3, [r7, #0]
 8001284:	4603      	mov	r3, r0
 8001286:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d102      	bne.n	8001294 <SD_disk_read+0x1c>
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d101      	bne.n	8001298 <SD_disk_read+0x20>
    return RES_PARERR;
 8001294:	2304      	movs	r3, #4
 8001296:	e051      	b.n	800133c <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 8001298:	4b2a      	ldr	r3, [pc, #168]	; (8001344 <SD_disk_read+0xcc>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <SD_disk_read+0x32>
    return RES_NOTRDY;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e048      	b.n	800133c <SD_disk_read+0xc4>

  if (!(CardType & 4))
 80012aa:	4b27      	ldr	r3, [pc, #156]	; (8001348 <SD_disk_read+0xd0>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	f003 0304 	and.w	r3, r3, #4
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d102      	bne.n	80012bc <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	025b      	lsls	r3, r3, #9
 80012ba:	607b      	str	r3, [r7, #4]

  SELECT();
 80012bc:	f7ff fd26 	bl	8000d0c <SELECT>

  if (count == 1)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d111      	bne.n	80012ea <SD_disk_read+0x72>
  {
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	2051      	movs	r0, #81	; 0x51
 80012ca:	f7ff fe85 	bl	8000fd8 <SD_SendCmd>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d129      	bne.n	8001328 <SD_disk_read+0xb0>
 80012d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	f7ff fdf3 	bl	8000ec4 <SD_RxDataBlock>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d021      	beq.n	8001328 <SD_disk_read+0xb0>
      count = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	603b      	str	r3, [r7, #0]
 80012e8:	e01e      	b.n	8001328 <SD_disk_read+0xb0>
  }
  else
  {
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0)
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	2052      	movs	r0, #82	; 0x52
 80012ee:	f7ff fe73 	bl	8000fd8 <SD_SendCmd>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d117      	bne.n	8001328 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 80012f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012fc:	68b8      	ldr	r0, [r7, #8]
 80012fe:	f7ff fde1 	bl	8000ec4 <SD_RxDataBlock>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d00a      	beq.n	800131e <SD_disk_read+0xa6>
          break;

        buff += 512;
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800130e:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	3b01      	subs	r3, #1
 8001314:	603b      	str	r3, [r7, #0]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1ed      	bne.n	80012f8 <SD_disk_read+0x80>
 800131c:	e000      	b.n	8001320 <SD_disk_read+0xa8>
          break;
 800131e:	bf00      	nop

      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0);
 8001320:	2100      	movs	r1, #0
 8001322:	204c      	movs	r0, #76	; 0x4c
 8001324:	f7ff fe58 	bl	8000fd8 <SD_SendCmd>
    }
  }

  DESELECT();
 8001328:	f7ff fcfc 	bl	8000d24 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 800132c:	f7ff fd20 	bl	8000d70 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	bf14      	ite	ne
 8001336:	2301      	movne	r3, #1
 8001338:	2300      	moveq	r3, #0
 800133a:	b2db      	uxtb	r3, r3
}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000000 	.word	0x20000000
 8001348:	200000a4 	.word	0x200000a4

0800134c <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	603b      	str	r3, [r7, #0]
 8001358:	4603      	mov	r3, r0
 800135a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d102      	bne.n	8001368 <SD_disk_write+0x1c>
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <SD_disk_write+0x20>
    return RES_PARERR;
 8001368:	2304      	movs	r3, #4
 800136a:	e06b      	b.n	8001444 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 800136c:	4b37      	ldr	r3, [pc, #220]	; (800144c <SD_disk_write+0x100>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <SD_disk_write+0x32>
    return RES_NOTRDY;
 800137a:	2303      	movs	r3, #3
 800137c:	e062      	b.n	8001444 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 800137e:	4b33      	ldr	r3, [pc, #204]	; (800144c <SD_disk_write+0x100>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SD_disk_write+0x44>
    return RES_WRPRT;
 800138c:	2302      	movs	r3, #2
 800138e:	e059      	b.n	8001444 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8001390:	4b2f      	ldr	r3, [pc, #188]	; (8001450 <SD_disk_write+0x104>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	2b00      	cmp	r3, #0
 800139a:	d102      	bne.n	80013a2 <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	025b      	lsls	r3, r3, #9
 80013a0:	607b      	str	r3, [r7, #4]

  SELECT();
 80013a2:	f7ff fcb3 	bl	8000d0c <SELECT>

  if (count == 1)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d110      	bne.n	80013ce <SD_disk_write+0x82>
  {
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80013ac:	6879      	ldr	r1, [r7, #4]
 80013ae:	2058      	movs	r0, #88	; 0x58
 80013b0:	f7ff fe12 	bl	8000fd8 <SD_SendCmd>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d13a      	bne.n	8001430 <SD_disk_write+0xe4>
 80013ba:	21fe      	movs	r1, #254	; 0xfe
 80013bc:	68b8      	ldr	r0, [r7, #8]
 80013be:	f7ff fdb7 	bl	8000f30 <SD_TxDataBlock>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d033      	beq.n	8001430 <SD_disk_write+0xe4>
      count = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	e030      	b.n	8001430 <SD_disk_write+0xe4>
  }
  else
  {
    /* 다중 블록 쓰기 */
    if (CardType & 2)
 80013ce:	4b20      	ldr	r3, [pc, #128]	; (8001450 <SD_disk_write+0x104>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d007      	beq.n	80013ea <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80013da:	2100      	movs	r1, #0
 80013dc:	2077      	movs	r0, #119	; 0x77
 80013de:	f7ff fdfb 	bl	8000fd8 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80013e2:	6839      	ldr	r1, [r7, #0]
 80013e4:	2057      	movs	r0, #87	; 0x57
 80013e6:	f7ff fdf7 	bl	8000fd8 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	2059      	movs	r0, #89	; 0x59
 80013ee:	f7ff fdf3 	bl	8000fd8 <SD_SendCmd>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d11b      	bne.n	8001430 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 80013f8:	21fc      	movs	r1, #252	; 0xfc
 80013fa:	68b8      	ldr	r0, [r7, #8]
 80013fc:	f7ff fd98 	bl	8000f30 <SD_TxDataBlock>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d00a      	beq.n	800141c <SD_disk_write+0xd0>
          break;

        buff += 512;
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800140c:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	3b01      	subs	r3, #1
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1ee      	bne.n	80013f8 <SD_disk_write+0xac>
 800141a:	e000      	b.n	800141e <SD_disk_write+0xd2>
          break;
 800141c:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 800141e:	21fd      	movs	r1, #253	; 0xfd
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff fd85 	bl	8000f30 <SD_TxDataBlock>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <SD_disk_write+0xe4>
      {
        count = 1;
 800142c:	2301      	movs	r3, #1
 800142e:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8001430:	f7ff fc78 	bl	8000d24 <DESELECT>
  SPI_RxByte();
 8001434:	f7ff fc9c 	bl	8000d70 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	bf14      	ite	ne
 800143e:	2301      	movne	r3, #1
 8001440:	2300      	moveq	r3, #0
 8001442:	b2db      	uxtb	r3, r3
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000000 	.word	0x20000000
 8001450:	200000a4 	.word	0x200000a4

08001454 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001454:	b590      	push	{r4, r7, lr}
 8001456:	b08b      	sub	sp, #44	; 0x2c
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	603a      	str	r2, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
 8001460:	460b      	mov	r3, r1
 8001462:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 800146e:	2304      	movs	r3, #4
 8001470:	e11b      	b.n	80016aa <SD_disk_ioctl+0x256>

  res = RES_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 8001478:	79bb      	ldrb	r3, [r7, #6]
 800147a:	2b05      	cmp	r3, #5
 800147c:	d129      	bne.n	80014d2 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 800147e:	6a3b      	ldr	r3, [r7, #32]
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d017      	beq.n	80014b6 <SD_disk_ioctl+0x62>
 8001486:	2b02      	cmp	r3, #2
 8001488:	dc1f      	bgt.n	80014ca <SD_disk_ioctl+0x76>
 800148a:	2b00      	cmp	r3, #0
 800148c:	d002      	beq.n	8001494 <SD_disk_ioctl+0x40>
 800148e:	2b01      	cmp	r3, #1
 8001490:	d00b      	beq.n	80014aa <SD_disk_ioctl+0x56>
 8001492:	e01a      	b.n	80014ca <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8001494:	f7ff fd0c 	bl	8000eb0 <SD_CheckPower>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 800149e:	f7ff fcfb 	bl	8000e98 <SD_PowerOff>
      res = RES_OK;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80014a8:	e0fd      	b.n	80016a6 <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 80014aa:	f7ff fca9 	bl	8000e00 <SD_PowerOn>
      res = RES_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80014b4:	e0f7      	b.n	80016a6 <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 80014b6:	6a3b      	ldr	r3, [r7, #32]
 80014b8:	1c5c      	adds	r4, r3, #1
 80014ba:	f7ff fcf9 	bl	8000eb0 <SD_CheckPower>
 80014be:	4603      	mov	r3, r0
 80014c0:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 80014c2:	2300      	movs	r3, #0
 80014c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80014c8:	e0ed      	b.n	80016a6 <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 80014ca:	2304      	movs	r3, #4
 80014cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014d0:	e0e9      	b.n	80016a6 <SD_disk_ioctl+0x252>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 80014d2:	4b78      	ldr	r3, [pc, #480]	; (80016b4 <SD_disk_ioctl+0x260>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e0e2      	b.n	80016aa <SD_disk_ioctl+0x256>

    SELECT();
 80014e4:	f7ff fc12 	bl	8000d0c <SELECT>

    switch (ctrl)
 80014e8:	79bb      	ldrb	r3, [r7, #6]
 80014ea:	2b0d      	cmp	r3, #13
 80014ec:	f200 80cc 	bhi.w	8001688 <SD_disk_ioctl+0x234>
 80014f0:	a201      	add	r2, pc, #4	; (adr r2, 80014f8 <SD_disk_ioctl+0xa4>)
 80014f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f6:	bf00      	nop
 80014f8:	080015f3 	.word	0x080015f3
 80014fc:	08001531 	.word	0x08001531
 8001500:	080015e3 	.word	0x080015e3
 8001504:	08001689 	.word	0x08001689
 8001508:	08001689 	.word	0x08001689
 800150c:	08001689 	.word	0x08001689
 8001510:	08001689 	.word	0x08001689
 8001514:	08001689 	.word	0x08001689
 8001518:	08001689 	.word	0x08001689
 800151c:	08001689 	.word	0x08001689
 8001520:	08001689 	.word	0x08001689
 8001524:	08001605 	.word	0x08001605
 8001528:	08001629 	.word	0x08001629
 800152c:	0800164d 	.word	0x0800164d
    {
    case GET_SECTOR_COUNT:
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001530:	2100      	movs	r1, #0
 8001532:	2049      	movs	r0, #73	; 0x49
 8001534:	f7ff fd50 	bl	8000fd8 <SD_SendCmd>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	f040 80a8 	bne.w	8001690 <SD_disk_ioctl+0x23c>
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2110      	movs	r1, #16
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fcbc 	bl	8000ec4 <SD_RxDataBlock>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 809e 	beq.w	8001690 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1)
 8001554:	7b3b      	ldrb	r3, [r7, #12]
 8001556:	099b      	lsrs	r3, r3, #6
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b01      	cmp	r3, #1
 800155c:	d10e      	bne.n	800157c <SD_disk_ioctl+0x128>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800155e:	7d7b      	ldrb	r3, [r7, #21]
 8001560:	b29a      	uxth	r2, r3
 8001562:	7d3b      	ldrb	r3, [r7, #20]
 8001564:	b29b      	uxth	r3, r3
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b29b      	uxth	r3, r3
 800156a:	4413      	add	r3, r2
 800156c:	b29b      	uxth	r3, r3
 800156e:	3301      	adds	r3, #1
 8001570:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001572:	8bfb      	ldrh	r3, [r7, #30]
 8001574:	029a      	lsls	r2, r3, #10
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e02e      	b.n	80015da <SD_disk_ioctl+0x186>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800157c:	7c7b      	ldrb	r3, [r7, #17]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	b2da      	uxtb	r2, r3
 8001584:	7dbb      	ldrb	r3, [r7, #22]
 8001586:	09db      	lsrs	r3, r3, #7
 8001588:	b2db      	uxtb	r3, r3
 800158a:	4413      	add	r3, r2
 800158c:	b2da      	uxtb	r2, r3
 800158e:	7d7b      	ldrb	r3, [r7, #21]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f003 0306 	and.w	r3, r3, #6
 8001598:	b2db      	uxtb	r3, r3
 800159a:	4413      	add	r3, r2
 800159c:	b2db      	uxtb	r3, r3
 800159e:	3302      	adds	r3, #2
 80015a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80015a4:	7d3b      	ldrb	r3, [r7, #20]
 80015a6:	099b      	lsrs	r3, r3, #6
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	7cfb      	ldrb	r3, [r7, #19]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4413      	add	r3, r2
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	7cbb      	ldrb	r3, [r7, #18]
 80015ba:	029b      	lsls	r3, r3, #10
 80015bc:	b29b      	uxth	r3, r3
 80015be:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	4413      	add	r3, r2
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	3301      	adds	r3, #1
 80015ca:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80015cc:	8bfa      	ldrh	r2, [r7, #30]
 80015ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015d2:	3b09      	subs	r3, #9
 80015d4:	409a      	lsls	r2, r3
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 80015e0:	e056      	b.n	8001690 <SD_disk_ioctl+0x23c>

    case GET_SECTOR_SIZE:
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015e8:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80015f0:	e055      	b.n	800169e <SD_disk_ioctl+0x24a>

    case CTRL_SYNC:
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 80015f2:	f7ff fbe9 	bl	8000dc8 <SD_ReadyWait>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2bff      	cmp	r3, #255	; 0xff
 80015fa:	d14b      	bne.n	8001694 <SD_disk_ioctl+0x240>
        res = RES_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001602:	e047      	b.n	8001694 <SD_disk_ioctl+0x240>

    case MMC_GET_CSD:
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001604:	2100      	movs	r1, #0
 8001606:	2049      	movs	r0, #73	; 0x49
 8001608:	f7ff fce6 	bl	8000fd8 <SD_SendCmd>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d142      	bne.n	8001698 <SD_disk_ioctl+0x244>
 8001612:	2110      	movs	r1, #16
 8001614:	6a38      	ldr	r0, [r7, #32]
 8001616:	f7ff fc55 	bl	8000ec4 <SD_RxDataBlock>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d03b      	beq.n	8001698 <SD_disk_ioctl+0x244>
        res = RES_OK;
 8001620:	2300      	movs	r3, #0
 8001622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001626:	e037      	b.n	8001698 <SD_disk_ioctl+0x244>

    case MMC_GET_CID:
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001628:	2100      	movs	r1, #0
 800162a:	204a      	movs	r0, #74	; 0x4a
 800162c:	f7ff fcd4 	bl	8000fd8 <SD_SendCmd>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d132      	bne.n	800169c <SD_disk_ioctl+0x248>
 8001636:	2110      	movs	r1, #16
 8001638:	6a38      	ldr	r0, [r7, #32]
 800163a:	f7ff fc43 	bl	8000ec4 <SD_RxDataBlock>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d02b      	beq.n	800169c <SD_disk_ioctl+0x248>
        res = RES_OK;
 8001644:	2300      	movs	r3, #0
 8001646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800164a:	e027      	b.n	800169c <SD_disk_ioctl+0x248>

    case MMC_GET_OCR:
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 800164c:	2100      	movs	r1, #0
 800164e:	207a      	movs	r0, #122	; 0x7a
 8001650:	f7ff fcc2 	bl	8000fd8 <SD_SendCmd>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d116      	bne.n	8001688 <SD_disk_ioctl+0x234>
      {
        for (n = 0; n < 4; n++)
 800165a:	2300      	movs	r3, #0
 800165c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001660:	e00b      	b.n	800167a <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8001662:	6a3c      	ldr	r4, [r7, #32]
 8001664:	1c63      	adds	r3, r4, #1
 8001666:	623b      	str	r3, [r7, #32]
 8001668:	f7ff fb82 	bl	8000d70 <SPI_RxByte>
 800166c:	4603      	mov	r3, r0
 800166e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001670:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001674:	3301      	adds	r3, #1
 8001676:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800167a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800167e:	2b03      	cmp	r3, #3
 8001680:	d9ef      	bls.n	8001662 <SD_disk_ioctl+0x20e>
        }

        res = RES_OK;
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 8001688:	2304      	movs	r3, #4
 800168a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800168e:	e006      	b.n	800169e <SD_disk_ioctl+0x24a>
      break;
 8001690:	bf00      	nop
 8001692:	e004      	b.n	800169e <SD_disk_ioctl+0x24a>
      break;
 8001694:	bf00      	nop
 8001696:	e002      	b.n	800169e <SD_disk_ioctl+0x24a>
      break;
 8001698:	bf00      	nop
 800169a:	e000      	b.n	800169e <SD_disk_ioctl+0x24a>
      break;
 800169c:	bf00      	nop
    }

    DESELECT();
 800169e:	f7ff fb41 	bl	8000d24 <DESELECT>
    SPI_RxByte();
 80016a2:	f7ff fb65 	bl	8000d70 <SPI_RxByte>
  }

  return res;
 80016a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	372c      	adds	r7, #44	; 0x2c
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd90      	pop	{r4, r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000000 	.word	0x20000000

080016b8 <indutivo_Init>:
 */

#include "indutivo.h"

HAL_StatusTypeDef indutivo_Init(indutivo_typedef *hindutivo)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef result;

	hindutivo->value_raw = 0;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
	hindutivo->freq = 0;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
	hindutivo->count = 0;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]

	result = HAL_TIM_Base_Start_IT(hindutivo->htim);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d6:	4618      	mov	r0, r3
 80016d8:	f003 fdae 	bl	8005238 <HAL_TIM_Base_Start_IT>
 80016dc:	4603      	mov	r3, r0
 80016de:	73fb      	strb	r3, [r7, #15]
	result = HAL_TIM_IC_Start_IT(hindutivo->htim, hindutivo->channel);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e8:	4619      	mov	r1, r3
 80016ea:	4610      	mov	r0, r2
 80016ec:	f003 fe4e 	bl	800538c <HAL_TIM_IC_Start_IT>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]

	return result;
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <indutivo_filtro>:

void indutivo_filtro(indutivo_typedef *hindutivo)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	hindutivo->value = 0;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	605a      	str	r2, [r3, #4]

	if (hindutivo->value_raw > 9999)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f242 720f 	movw	r2, #9999	; 0x270f
 8001716:	4293      	cmp	r3, r2
 8001718:	dd03      	ble.n	8001722 <indutivo_filtro+0x22>
		hindutivo->value_raw = hindutivo->buf[4];
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < 4; i++)
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	e00f      	b.n	8001748 <indutivo_filtro+0x48>
		hindutivo->buf[i] = hindutivo->buf[i+1];
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	3301      	adds	r3, #1
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	3304      	adds	r3, #4
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	3304      	adds	r3, #4
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	440b      	add	r3, r1
 8001740:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < 4; i++)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	3301      	adds	r3, #1
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2b03      	cmp	r3, #3
 800174c:	ddec      	ble.n	8001728 <indutivo_filtro+0x28>

	hindutivo->buf[4] = hindutivo->value_raw;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	625a      	str	r2, [r3, #36]	; 0x24

	for (int i = 0; i < 5; i++)
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	e00d      	b.n	8001778 <indutivo_filtro+0x78>
		hindutivo->value += hindutivo->buf[i];
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	6879      	ldr	r1, [r7, #4]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	3304      	adds	r3, #4
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	441a      	add	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < 5; i++)
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	3301      	adds	r3, #1
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	2b04      	cmp	r3, #4
 800177c:	ddee      	ble.n	800175c <indutivo_filtro+0x5c>

	hindutivo->value = (int)hindutivo->value/5.0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe feea 	bl	800055c <__aeabi_i2d>
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <indutivo_filtro+0xac>)
 800178e:	f7ff f879 	bl	8000884 <__aeabi_ddiv>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4610      	mov	r0, r2
 8001798:	4619      	mov	r1, r3
 800179a:	f7ff f95b 	bl	8000a54 <__aeabi_d2iz>
 800179e:	4602      	mov	r2, r0
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	605a      	str	r2, [r3, #4]
}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40140000 	.word	0x40140000

080017b0 <indutivo_calc>:

void indutivo_calc(indutivo_typedef *hindutivo)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	hindutivo->count += __HAL_TIM_GET_COMPARE(hindutivo->htim, hindutivo->channel);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d104      	bne.n	80017ca <indutivo_calc+0x1a>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017c8:	e015      	b.n	80017f6 <indutivo_calc+0x46>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d104      	bne.n	80017dc <indutivo_calc+0x2c>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017da:	e00c      	b.n	80017f6 <indutivo_calc+0x46>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e0:	2b08      	cmp	r3, #8
 80017e2:	d104      	bne.n	80017ee <indutivo_calc+0x3e>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ec:	e003      	b.n	80017f6 <indutivo_calc+0x46>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68d2      	ldr	r2, [r2, #12]
 80017fa:	4413      	add	r3, r2
 80017fc:	461a      	mov	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(hindutivo->htim, 0);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2200      	movs	r2, #0
 800180a:	625a      	str	r2, [r3, #36]	; 0x24
	hindutivo->freq = (int)(100000000.0 / hindutivo->count);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	4618      	mov	r0, r3
 8001812:	f7fe fea3 	bl	800055c <__aeabi_i2d>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	a115      	add	r1, pc, #84	; (adr r1, 8001870 <indutivo_calc+0xc0>)
 800181c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001820:	f7ff f830 	bl	8000884 <__aeabi_ddiv>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f7ff f912 	bl	8000a54 <__aeabi_d2iz>
 8001830:	4602      	mov	r2, r0
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	611a      	str	r2, [r3, #16]
	hindutivo->value_raw = (int)(hindutivo->constante*hindutivo->freq);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681c      	ldr	r4, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff f9ea 	bl	8000c18 <__aeabi_i2f>
 8001844:	4603      	mov	r3, r0
 8001846:	4619      	mov	r1, r3
 8001848:	4620      	mov	r0, r4
 800184a:	f7fe fc81 	bl	8000150 <__aeabi_fmul>
 800184e:	4603      	mov	r3, r0
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fa35 	bl	8000cc0 <__aeabi_f2iz>
 8001856:	4602      	mov	r2, r0
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	609a      	str	r2, [r3, #8]
	indutivo_filtro(hindutivo);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff4f 	bl	8001700 <indutivo_filtro>
	hindutivo->count = 0;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	60da      	str	r2, [r3, #12]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	bd90      	pop	{r4, r7, pc}
 8001870:	00000000 	.word	0x00000000
 8001874:	4197d784 	.word	0x4197d784

08001878 <indutivo_reset>:

void indutivo_reset(indutivo_typedef *hindutivo)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	if(hindutivo->count<1000000)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <indutivo_reset+0x3c>)
 8001886:	4293      	cmp	r3, r2
 8001888:	dc07      	bgt.n	800189a <indutivo_reset+0x22>
	{
		hindutivo->count+=50000;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	f503 4343 	add.w	r3, r3, #49920	; 0xc300
 8001892:	3350      	adds	r3, #80	; 0x50
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	60d3      	str	r3, [r2, #12]
	{
		hindutivo->freq=0;
		hindutivo->value_raw=0;
		indutivo_filtro(hindutivo);
	}
}
 8001898:	e008      	b.n	80018ac <indutivo_reset+0x34>
		hindutivo->freq=0;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
		hindutivo->value_raw=0;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
		indutivo_filtro(hindutivo);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff ff2a 	bl	8001700 <indutivo_filtro>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	000f423f 	.word	0x000f423f

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018bc:	f001 f96a 	bl	8002b94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c0:	f000 f836 	bl	8001930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c4:	f000 fb1c 	bl	8001f00 <MX_GPIO_Init>
  MX_DMA_Init();
 80018c8:	f000 faf4 	bl	8001eb4 <MX_DMA_Init>
  MX_ADC1_Init();
 80018cc:	f000 f88c 	bl	80019e8 <MX_ADC1_Init>
  MX_I2C2_Init();
 80018d0:	f000 f8d8 	bl	8001a84 <MX_I2C2_Init>
  MX_SPI1_Init();
 80018d4:	f000 f904 	bl	8001ae0 <MX_SPI1_Init>
  MX_TIM2_Init();
 80018d8:	f000 f9b6 	bl	8001c48 <MX_TIM2_Init>
  MX_TIM3_Init();
 80018dc:	f000 fa24 	bl	8001d28 <MX_TIM3_Init>
  MX_FATFS_Init();
 80018e0:	f005 f8e2 	bl	8006aa8 <MX_FATFS_Init>
  MX_TIM4_Init();
 80018e4:	f000 fa6e 	bl	8001dc4 <MX_TIM4_Init>
  MX_TIM1_Init();
 80018e8:	f000 f930 	bl	8001b4c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80018ec:	f000 fab8 	bl	8001e60 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  fresult = SD_Init();
 80018f0:	f000 fbc0 	bl	8002074 <SD_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	4b09      	ldr	r3, [pc, #36]	; (8001920 <main+0x68>)
 80018fa:	701a      	strb	r2, [r3, #0]

  if (sdCard.mode == 0)
 80018fc:	4b09      	ldr	r3, [pc, #36]	; (8001924 <main+0x6c>)
 80018fe:	f8b3 35f0 	ldrh.w	r3, [r3, #1520]	; 0x5f0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00b      	beq.n	800191e <main+0x66>
  {

  }
  else if (sdCard.mode == 1)
 8001906:	4b07      	ldr	r3, [pc, #28]	; (8001924 <main+0x6c>)
 8001908:	f8b3 35f0 	ldrh.w	r3, [r3, #1520]	; 0x5f0
 800190c:	2b01      	cmp	r3, #1
 800190e:	d106      	bne.n	800191e <main+0x66>
  {
	  rot_Init();
 8001910:	f000 fb6a 	bl	8001fe8 <rot_Init>
	  HAL_UART_Receive_DMA(&huart2, fGaugeBuf, 16);
 8001914:	2210      	movs	r2, #16
 8001916:	4904      	ldr	r1, [pc, #16]	; (8001928 <main+0x70>)
 8001918:	4804      	ldr	r0, [pc, #16]	; (800192c <main+0x74>)
 800191a:	f004 fbb2 	bl	8006082 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800191e:	e7fe      	b.n	800191e <main+0x66>
 8001920:	20000af8 	.word	0x20000af8
 8001924:	20000310 	.word	0x20000310
 8001928:	20000990 	.word	0x20000990
 800192c:	20000b9c 	.word	0x20000b9c

08001930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b094      	sub	sp, #80	; 0x50
 8001934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001936:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800193a:	2228      	movs	r2, #40	; 0x28
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f008 fa5c 	bl	8009dfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001960:	2301      	movs	r3, #1
 8001962:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001964:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001968:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800196a:	2300      	movs	r3, #0
 800196c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800196e:	2301      	movs	r3, #1
 8001970:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001972:	2302      	movs	r3, #2
 8001974:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001976:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800197a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800197c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001980:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001982:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001986:	4618      	mov	r0, r3
 8001988:	f002 fa1e 	bl	8003dc8 <HAL_RCC_OscConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001992:	f000 fb23 	bl	8001fdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001996:	230f      	movs	r3, #15
 8001998:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800199a:	2302      	movs	r3, #2
 800199c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019a6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a8:	2300      	movs	r3, #0
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	2102      	movs	r1, #2
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 fc88 	bl	80042c8 <HAL_RCC_ClockConfig>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80019be:	f000 fb0d 	bl	8001fdc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019c2:	2302      	movs	r3, #2
 80019c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80019c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019ca:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	4618      	mov	r0, r3
 80019d0:	f002 fe14 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <SystemClock_Config+0xae>
  {
    Error_Handler();
 80019da:	f000 faff 	bl	8001fdc <Error_Handler>
  }
}
 80019de:	bf00      	nop
 80019e0:	3750      	adds	r7, #80	; 0x50
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80019f8:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <MX_ADC1_Init+0x94>)
 80019fa:	4a21      	ldr	r2, [pc, #132]	; (8001a80 <MX_ADC1_Init+0x98>)
 80019fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019fe:	4b1f      	ldr	r3, [pc, #124]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a06:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a14:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001a18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001a20:	4b16      	ldr	r3, [pc, #88]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a22:	2202      	movs	r2, #2
 8001a24:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a26:	4815      	ldr	r0, [pc, #84]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a28:	f001 f916 	bl	8002c58 <HAL_ADC_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001a32:	f000 fad3 	bl	8001fdc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001a36:	2307      	movs	r3, #7
 8001a38:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001a3e:	2307      	movs	r3, #7
 8001a40:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	480d      	ldr	r0, [pc, #52]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a48:	f001 f9de 	bl	8002e08 <HAL_ADC_ConfigChannel>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a52:	f000 fac3 	bl	8001fdc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001a56:	2309      	movs	r3, #9
 8001a58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	4619      	mov	r1, r3
 8001a62:	4806      	ldr	r0, [pc, #24]	; (8001a7c <MX_ADC1_Init+0x94>)
 8001a64:	f001 f9d0 	bl	8002e08 <HAL_ADC_ConfigChannel>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001a6e:	f000 fab5 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a72:	bf00      	nop
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000a3c 	.word	0x20000a3c
 8001a80:	40012400 	.word	0x40012400

08001a84 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001a8a:	4a13      	ldr	r2, [pc, #76]	; (8001ad8 <MX_I2C2_Init+0x54>)
 8001a8c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001a90:	4a12      	ldr	r2, [pc, #72]	; (8001adc <MX_I2C2_Init+0x58>)
 8001a92:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001aa2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001aa6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001aae:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ac0:	4804      	ldr	r0, [pc, #16]	; (8001ad4 <MX_I2C2_Init+0x50>)
 8001ac2:	f002 f83d 	bl	8003b40 <HAL_I2C_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001acc:	f000 fa86 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200009a0 	.word	0x200009a0
 8001ad8:	40005800 	.word	0x40005800
 8001adc:	000186a0 	.word	0x000186a0

08001ae0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ae4:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001ae6:	4a18      	ldr	r2, [pc, #96]	; (8001b48 <MX_SPI1_Init+0x68>)
 8001ae8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aea:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001aec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001af0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001af2:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001afe:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b04:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b12:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b14:	2210      	movs	r2, #16
 8001b16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b2c:	220a      	movs	r2, #10
 8001b2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MX_SPI1_Init+0x64>)
 8001b32:	f002 fe19 	bl	8004768 <HAL_SPI_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b3c:	f000 fa4e 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000afc 	.word	0x20000afc
 8001b48:	40013000 	.word	0x40013000

08001b4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b52:	f107 0318 	add.w	r3, r7, #24
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b76:	4b32      	ldr	r3, [pc, #200]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b78:	4a32      	ldr	r2, [pc, #200]	; (8001c44 <MX_TIM1_Init+0xf8>)
 8001b7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001b7c:	4b30      	ldr	r3, [pc, #192]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b7e:	2247      	movs	r2, #71	; 0x47
 8001b80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b82:	4b2f      	ldr	r3, [pc, #188]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8001b88:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b8a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001b8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b90:	4b2b      	ldr	r3, [pc, #172]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b96:	4b2a      	ldr	r3, [pc, #168]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9c:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ba2:	4827      	ldr	r0, [pc, #156]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001ba4:	f003 faf8 	bl	8005198 <HAL_TIM_Base_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001bae:	f000 fa15 	bl	8001fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bb8:	f107 0318 	add.w	r3, r7, #24
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4820      	ldr	r0, [pc, #128]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001bc0:	f003 fe86 	bl	80058d0 <HAL_TIM_ConfigClockSource>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001bca:	f000 fa07 	bl	8001fdc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001bce:	481c      	ldr	r0, [pc, #112]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001bd0:	f003 fb84 	bl	80052dc <HAL_TIM_IC_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001bda:	f000 f9ff 	bl	8001fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001be6:	f107 0310 	add.w	r3, r7, #16
 8001bea:	4619      	mov	r1, r3
 8001bec:	4814      	ldr	r0, [pc, #80]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001bee:	f004 f98b 	bl	8005f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001bf8:	f000 f9f0 	bl	8001fdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c00:	2301      	movs	r3, #1
 8001c02:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8001c08:	230f      	movs	r3, #15
 8001c0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c0c:	463b      	mov	r3, r7
 8001c0e:	2200      	movs	r2, #0
 8001c10:	4619      	mov	r1, r3
 8001c12:	480b      	ldr	r0, [pc, #44]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001c14:	f003 fdc8 	bl	80057a8 <HAL_TIM_IC_ConfigChannel>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001c1e:	f000 f9dd 	bl	8001fdc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c22:	463b      	mov	r3, r7
 8001c24:	2204      	movs	r2, #4
 8001c26:	4619      	mov	r1, r3
 8001c28:	4805      	ldr	r0, [pc, #20]	; (8001c40 <MX_TIM1_Init+0xf4>)
 8001c2a:	f003 fdbd 	bl	80057a8 <HAL_TIM_IC_ConfigChannel>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001c34:	f000 f9d2 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c38:	bf00      	nop
 8001c3a:	3728      	adds	r7, #40	; 0x28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20000ab0 	.word	0x20000ab0
 8001c44:	40012c00 	.word	0x40012c00

08001c48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	; 0x28
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4e:	f107 0318 	add.w	r3, r7, #24
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5c:	f107 0310 	add.w	r3, r7, #16
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c66:	463b      	mov	r3, r7
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c72:	4b2c      	ldr	r3, [pc, #176]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c78:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001c7a:	4b2a      	ldr	r3, [pc, #168]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c7c:	2247      	movs	r2, #71	; 0x47
 8001c7e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c80:	4b28      	ldr	r3, [pc, #160]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 8001c86:	4b27      	ldr	r3, [pc, #156]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c88:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001c8c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8e:	4b25      	ldr	r3, [pc, #148]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c94:	4b23      	ldr	r3, [pc, #140]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c9a:	4822      	ldr	r0, [pc, #136]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001c9c:	f003 fa7c 	bl	8005198 <HAL_TIM_Base_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001ca6:	f000 f999 	bl	8001fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cae:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cb0:	f107 0318 	add.w	r3, r7, #24
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	481b      	ldr	r0, [pc, #108]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001cb8:	f003 fe0a 	bl	80058d0 <HAL_TIM_ConfigClockSource>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001cc2:	f000 f98b 	bl	8001fdc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001cc6:	4817      	ldr	r0, [pc, #92]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001cc8:	f003 fb08 	bl	80052dc <HAL_TIM_IC_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001cd2:	f000 f983 	bl	8001fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cde:	f107 0310 	add.w	r3, r7, #16
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480f      	ldr	r0, [pc, #60]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001ce6:	f004 f90f 	bl	8005f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001cf0:	f000 f974 	bl	8001fdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8001d00:	230f      	movs	r3, #15
 8001d02:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d04:	463b      	mov	r3, r7
 8001d06:	2200      	movs	r2, #0
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4806      	ldr	r0, [pc, #24]	; (8001d24 <MX_TIM2_Init+0xdc>)
 8001d0c:	f003 fd4c 	bl	80057a8 <HAL_TIM_IC_ConfigChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001d16:	f000 f961 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	; 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000b54 	.word	0x20000b54

08001d28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d2e:	f107 0308 	add.w	r3, r7, #8
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d44:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d46:	4a1e      	ldr	r2, [pc, #120]	; (8001dc0 <MX_TIM3_Init+0x98>)
 8001d48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001d4a:	4b1c      	ldr	r3, [pc, #112]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d4c:	2247      	movs	r2, #71	; 0x47
 8001d4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d50:	4b1a      	ldr	r3, [pc, #104]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001d56:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d58:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001d5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5e:	4b17      	ldr	r3, [pc, #92]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d64:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d6a:	4814      	ldr	r0, [pc, #80]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d6c:	f003 fa14 	bl	8005198 <HAL_TIM_Base_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001d76:	f000 f931 	bl	8001fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d7e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d80:	f107 0308 	add.w	r3, r7, #8
 8001d84:	4619      	mov	r1, r3
 8001d86:	480d      	ldr	r0, [pc, #52]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001d88:	f003 fda2 	bl	80058d0 <HAL_TIM_ConfigClockSource>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d92:	f000 f923 	bl	8001fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d96:	2300      	movs	r3, #0
 8001d98:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d9e:	463b      	mov	r3, r7
 8001da0:	4619      	mov	r1, r3
 8001da2:	4806      	ldr	r0, [pc, #24]	; (8001dbc <MX_TIM3_Init+0x94>)
 8001da4:	f004 f8b0 	bl	8005f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001dae:	f000 f915 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001db2:	bf00      	nop
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200009f4 	.word	0x200009f4
 8001dc0:	40000400 	.word	0x40000400

08001dc4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dca:	f107 0308 	add.w	r3, r7, #8
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
 8001dd4:	609a      	str	r2, [r3, #8]
 8001dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd8:	463b      	mov	r3, r7
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001de0:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001de2:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <MX_TIM4_Init+0x98>)
 8001de4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001de6:	4b1c      	ldr	r3, [pc, #112]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001de8:	2247      	movs	r2, #71	; 0x47
 8001dea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dec:	4b1a      	ldr	r3, [pc, #104]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001df2:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001df4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001df8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfa:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e00:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e06:	4814      	ldr	r0, [pc, #80]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001e08:	f003 f9c6 	bl	8005198 <HAL_TIM_Base_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001e12:	f000 f8e3 	bl	8001fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e1c:	f107 0308 	add.w	r3, r7, #8
 8001e20:	4619      	mov	r1, r3
 8001e22:	480d      	ldr	r0, [pc, #52]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001e24:	f003 fd54 	bl	80058d0 <HAL_TIM_ConfigClockSource>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001e2e:	f000 f8d5 	bl	8001fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e32:	2300      	movs	r3, #0
 8001e34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4806      	ldr	r0, [pc, #24]	; (8001e58 <MX_TIM4_Init+0x94>)
 8001e40:	f004 f862 	bl	8005f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001e4a:	f000 f8c7 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000948 	.word	0x20000948
 8001e5c:	40000800 	.word	0x40000800

08001e60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e64:	4b11      	ldr	r3, [pc, #68]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e66:	4a12      	ldr	r2, [pc, #72]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001e6a:	4b10      	ldr	r3, [pc, #64]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e6c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e84:	4b09      	ldr	r3, [pc, #36]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e86:	220c      	movs	r2, #12
 8001e88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e8a:	4b08      	ldr	r3, [pc, #32]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e90:	4b06      	ldr	r3, [pc, #24]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e96:	4805      	ldr	r0, [pc, #20]	; (8001eac <MX_USART2_UART_Init+0x4c>)
 8001e98:	f004 f8a6 	bl	8005fe8 <HAL_UART_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ea2:	f000 f89b 	bl	8001fdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000b9c 	.word	0x20000b9c
 8001eb0:	40004400 	.word	0x40004400

08001eb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001eba:	4b10      	ldr	r3, [pc, #64]	; (8001efc <MX_DMA_Init+0x48>)
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	; (8001efc <MX_DMA_Init+0x48>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	6153      	str	r3, [r2, #20]
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <MX_DMA_Init+0x48>)
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	607b      	str	r3, [r7, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	200b      	movs	r0, #11
 8001ed8:	f001 f9a7 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001edc:	200b      	movs	r0, #11
 8001ede:	f001 f9c0 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2010      	movs	r0, #16
 8001ee8:	f001 f99f 	bl	800322a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001eec:	2010      	movs	r0, #16
 8001eee:	f001 f9b8 	bl	8003262 <HAL_NVIC_EnableIRQ>

}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000

08001f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f14:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	4a2d      	ldr	r2, [pc, #180]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f1a:	f043 0310 	orr.w	r3, r3, #16
 8001f1e:	6193      	str	r3, [r2, #24]
 8001f20:	4b2b      	ldr	r3, [pc, #172]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f2c:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	4a27      	ldr	r2, [pc, #156]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f32:	f043 0320 	orr.w	r3, r3, #32
 8001f36:	6193      	str	r3, [r2, #24]
 8001f38:	4b25      	ldr	r3, [pc, #148]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0320 	and.w	r3, r3, #32
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f4a:	f043 0304 	orr.w	r3, r3, #4
 8001f4e:	6193      	str	r3, [r2, #24]
 8001f50:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	4a1b      	ldr	r2, [pc, #108]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f62:	f043 0308 	orr.w	r3, r3, #8
 8001f66:	6193      	str	r3, [r2, #24]
 8001f68:	4b19      	ldr	r3, [pc, #100]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	f003 0308 	and.w	r3, r3, #8
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f7a:	4816      	ldr	r0, [pc, #88]	; (8001fd4 <MX_GPIO_Init+0xd4>)
 8001f7c:	f001 fdae 	bl	8003adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001f80:	2200      	movs	r2, #0
 8001f82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f86:	4814      	ldr	r0, [pc, #80]	; (8001fd8 <MX_GPIO_Init+0xd8>)
 8001f88:	f001 fda8 	bl	8003adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDB_Pin */
  GPIO_InitStruct.Pin = LEDB_Pin;
 8001f8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEDB_GPIO_Port, &GPIO_InitStruct);
 8001f9e:	f107 0310 	add.w	r3, r7, #16
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480b      	ldr	r0, [pc, #44]	; (8001fd4 <MX_GPIO_Init+0xd4>)
 8001fa6:	f001 fc15 	bl	80037d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8001faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <MX_GPIO_Init+0xd8>)
 8001fc4:	f001 fc06 	bl	80037d4 <HAL_GPIO_Init>

}
 8001fc8:	bf00      	nop
 8001fca:	3720      	adds	r7, #32
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40011000 	.word	0x40011000
 8001fd8:	40010800 	.word	0x40010800

08001fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe0:	b672      	cpsid	i
}
 8001fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fe4:	e7fe      	b.n	8001fe4 <Error_Handler+0x8>
	...

08001fe8 <rot_Init>:
 */

#include "rot.h"

void rot_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	rot.constante = 0.6;
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <rot_Init+0x20>)
 8001fee:	4a07      	ldr	r2, [pc, #28]	; (800200c <rot_Init+0x24>)
 8001ff0:	601a      	str	r2, [r3, #0]
	rot.htim = &htim1;
 8001ff2:	4b05      	ldr	r3, [pc, #20]	; (8002008 <rot_Init+0x20>)
 8001ff4:	4a06      	ldr	r2, [pc, #24]	; (8002010 <rot_Init+0x28>)
 8001ff6:	629a      	str	r2, [r3, #40]	; 0x28
	rot.channel = TIM_CHANNEL_2;
 8001ff8:	4b03      	ldr	r3, [pc, #12]	; (8002008 <rot_Init+0x20>)
 8001ffa:	2204      	movs	r2, #4
 8001ffc:	62da      	str	r2, [r3, #44]	; 0x2c

	indutivo_Init(&rot);
 8001ffe:	4802      	ldr	r0, [pc, #8]	; (8002008 <rot_Init+0x20>)
 8002000:	f7ff fb5a 	bl	80016b8 <indutivo_Init>
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	200002e0 	.word	0x200002e0
 800200c:	3f19999a 	.word	0x3f19999a
 8002010:	20000ab0 	.word	0x20000ab0

08002014 <rot_Reset>:

void rot_Reset(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
	indutivo_reset(&rot);
 8002018:	4802      	ldr	r0, [pc, #8]	; (8002024 <rot_Reset+0x10>)
 800201a:	f7ff fc2d 	bl	8001878 <indutivo_reset>
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	200002e0 	.word	0x200002e0

08002028 <rot_Calc>:

void rot_Calc(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
	indutivo_calc(&rot);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <rot_Calc+0x10>)
 800202e:	f7ff fbbf 	bl	80017b0 <indutivo_calc>
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200002e0 	.word	0x200002e0

0800203c <bufclear>:
		i++;
	return i;
}

void bufclear(void)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
	for (int i=0; i<SD_BUFFSIZE; i++)
 8002042:	2300      	movs	r3, #0
 8002044:	607b      	str	r3, [r7, #4]
 8002046:	e009      	b.n	800205c <bufclear+0x20>
		sdCard.buffer[i] = '\0';
 8002048:	4a09      	ldr	r2, [pc, #36]	; (8002070 <bufclear+0x34>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	f203 4364 	addw	r3, r3, #1124	; 0x464
 8002052:	2200      	movs	r2, #0
 8002054:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<SD_BUFFSIZE; i++)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3301      	adds	r3, #1
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b1f      	cmp	r3, #31
 8002060:	ddf2      	ble.n	8002048 <bufclear+0xc>
}
 8002062:	bf00      	nop
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000310 	.word	0x20000310

08002074 <SD_Init>:

FRESULT SD_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
	fresult = f_mount(&sdCard.fs, "", 0);
 8002078:	2200      	movs	r2, #0
 800207a:	4925      	ldr	r1, [pc, #148]	; (8002110 <SD_Init+0x9c>)
 800207c:	4825      	ldr	r0, [pc, #148]	; (8002114 <SD_Init+0xa0>)
 800207e:	f007 f857 	bl	8009130 <f_mount>
 8002082:	4603      	mov	r3, r0
 8002084:	461a      	mov	r2, r3
 8002086:	4b24      	ldr	r3, [pc, #144]	; (8002118 <SD_Init+0xa4>)
 8002088:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 800208a:	4b23      	ldr	r3, [pc, #140]	; (8002118 <SD_Init+0xa4>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d002      	beq.n	8002098 <SD_Init+0x24>
		return fresult;
 8002092:	4b21      	ldr	r3, [pc, #132]	; (8002118 <SD_Init+0xa4>)
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	e039      	b.n	800210c <SD_Init+0x98>

	fresult = SD_loadSettings();
 8002098:	f000 f844 	bl	8002124 <SD_loadSettings>
 800209c:	4603      	mov	r3, r0
 800209e:	461a      	mov	r2, r3
 80020a0:	4b1d      	ldr	r3, [pc, #116]	; (8002118 <SD_Init+0xa4>)
 80020a2:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80020a4:	4b1c      	ldr	r3, [pc, #112]	; (8002118 <SD_Init+0xa4>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d002      	beq.n	80020b2 <SD_Init+0x3e>
		return fresult;
 80020ac:	4b1a      	ldr	r3, [pc, #104]	; (8002118 <SD_Init+0xa4>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	e02c      	b.n	800210c <SD_Init+0x98>


	fresult = SD_createFile();
 80020b2:	f000 f967 	bl	8002384 <SD_createFile>
 80020b6:	4603      	mov	r3, r0
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b17      	ldr	r3, [pc, #92]	; (8002118 <SD_Init+0xa4>)
 80020bc:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80020be:	4b16      	ldr	r3, [pc, #88]	; (8002118 <SD_Init+0xa4>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <SD_Init+0x58>
		return fresult;
 80020c6:	4b14      	ldr	r3, [pc, #80]	; (8002118 <SD_Init+0xa4>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	e01f      	b.n	800210c <SD_Init+0x98>

	bufclear();
 80020cc:	f7ff ffb6 	bl	800203c <bufclear>

	LDEBUG;
 80020d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020d4:	4811      	ldr	r0, [pc, #68]	; (800211c <SD_Init+0xa8>)
 80020d6:	f001 fd19 	bl	8003b0c <HAL_GPIO_TogglePin>
	sdCard.longCounter = 0;
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <SD_Init+0xa0>)
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
	sdCard.blen = 0;
 80020e2:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <SD_Init+0xa0>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	f8c3 245c 	str.w	r2, [r3, #1116]	; 0x45c
	sdCard.blenLong = 0;
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <SD_Init+0xa0>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	f8c3 2460 	str.w	r2, [r3, #1120]	; 0x460
	sdCard.counter = 0;
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <SD_Init+0xa0>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	f8a3 25d0 	strh.w	r2, [r3, #1488]	; 0x5d0
	sdCard.timer = 0;
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <SD_Init+0xa0>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	f8a3 25d2 	strh.w	r2, [r3, #1490]	; 0x5d2

	HAL_TIM_Base_Start_IT(&htim2);
 8002102:	4807      	ldr	r0, [pc, #28]	; (8002120 <SD_Init+0xac>)
 8002104:	f003 f898 	bl	8005238 <HAL_TIM_Base_Start_IT>

	return fresult;
 8002108:	4b03      	ldr	r3, [pc, #12]	; (8002118 <SD_Init+0xa4>)
 800210a:	781b      	ldrb	r3, [r3, #0]
}
 800210c:	4618      	mov	r0, r3
 800210e:	bd80      	pop	{r7, pc}
 8002110:	0800a698 	.word	0x0800a698
 8002114:	20000310 	.word	0x20000310
 8002118:	20000af8 	.word	0x20000af8
 800211c:	40011000 	.word	0x40011000
 8002120:	20000b54 	.word	0x20000b54

08002124 <SD_loadSettings>:

FRESULT SD_loadSettings(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	sprintf(sdCard.filname,"settings.ini");
 8002128:	4912      	ldr	r1, [pc, #72]	; (8002174 <SD_loadSettings+0x50>)
 800212a:	4813      	ldr	r0, [pc, #76]	; (8002178 <SD_loadSettings+0x54>)
 800212c:	f007 fe6e 	bl	8009e0c <siprintf>
	fresult = f_open(&sdCard.fil, sdCard.filname, FA_OPEN_EXISTING | FA_READ);
 8002130:	2201      	movs	r2, #1
 8002132:	4911      	ldr	r1, [pc, #68]	; (8002178 <SD_loadSettings+0x54>)
 8002134:	4811      	ldr	r0, [pc, #68]	; (800217c <SD_loadSettings+0x58>)
 8002136:	f007 f843 	bl	80091c0 <f_open>
 800213a:	4603      	mov	r3, r0
 800213c:	461a      	mov	r2, r3
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <SD_loadSettings+0x5c>)
 8002140:	701a      	strb	r2, [r3, #0]

	if (fresult == FR_NO_FILE)
 8002142:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <SD_loadSettings+0x5c>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b04      	cmp	r3, #4
 8002148:	d106      	bne.n	8002158 <SD_loadSettings+0x34>
	{
		fresult = SD_createSettings();
 800214a:	f000 f81b 	bl	8002184 <SD_createSettings>
 800214e:	4603      	mov	r3, r0
 8002150:	461a      	mov	r2, r3
 8002152:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <SD_loadSettings+0x5c>)
 8002154:	701a      	strb	r2, [r3, #0]
 8002156:	e009      	b.n	800216c <SD_loadSettings+0x48>
	}
	else if (fresult == FR_OK)
 8002158:	4b09      	ldr	r3, [pc, #36]	; (8002180 <SD_loadSettings+0x5c>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d105      	bne.n	800216c <SD_loadSettings+0x48>
	{
		fresult = SD_searchSettings();
 8002160:	f000 f866 	bl	8002230 <SD_searchSettings>
 8002164:	4603      	mov	r3, r0
 8002166:	461a      	mov	r2, r3
 8002168:	4b05      	ldr	r3, [pc, #20]	; (8002180 <SD_loadSettings+0x5c>)
 800216a:	701a      	strb	r2, [r3, #0]
	}

	return fresult;
 800216c:	4b04      	ldr	r3, [pc, #16]	; (8002180 <SD_loadSettings+0x5c>)
 800216e:	781b      	ldrb	r3, [r3, #0]
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	0800a69c 	.word	0x0800a69c
 8002178:	200008d4 	.word	0x200008d4
 800217c:	20000740 	.word	0x20000740
 8002180:	20000af8 	.word	0x20000af8

08002184 <SD_createSettings>:

FRESULT SD_createSettings(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
	int len;

	fresult = f_close(&sdCard.fil);
 800218a:	4822      	ldr	r0, [pc, #136]	; (8002214 <SD_createSettings+0x90>)
 800218c:	f007 fd23 	bl	8009bd6 <f_close>
 8002190:	4603      	mov	r3, r0
 8002192:	461a      	mov	r2, r3
 8002194:	4b20      	ldr	r3, [pc, #128]	; (8002218 <SD_createSettings+0x94>)
 8002196:	701a      	strb	r2, [r3, #0]

	fresult = f_open(&sdCard.fil, sdCard.filname, FA_OPEN_ALWAYS | FA_WRITE);
 8002198:	2212      	movs	r2, #18
 800219a:	4920      	ldr	r1, [pc, #128]	; (800221c <SD_createSettings+0x98>)
 800219c:	481d      	ldr	r0, [pc, #116]	; (8002214 <SD_createSettings+0x90>)
 800219e:	f007 f80f 	bl	80091c0 <f_open>
 80021a2:	4603      	mov	r3, r0
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <SD_createSettings+0x94>)
 80021a8:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80021aa:	4b1b      	ldr	r3, [pc, #108]	; (8002218 <SD_createSettings+0x94>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d002      	beq.n	80021b8 <SD_createSettings+0x34>
		return fresult;
 80021b2:	4b19      	ldr	r3, [pc, #100]	; (8002218 <SD_createSettings+0x94>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	e029      	b.n	800220c <SD_createSettings+0x88>

	len = sprintf(sdCard.longBuffer,
 80021b8:	4919      	ldr	r1, [pc, #100]	; (8002220 <SD_createSettings+0x9c>)
 80021ba:	481a      	ldr	r0, [pc, #104]	; (8002224 <SD_createSettings+0xa0>)
 80021bc:	f007 fe26 	bl	8009e0c <siprintf>
 80021c0:	6078      	str	r0, [r7, #4]
			";Seleciona o Modo de operação da Placa\n"
			"MODE=0\n");

	fresult = f_write(&sdCard.fil, sdCard.longBuffer, len, &sdCard.bw);
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	4b18      	ldr	r3, [pc, #96]	; (8002228 <SD_createSettings+0xa4>)
 80021c6:	4917      	ldr	r1, [pc, #92]	; (8002224 <SD_createSettings+0xa0>)
 80021c8:	4812      	ldr	r0, [pc, #72]	; (8002214 <SD_createSettings+0x90>)
 80021ca:	f007 face 	bl	800976a <f_write>
 80021ce:	4603      	mov	r3, r0
 80021d0:	461a      	mov	r2, r3
 80021d2:	4b11      	ldr	r3, [pc, #68]	; (8002218 <SD_createSettings+0x94>)
 80021d4:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80021d6:	4b10      	ldr	r3, [pc, #64]	; (8002218 <SD_createSettings+0x94>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d002      	beq.n	80021e4 <SD_createSettings+0x60>
		return fresult;
 80021de:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <SD_createSettings+0x94>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	e013      	b.n	800220c <SD_createSettings+0x88>

	fresult = f_close(&sdCard.fil);
 80021e4:	480b      	ldr	r0, [pc, #44]	; (8002214 <SD_createSettings+0x90>)
 80021e6:	f007 fcf6 	bl	8009bd6 <f_close>
 80021ea:	4603      	mov	r3, r0
 80021ec:	461a      	mov	r2, r3
 80021ee:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <SD_createSettings+0x94>)
 80021f0:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <SD_createSettings+0x94>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d002      	beq.n	8002200 <SD_createSettings+0x7c>
		return fresult;
 80021fa:	4b07      	ldr	r3, [pc, #28]	; (8002218 <SD_createSettings+0x94>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	e005      	b.n	800220c <SD_createSettings+0x88>

	sdCard.mode = 0;
 8002200:	4b0a      	ldr	r3, [pc, #40]	; (800222c <SD_createSettings+0xa8>)
 8002202:	2200      	movs	r2, #0
 8002204:	f8a3 25f0 	strh.w	r2, [r3, #1520]	; 0x5f0

	return fresult;
 8002208:	4b03      	ldr	r3, [pc, #12]	; (8002218 <SD_createSettings+0x94>)
 800220a:	781b      	ldrb	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000740 	.word	0x20000740
 8002218:	20000af8 	.word	0x20000af8
 800221c:	200008d4 	.word	0x200008d4
 8002220:	0800a6ac 	.word	0x0800a6ac
 8002224:	20000794 	.word	0x20000794
 8002228:	200008ec 	.word	0x200008ec
 800222c:	20000310 	.word	0x20000310

08002230 <SD_searchSettings>:

FRESULT SD_searchSettings(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
	int index = 0;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
	int deindex = 1;
 800223a:	2301      	movs	r3, #1
 800223c:	60bb      	str	r3, [r7, #8]

	fresult = f_read(&sdCard.fil, sdCard.longBuffer, SD_BUFFSIZE_LONG*SD_BUFFSIZE-1, &sdCard.br);
 800223e:	4b4c      	ldr	r3, [pc, #304]	; (8002370 <SD_searchSettings+0x140>)
 8002240:	f240 123f 	movw	r2, #319	; 0x13f
 8002244:	494b      	ldr	r1, [pc, #300]	; (8002374 <SD_searchSettings+0x144>)
 8002246:	484c      	ldr	r0, [pc, #304]	; (8002378 <SD_searchSettings+0x148>)
 8002248:	f007 f93a 	bl	80094c0 <f_read>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	4b4a      	ldr	r3, [pc, #296]	; (800237c <SD_searchSettings+0x14c>)
 8002252:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8002254:	4b49      	ldr	r3, [pc, #292]	; (800237c <SD_searchSettings+0x14c>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <SD_searchSettings+0x38>
		return fresult;
 800225c:	4b47      	ldr	r3, [pc, #284]	; (800237c <SD_searchSettings+0x14c>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	e081      	b.n	8002366 <SD_searchSettings+0x136>

	for (index; sdCard.longBuffer[index] != '='; index++);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	3301      	adds	r3, #1
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	4a45      	ldr	r2, [pc, #276]	; (8002380 <SD_searchSettings+0x150>)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	4413      	add	r3, r2
 800226e:	f203 4384 	addw	r3, r3, #1156	; 0x484
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b3d      	cmp	r3, #61	; 0x3d
 8002276:	d1f4      	bne.n	8002262 <SD_searchSettings+0x32>

	if (index >= SD_BUFFSIZE_LONG*SD_BUFFSIZE-2)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 800227e:	db0b      	blt.n	8002298 <SD_searchSettings+0x68>
	{
		fresult = SD_createSettings();
 8002280:	f7ff ff80 	bl	8002184 <SD_createSettings>
 8002284:	4603      	mov	r3, r0
 8002286:	461a      	mov	r2, r3
 8002288:	4b3c      	ldr	r3, [pc, #240]	; (800237c <SD_searchSettings+0x14c>)
 800228a:	701a      	strb	r2, [r3, #0]
		return fresult;
 800228c:	4b3b      	ldr	r3, [pc, #236]	; (800237c <SD_searchSettings+0x14c>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	e069      	b.n	8002366 <SD_searchSettings+0x136>
	}

	for (deindex; sdCard.longBuffer[index-deindex] >= 65 && sdCard.longBuffer[index-deindex] <= 90; deindex++);
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	3301      	adds	r3, #1
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	4a38      	ldr	r2, [pc, #224]	; (8002380 <SD_searchSettings+0x150>)
 80022a0:	4413      	add	r3, r2
 80022a2:	f893 3484 	ldrb.w	r3, [r3, #1156]	; 0x484
 80022a6:	2b40      	cmp	r3, #64	; 0x40
 80022a8:	d908      	bls.n	80022bc <SD_searchSettings+0x8c>
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	4a33      	ldr	r2, [pc, #204]	; (8002380 <SD_searchSettings+0x150>)
 80022b2:	4413      	add	r3, r2
 80022b4:	f893 3484 	ldrb.w	r3, [r3, #1156]	; 0x484
 80022b8:	2b5a      	cmp	r3, #90	; 0x5a
 80022ba:	d9ea      	bls.n	8002292 <SD_searchSettings+0x62>
	deindex--;
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	3b01      	subs	r3, #1
 80022c0:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < deindex+2; i++)
 80022c2:	2300      	movs	r3, #0
 80022c4:	607b      	str	r3, [r7, #4]
 80022c6:	e012      	b.n	80022ee <SD_searchSettings+0xbe>
	{
		sdCard.setting[i] = sdCard.longBuffer[index - deindex + i];
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	1ad2      	subs	r2, r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	4a2b      	ldr	r2, [pc, #172]	; (8002380 <SD_searchSettings+0x150>)
 80022d4:	4413      	add	r3, r2
 80022d6:	f893 1484 	ldrb.w	r1, [r3, #1156]	; 0x484
 80022da:	4a29      	ldr	r2, [pc, #164]	; (8002380 <SD_searchSettings+0x150>)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4413      	add	r3, r2
 80022e0:	f503 63bc 	add.w	r3, r3, #1504	; 0x5e0
 80022e4:	460a      	mov	r2, r1
 80022e6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < deindex+2; i++)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3301      	adds	r3, #1
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	3301      	adds	r3, #1
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	dde7      	ble.n	80022c8 <SD_searchSettings+0x98>
	}

	if (sdCard.setting[0] == 'M' && sdCard.setting[1] == 'O' && sdCard.setting[2] == 'D' && sdCard.setting[3] == 'E')
 80022f8:	4b21      	ldr	r3, [pc, #132]	; (8002380 <SD_searchSettings+0x150>)
 80022fa:	f893 35e0 	ldrb.w	r3, [r3, #1504]	; 0x5e0
 80022fe:	2b4d      	cmp	r3, #77	; 0x4d
 8002300:	d129      	bne.n	8002356 <SD_searchSettings+0x126>
 8002302:	4b1f      	ldr	r3, [pc, #124]	; (8002380 <SD_searchSettings+0x150>)
 8002304:	f893 35e1 	ldrb.w	r3, [r3, #1505]	; 0x5e1
 8002308:	2b4f      	cmp	r3, #79	; 0x4f
 800230a:	d124      	bne.n	8002356 <SD_searchSettings+0x126>
 800230c:	4b1c      	ldr	r3, [pc, #112]	; (8002380 <SD_searchSettings+0x150>)
 800230e:	f893 35e2 	ldrb.w	r3, [r3, #1506]	; 0x5e2
 8002312:	2b44      	cmp	r3, #68	; 0x44
 8002314:	d11f      	bne.n	8002356 <SD_searchSettings+0x126>
 8002316:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <SD_searchSettings+0x150>)
 8002318:	f893 35e3 	ldrb.w	r3, [r3, #1507]	; 0x5e3
 800231c:	2b45      	cmp	r3, #69	; 0x45
 800231e:	d11a      	bne.n	8002356 <SD_searchSettings+0x126>
	{
		if (sdCard.setting[5] >= 48 && sdCard.setting[5] <= 57)
 8002320:	4b17      	ldr	r3, [pc, #92]	; (8002380 <SD_searchSettings+0x150>)
 8002322:	f893 35e5 	ldrb.w	r3, [r3, #1509]	; 0x5e5
 8002326:	2b2f      	cmp	r3, #47	; 0x2f
 8002328:	d90e      	bls.n	8002348 <SD_searchSettings+0x118>
 800232a:	4b15      	ldr	r3, [pc, #84]	; (8002380 <SD_searchSettings+0x150>)
 800232c:	f893 35e5 	ldrb.w	r3, [r3, #1509]	; 0x5e5
 8002330:	2b39      	cmp	r3, #57	; 0x39
 8002332:	d809      	bhi.n	8002348 <SD_searchSettings+0x118>
			sdCard.mode = sdCard.setting[5] - 48;
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <SD_searchSettings+0x150>)
 8002336:	f893 35e5 	ldrb.w	r3, [r3, #1509]	; 0x5e5
 800233a:	b29b      	uxth	r3, r3
 800233c:	3b30      	subs	r3, #48	; 0x30
 800233e:	b29a      	uxth	r2, r3
 8002340:	4b0f      	ldr	r3, [pc, #60]	; (8002380 <SD_searchSettings+0x150>)
 8002342:	f8a3 25f0 	strh.w	r2, [r3, #1520]	; 0x5f0
		if (sdCard.setting[5] >= 48 && sdCard.setting[5] <= 57)
 8002346:	e00c      	b.n	8002362 <SD_searchSettings+0x132>
		else
			fresult = SD_createSettings();
 8002348:	f7ff ff1c 	bl	8002184 <SD_createSettings>
 800234c:	4603      	mov	r3, r0
 800234e:	461a      	mov	r2, r3
 8002350:	4b0a      	ldr	r3, [pc, #40]	; (800237c <SD_searchSettings+0x14c>)
 8002352:	701a      	strb	r2, [r3, #0]
		if (sdCard.setting[5] >= 48 && sdCard.setting[5] <= 57)
 8002354:	e005      	b.n	8002362 <SD_searchSettings+0x132>
	}
	else
		fresult = SD_createSettings();
 8002356:	f7ff ff15 	bl	8002184 <SD_createSettings>
 800235a:	4603      	mov	r3, r0
 800235c:	461a      	mov	r2, r3
 800235e:	4b07      	ldr	r3, [pc, #28]	; (800237c <SD_searchSettings+0x14c>)
 8002360:	701a      	strb	r2, [r3, #0]

	return fresult;
 8002362:	4b06      	ldr	r3, [pc, #24]	; (800237c <SD_searchSettings+0x14c>)
 8002364:	781b      	ldrb	r3, [r3, #0]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200008e8 	.word	0x200008e8
 8002374:	20000794 	.word	0x20000794
 8002378:	20000740 	.word	0x20000740
 800237c:	20000af8 	.word	0x20000af8
 8002380:	20000310 	.word	0x20000310

08002384 <SD_createFile>:

FRESULT SD_createFile(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
	int len;

	int filnum = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	607b      	str	r3, [r7, #4]

	do
	{
		sprintf(sdCard.filname,"file%.3d.txt",filnum);
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	4921      	ldr	r1, [pc, #132]	; (8002418 <SD_createFile+0x94>)
 8002392:	4822      	ldr	r0, [pc, #136]	; (800241c <SD_createFile+0x98>)
 8002394:	f007 fd3a 	bl	8009e0c <siprintf>
		fresult = f_open(&sdCard.fil, sdCard.filname, FA_CREATE_NEW | FA_WRITE);
 8002398:	2206      	movs	r2, #6
 800239a:	4920      	ldr	r1, [pc, #128]	; (800241c <SD_createFile+0x98>)
 800239c:	4820      	ldr	r0, [pc, #128]	; (8002420 <SD_createFile+0x9c>)
 800239e:	f006 ff0f 	bl	80091c0 <f_open>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <SD_createFile+0xa0>)
 80023a8:	701a      	strb	r2, [r3, #0]
		filnum++;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3301      	adds	r3, #1
 80023ae:	607b      	str	r3, [r7, #4]
		LDEBUG;
 80023b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023b4:	481c      	ldr	r0, [pc, #112]	; (8002428 <SD_createFile+0xa4>)
 80023b6:	f001 fba9 	bl	8003b0c <HAL_GPIO_TogglePin>
	}
	while(fresult == FR_EXIST);
 80023ba:	4b1a      	ldr	r3, [pc, #104]	; (8002424 <SD_createFile+0xa0>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d0e5      	beq.n	800238e <SD_createFile+0xa>

	len = sprintf(sdCard.buffer,"\n");
 80023c2:	491a      	ldr	r1, [pc, #104]	; (800242c <SD_createFile+0xa8>)
 80023c4:	481a      	ldr	r0, [pc, #104]	; (8002430 <SD_createFile+0xac>)
 80023c6:	f007 fd21 	bl	8009e0c <siprintf>
 80023ca:	6038      	str	r0, [r7, #0]
	fresult = f_write(&sdCard.fil, sdCard.buffer, len, &sdCard.bw);
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	4b19      	ldr	r3, [pc, #100]	; (8002434 <SD_createFile+0xb0>)
 80023d0:	4917      	ldr	r1, [pc, #92]	; (8002430 <SD_createFile+0xac>)
 80023d2:	4813      	ldr	r0, [pc, #76]	; (8002420 <SD_createFile+0x9c>)
 80023d4:	f007 f9c9 	bl	800976a <f_write>
 80023d8:	4603      	mov	r3, r0
 80023da:	461a      	mov	r2, r3
 80023dc:	4b11      	ldr	r3, [pc, #68]	; (8002424 <SD_createFile+0xa0>)
 80023de:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80023e0:	4b10      	ldr	r3, [pc, #64]	; (8002424 <SD_createFile+0xa0>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <SD_createFile+0x6a>
		return fresult;
 80023e8:	4b0e      	ldr	r3, [pc, #56]	; (8002424 <SD_createFile+0xa0>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	e00f      	b.n	800240e <SD_createFile+0x8a>

	fresult = f_close(&sdCard.fil);
 80023ee:	480c      	ldr	r0, [pc, #48]	; (8002420 <SD_createFile+0x9c>)
 80023f0:	f007 fbf1 	bl	8009bd6 <f_close>
 80023f4:	4603      	mov	r3, r0
 80023f6:	461a      	mov	r2, r3
 80023f8:	4b0a      	ldr	r3, [pc, #40]	; (8002424 <SD_createFile+0xa0>)
 80023fa:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80023fc:	4b09      	ldr	r3, [pc, #36]	; (8002424 <SD_createFile+0xa0>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d002      	beq.n	800240a <SD_createFile+0x86>
		return fresult;
 8002404:	4b07      	ldr	r3, [pc, #28]	; (8002424 <SD_createFile+0xa0>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	e001      	b.n	800240e <SD_createFile+0x8a>

	return fresult;
 800240a:	4b06      	ldr	r3, [pc, #24]	; (8002424 <SD_createFile+0xa0>)
 800240c:	781b      	ldrb	r3, [r3, #0]
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	0800a6e0 	.word	0x0800a6e0
 800241c:	200008d4 	.word	0x200008d4
 8002420:	20000740 	.word	0x20000740
 8002424:	20000af8 	.word	0x20000af8
 8002428:	40011000 	.word	0x40011000
 800242c:	0800a6f0 	.word	0x0800a6f0
 8002430:	20000774 	.word	0x20000774
 8002434:	200008ec 	.word	0x200008ec

08002438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800243e:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_MspInit+0x5c>)
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	4a14      	ldr	r2, [pc, #80]	; (8002494 <HAL_MspInit+0x5c>)
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	6193      	str	r3, [r2, #24]
 800244a:	4b12      	ldr	r3, [pc, #72]	; (8002494 <HAL_MspInit+0x5c>)
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002456:	4b0f      	ldr	r3, [pc, #60]	; (8002494 <HAL_MspInit+0x5c>)
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	4a0e      	ldr	r2, [pc, #56]	; (8002494 <HAL_MspInit+0x5c>)
 800245c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002460:	61d3      	str	r3, [r2, #28]
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <HAL_MspInit+0x5c>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246a:	607b      	str	r3, [r7, #4]
 800246c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <HAL_MspInit+0x60>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	4a04      	ldr	r2, [pc, #16]	; (8002498 <HAL_MspInit+0x60>)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr
 8002494:	40021000 	.word	0x40021000
 8002498:	40010000 	.word	0x40010000

0800249c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	; 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0318 	add.w	r3, r7, #24
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a33      	ldr	r2, [pc, #204]	; (8002584 <HAL_ADC_MspInit+0xe8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d15f      	bne.n	800257c <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024bc:	4b32      	ldr	r3, [pc, #200]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	4a31      	ldr	r2, [pc, #196]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024c6:	6193      	str	r3, [r2, #24]
 80024c8:	4b2f      	ldr	r3, [pc, #188]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d4:	4b2c      	ldr	r3, [pc, #176]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	4a2b      	ldr	r2, [pc, #172]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024da:	f043 0304 	orr.w	r3, r3, #4
 80024de:	6193      	str	r3, [r2, #24]
 80024e0:	4b29      	ldr	r3, [pc, #164]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	613b      	str	r3, [r7, #16]
 80024ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ec:	4b26      	ldr	r3, [pc, #152]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a25      	ldr	r2, [pc, #148]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024f2:	f043 0308 	orr.w	r3, r3, #8
 80024f6:	6193      	str	r3, [r2, #24]
 80024f8:	4b23      	ldr	r3, [pc, #140]	; (8002588 <HAL_ADC_MspInit+0xec>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002504:	2380      	movs	r3, #128	; 0x80
 8002506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002508:	2303      	movs	r3, #3
 800250a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800250c:	f107 0318 	add.w	r3, r7, #24
 8002510:	4619      	mov	r1, r3
 8002512:	481e      	ldr	r0, [pc, #120]	; (800258c <HAL_ADC_MspInit+0xf0>)
 8002514:	f001 f95e 	bl	80037d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002518:	2302      	movs	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800251c:	2303      	movs	r3, #3
 800251e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002520:	f107 0318 	add.w	r3, r7, #24
 8002524:	4619      	mov	r1, r3
 8002526:	481a      	ldr	r0, [pc, #104]	; (8002590 <HAL_ADC_MspInit+0xf4>)
 8002528:	f001 f954 	bl	80037d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800252c:	4b19      	ldr	r3, [pc, #100]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 800252e:	4a1a      	ldr	r2, [pc, #104]	; (8002598 <HAL_ADC_MspInit+0xfc>)
 8002530:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002532:	4b18      	ldr	r3, [pc, #96]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002534:	2200      	movs	r2, #0
 8002536:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002538:	4b16      	ldr	r3, [pc, #88]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002540:	2280      	movs	r2, #128	; 0x80
 8002542:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002544:	4b13      	ldr	r3, [pc, #76]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002546:	f44f 7280 	mov.w	r2, #256	; 0x100
 800254a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800254c:	4b11      	ldr	r3, [pc, #68]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 800254e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002552:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002554:	4b0f      	ldr	r3, [pc, #60]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002556:	2220      	movs	r2, #32
 8002558:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800255a:	4b0e      	ldr	r3, [pc, #56]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 800255c:	2200      	movs	r2, #0
 800255e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002560:	480c      	ldr	r0, [pc, #48]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002562:	f000 fe99 	bl	8003298 <HAL_DMA_Init>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 800256c:	f7ff fd36 	bl	8001fdc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a08      	ldr	r2, [pc, #32]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002574:	621a      	str	r2, [r3, #32]
 8002576:	4a07      	ldr	r2, [pc, #28]	; (8002594 <HAL_ADC_MspInit+0xf8>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800257c:	bf00      	nop
 800257e:	3728      	adds	r7, #40	; 0x28
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40012400 	.word	0x40012400
 8002588:	40021000 	.word	0x40021000
 800258c:	40010800 	.word	0x40010800
 8002590:	40010c00 	.word	0x40010c00
 8002594:	20000a6c 	.word	0x20000a6c
 8002598:	40020008 	.word	0x40020008

0800259c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a4:	f107 0310 	add.w	r3, r7, #16
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a16      	ldr	r2, [pc, #88]	; (8002610 <HAL_I2C_MspInit+0x74>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d124      	bne.n	8002606 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025bc:	4b15      	ldr	r3, [pc, #84]	; (8002614 <HAL_I2C_MspInit+0x78>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	4a14      	ldr	r2, [pc, #80]	; (8002614 <HAL_I2C_MspInit+0x78>)
 80025c2:	f043 0308 	orr.w	r3, r3, #8
 80025c6:	6193      	str	r3, [r2, #24]
 80025c8:	4b12      	ldr	r3, [pc, #72]	; (8002614 <HAL_I2C_MspInit+0x78>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f003 0308 	and.w	r3, r3, #8
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80025d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80025d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025da:	2312      	movs	r3, #18
 80025dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025de:	2303      	movs	r3, #3
 80025e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e2:	f107 0310 	add.w	r3, r7, #16
 80025e6:	4619      	mov	r1, r3
 80025e8:	480b      	ldr	r0, [pc, #44]	; (8002618 <HAL_I2C_MspInit+0x7c>)
 80025ea:	f001 f8f3 	bl	80037d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80025ee:	4b09      	ldr	r3, [pc, #36]	; (8002614 <HAL_I2C_MspInit+0x78>)
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	4a08      	ldr	r2, [pc, #32]	; (8002614 <HAL_I2C_MspInit+0x78>)
 80025f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025f8:	61d3      	str	r3, [r2, #28]
 80025fa:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_I2C_MspInit+0x78>)
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002602:	60bb      	str	r3, [r7, #8]
 8002604:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002606:	bf00      	nop
 8002608:	3720      	adds	r7, #32
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	40005800 	.word	0x40005800
 8002614:	40021000 	.word	0x40021000
 8002618:	40010c00 	.word	0x40010c00

0800261c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b08a      	sub	sp, #40	; 0x28
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002624:	f107 0314 	add.w	r3, r7, #20
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	605a      	str	r2, [r3, #4]
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a26      	ldr	r2, [pc, #152]	; (80026d0 <HAL_SPI_MspInit+0xb4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d145      	bne.n	80026c8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800263c:	4b25      	ldr	r3, [pc, #148]	; (80026d4 <HAL_SPI_MspInit+0xb8>)
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	4a24      	ldr	r2, [pc, #144]	; (80026d4 <HAL_SPI_MspInit+0xb8>)
 8002642:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002646:	6193      	str	r3, [r2, #24]
 8002648:	4b22      	ldr	r3, [pc, #136]	; (80026d4 <HAL_SPI_MspInit+0xb8>)
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002654:	4b1f      	ldr	r3, [pc, #124]	; (80026d4 <HAL_SPI_MspInit+0xb8>)
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	4a1e      	ldr	r2, [pc, #120]	; (80026d4 <HAL_SPI_MspInit+0xb8>)
 800265a:	f043 0308 	orr.w	r3, r3, #8
 800265e:	6193      	str	r3, [r2, #24]
 8002660:	4b1c      	ldr	r3, [pc, #112]	; (80026d4 <HAL_SPI_MspInit+0xb8>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800266c:	2328      	movs	r3, #40	; 0x28
 800266e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	2302      	movs	r3, #2
 8002672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002678:	f107 0314 	add.w	r3, r7, #20
 800267c:	4619      	mov	r1, r3
 800267e:	4816      	ldr	r0, [pc, #88]	; (80026d8 <HAL_SPI_MspInit+0xbc>)
 8002680:	f001 f8a8 	bl	80037d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002684:	2310      	movs	r3, #16
 8002686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002688:	2300      	movs	r3, #0
 800268a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	4619      	mov	r1, r3
 8002696:	4810      	ldr	r0, [pc, #64]	; (80026d8 <HAL_SPI_MspInit+0xbc>)
 8002698:	f001 f89c 	bl	80037d4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800269c:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <HAL_SPI_MspInit+0xc0>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	627b      	str	r3, [r7, #36]	; 0x24
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
 80026b2:	4a0a      	ldr	r2, [pc, #40]	; (80026dc <HAL_SPI_MspInit+0xc0>)
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	6053      	str	r3, [r2, #4]

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 15, 0);
 80026b8:	2200      	movs	r2, #0
 80026ba:	210f      	movs	r1, #15
 80026bc:	2023      	movs	r0, #35	; 0x23
 80026be:	f000 fdb4 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80026c2:	2023      	movs	r0, #35	; 0x23
 80026c4:	f000 fdcd 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80026c8:	bf00      	nop
 80026ca:	3728      	adds	r7, #40	; 0x28
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40013000 	.word	0x40013000
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010c00 	.word	0x40010c00
 80026dc:	40010000 	.word	0x40010000

080026e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08c      	sub	sp, #48	; 0x30
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e8:	f107 0320 	add.w	r3, r7, #32
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a51      	ldr	r2, [pc, #324]	; (8002840 <HAL_TIM_Base_MspInit+0x160>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d135      	bne.n	800276c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002700:	4b50      	ldr	r3, [pc, #320]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	4a4f      	ldr	r2, [pc, #316]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002706:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800270a:	6193      	str	r3, [r2, #24]
 800270c:	4b4d      	ldr	r3, [pc, #308]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002714:	61fb      	str	r3, [r7, #28]
 8002716:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002718:	4b4a      	ldr	r3, [pc, #296]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	4a49      	ldr	r2, [pc, #292]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 800271e:	f043 0304 	orr.w	r3, r3, #4
 8002722:	6193      	str	r3, [r2, #24]
 8002724:	4b47      	ldr	r3, [pc, #284]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	61bb      	str	r3, [r7, #24]
 800272e:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002730:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002734:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002736:	2300      	movs	r3, #0
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800273a:	2302      	movs	r3, #2
 800273c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273e:	f107 0320 	add.w	r3, r7, #32
 8002742:	4619      	mov	r1, r3
 8002744:	4840      	ldr	r0, [pc, #256]	; (8002848 <HAL_TIM_Base_MspInit+0x168>)
 8002746:	f001 f845 	bl	80037d4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 15, 0);
 800274a:	2200      	movs	r2, #0
 800274c:	210f      	movs	r1, #15
 800274e:	2019      	movs	r0, #25
 8002750:	f000 fd6b 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002754:	2019      	movs	r0, #25
 8002756:	f000 fd84 	bl	8003262 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 15, 0);
 800275a:	2200      	movs	r2, #0
 800275c:	210f      	movs	r1, #15
 800275e:	201b      	movs	r0, #27
 8002760:	f000 fd63 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002764:	201b      	movs	r0, #27
 8002766:	f000 fd7c 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800276a:	e064      	b.n	8002836 <HAL_TIM_Base_MspInit+0x156>
  else if(htim_base->Instance==TIM2)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002774:	d12c      	bne.n	80027d0 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002776:	4b33      	ldr	r3, [pc, #204]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	4a32      	ldr	r2, [pc, #200]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	61d3      	str	r3, [r2, #28]
 8002782:	4b30      	ldr	r3, [pc, #192]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	617b      	str	r3, [r7, #20]
 800278c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	4a2c      	ldr	r2, [pc, #176]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002794:	f043 0304 	orr.w	r3, r3, #4
 8002798:	6193      	str	r3, [r2, #24]
 800279a:	4b2a      	ldr	r3, [pc, #168]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	613b      	str	r3, [r7, #16]
 80027a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027a6:	2301      	movs	r3, #1
 80027a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027aa:	2300      	movs	r3, #0
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027ae:	2302      	movs	r3, #2
 80027b0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b2:	f107 0320 	add.w	r3, r7, #32
 80027b6:	4619      	mov	r1, r3
 80027b8:	4823      	ldr	r0, [pc, #140]	; (8002848 <HAL_TIM_Base_MspInit+0x168>)
 80027ba:	f001 f80b 	bl	80037d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 80027be:	2200      	movs	r2, #0
 80027c0:	210f      	movs	r1, #15
 80027c2:	201c      	movs	r0, #28
 80027c4:	f000 fd31 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027c8:	201c      	movs	r0, #28
 80027ca:	f000 fd4a 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 80027ce:	e032      	b.n	8002836 <HAL_TIM_Base_MspInit+0x156>
  else if(htim_base->Instance==TIM3)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a1d      	ldr	r2, [pc, #116]	; (800284c <HAL_TIM_Base_MspInit+0x16c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d114      	bne.n	8002804 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027da:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	4a19      	ldr	r2, [pc, #100]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 80027e0:	f043 0302 	orr.w	r3, r3, #2
 80027e4:	61d3      	str	r3, [r2, #28]
 80027e6:	4b17      	ldr	r3, [pc, #92]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 15, 0);
 80027f2:	2200      	movs	r2, #0
 80027f4:	210f      	movs	r1, #15
 80027f6:	201d      	movs	r0, #29
 80027f8:	f000 fd17 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027fc:	201d      	movs	r0, #29
 80027fe:	f000 fd30 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 8002802:	e018      	b.n	8002836 <HAL_TIM_Base_MspInit+0x156>
  else if(htim_base->Instance==TIM4)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a11      	ldr	r2, [pc, #68]	; (8002850 <HAL_TIM_Base_MspInit+0x170>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d113      	bne.n	8002836 <HAL_TIM_Base_MspInit+0x156>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800280e:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4a0c      	ldr	r2, [pc, #48]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 8002814:	f043 0304 	orr.w	r3, r3, #4
 8002818:	61d3      	str	r3, [r2, #28]
 800281a:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <HAL_TIM_Base_MspInit+0x164>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 15, 0);
 8002826:	2200      	movs	r2, #0
 8002828:	210f      	movs	r1, #15
 800282a:	201e      	movs	r0, #30
 800282c:	f000 fcfd 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002830:	201e      	movs	r0, #30
 8002832:	f000 fd16 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 8002836:	bf00      	nop
 8002838:	3730      	adds	r7, #48	; 0x30
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40012c00 	.word	0x40012c00
 8002844:	40021000 	.word	0x40021000
 8002848:	40010800 	.word	0x40010800
 800284c:	40000400 	.word	0x40000400
 8002850:	40000800 	.word	0x40000800

08002854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285c:	f107 0310 	add.w	r3, r7, #16
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a33      	ldr	r2, [pc, #204]	; (800293c <HAL_UART_MspInit+0xe8>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d15e      	bne.n	8002932 <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002874:	4b32      	ldr	r3, [pc, #200]	; (8002940 <HAL_UART_MspInit+0xec>)
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	4a31      	ldr	r2, [pc, #196]	; (8002940 <HAL_UART_MspInit+0xec>)
 800287a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800287e:	61d3      	str	r3, [r2, #28]
 8002880:	4b2f      	ldr	r3, [pc, #188]	; (8002940 <HAL_UART_MspInit+0xec>)
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288c:	4b2c      	ldr	r3, [pc, #176]	; (8002940 <HAL_UART_MspInit+0xec>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4a2b      	ldr	r2, [pc, #172]	; (8002940 <HAL_UART_MspInit+0xec>)
 8002892:	f043 0304 	orr.w	r3, r3, #4
 8002896:	6193      	str	r3, [r2, #24]
 8002898:	4b29      	ldr	r3, [pc, #164]	; (8002940 <HAL_UART_MspInit+0xec>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80028a4:	2304      	movs	r3, #4
 80028a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a8:	2302      	movs	r3, #2
 80028aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ac:	2303      	movs	r3, #3
 80028ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	4619      	mov	r1, r3
 80028b6:	4823      	ldr	r0, [pc, #140]	; (8002944 <HAL_UART_MspInit+0xf0>)
 80028b8:	f000 ff8c 	bl	80037d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028bc:	2308      	movs	r3, #8
 80028be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	2300      	movs	r3, #0
 80028c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c8:	f107 0310 	add.w	r3, r7, #16
 80028cc:	4619      	mov	r1, r3
 80028ce:	481d      	ldr	r0, [pc, #116]	; (8002944 <HAL_UART_MspInit+0xf0>)
 80028d0:	f000 ff80 	bl	80037d4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80028d4:	4b1c      	ldr	r3, [pc, #112]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028d6:	4a1d      	ldr	r2, [pc, #116]	; (800294c <HAL_UART_MspInit+0xf8>)
 80028d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028da:	4b1b      	ldr	r3, [pc, #108]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028dc:	2200      	movs	r2, #0
 80028de:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028e0:	4b19      	ldr	r3, [pc, #100]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028e6:	4b18      	ldr	r3, [pc, #96]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028e8:	2280      	movs	r2, #128	; 0x80
 80028ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028ec:	4b16      	ldr	r3, [pc, #88]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028f2:	4b15      	ldr	r3, [pc, #84]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80028f8:	4b13      	ldr	r3, [pc, #76]	; (8002948 <HAL_UART_MspInit+0xf4>)
 80028fa:	2220      	movs	r2, #32
 80028fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80028fe:	4b12      	ldr	r3, [pc, #72]	; (8002948 <HAL_UART_MspInit+0xf4>)
 8002900:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002904:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002906:	4810      	ldr	r0, [pc, #64]	; (8002948 <HAL_UART_MspInit+0xf4>)
 8002908:	f000 fcc6 	bl	8003298 <HAL_DMA_Init>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002912:	f7ff fb63 	bl	8001fdc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a0b      	ldr	r2, [pc, #44]	; (8002948 <HAL_UART_MspInit+0xf4>)
 800291a:	639a      	str	r2, [r3, #56]	; 0x38
 800291c:	4a0a      	ldr	r2, [pc, #40]	; (8002948 <HAL_UART_MspInit+0xf4>)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8002922:	2200      	movs	r2, #0
 8002924:	210f      	movs	r1, #15
 8002926:	2026      	movs	r0, #38	; 0x26
 8002928:	f000 fc7f 	bl	800322a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800292c:	2026      	movs	r0, #38	; 0x26
 800292e:	f000 fc98 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002932:	bf00      	nop
 8002934:	3720      	adds	r7, #32
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40004400 	.word	0x40004400
 8002940:	40021000 	.word	0x40021000
 8002944:	40010800 	.word	0x40010800
 8002948:	20000904 	.word	0x20000904
 800294c:	4002006c 	.word	0x4002006c

08002950 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002954:	4b0d      	ldr	r3, [pc, #52]	; (800298c <SDTimer_Handler+0x3c>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d006      	beq.n	800296c <SDTimer_Handler+0x1c>
    Timer1--;
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <SDTimer_Handler+0x3c>)
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	3b01      	subs	r3, #1
 8002966:	b2da      	uxtb	r2, r3
 8002968:	4b08      	ldr	r3, [pc, #32]	; (800298c <SDTimer_Handler+0x3c>)
 800296a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800296c:	4b08      	ldr	r3, [pc, #32]	; (8002990 <SDTimer_Handler+0x40>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	d006      	beq.n	8002984 <SDTimer_Handler+0x34>
    Timer2--;
 8002976:	4b06      	ldr	r3, [pc, #24]	; (8002990 <SDTimer_Handler+0x40>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b2db      	uxtb	r3, r3
 800297c:	3b01      	subs	r3, #1
 800297e:	b2da      	uxtb	r2, r3
 8002980:	4b03      	ldr	r3, [pc, #12]	; (8002990 <SDTimer_Handler+0x40>)
 8002982:	701a      	strb	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	20000be1 	.word	0x20000be1
 8002990:	20000be0 	.word	0x20000be0

08002994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002998:	e7fe      	b.n	8002998 <NMI_Handler+0x4>

0800299a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800299a:	b480      	push	{r7}
 800299c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800299e:	e7fe      	b.n	800299e <HardFault_Handler+0x4>

080029a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a4:	e7fe      	b.n	80029a4 <MemManage_Handler+0x4>

080029a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029a6:	b480      	push	{r7}
 80029a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029aa:	e7fe      	b.n	80029aa <BusFault_Handler+0x4>

080029ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029b0:	e7fe      	b.n	80029b0 <UsageFault_Handler+0x4>

080029b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029b2:	b480      	push	{r7}
 80029b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029b6:	bf00      	nop
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029be:	b480      	push	{r7}
 80029c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bc80      	pop	{r7}
 80029c8:	4770      	bx	lr

080029ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr
	...

080029d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80029dc:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <SysTick_Handler+0x30>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	3301      	adds	r3, #1
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	4b08      	ldr	r3, [pc, #32]	; (8002a08 <SysTick_Handler+0x30>)
 80029e8:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 80029ea:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <SysTick_Handler+0x30>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b09      	cmp	r3, #9
 80029f2:	d904      	bls.n	80029fe <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 80029f4:	4b04      	ldr	r3, [pc, #16]	; (8002a08 <SysTick_Handler+0x30>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 80029fa:	f7ff ffa9 	bl	8002950 <SDTimer_Handler>
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029fe:	f000 f90f 	bl	8002c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	200000a6 	.word	0x200000a6

08002a0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a10:	4802      	ldr	r0, [pc, #8]	; (8002a1c <DMA1_Channel1_IRQHandler+0x10>)
 8002a12:	f000 fdab 	bl	800356c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000a6c 	.word	0x20000a6c

08002a20 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002a24:	4802      	ldr	r0, [pc, #8]	; (8002a30 <DMA1_Channel6_IRQHandler+0x10>)
 8002a26:	f000 fda1 	bl	800356c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000904 	.word	0x20000904

08002a34 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	rot_Reset();
 8002a38:	f7ff faec 	bl	8002014 <rot_Reset>
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a3c:	4802      	ldr	r0, [pc, #8]	; (8002a48 <TIM1_UP_IRQHandler+0x14>)
 8002a3e:	f002 fdab 	bl	8005598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000ab0 	.word	0x20000ab0

08002a4c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	if (htim1.Instance->CCR2 != RESET)
 8002a50:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <TIM1_CC_IRQHandler+0x1c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <TIM1_CC_IRQHandler+0x12>
		rot_Calc();
 8002a5a:	f7ff fae5 	bl	8002028 <rot_Calc>
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a5e:	4802      	ldr	r0, [pc, #8]	; (8002a68 <TIM1_CC_IRQHandler+0x1c>)
 8002a60:	f002 fd9a 	bl	8005598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002a64:	bf00      	nop
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000ab0 	.word	0x20000ab0

08002a6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a70:	4802      	ldr	r0, [pc, #8]	; (8002a7c <TIM2_IRQHandler+0x10>)
 8002a72:	f002 fd91 	bl	8005598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000b54 	.word	0x20000b54

08002a80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a84:	4802      	ldr	r0, [pc, #8]	; (8002a90 <TIM3_IRQHandler+0x10>)
 8002a86:	f002 fd87 	bl	8005598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	200009f4 	.word	0x200009f4

08002a94 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002a98:	4802      	ldr	r0, [pc, #8]	; (8002aa4 <TIM4_IRQHandler+0x10>)
 8002a9a:	f002 fd7d 	bl	8005598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000948 	.word	0x20000948

08002aa8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002aac:	4802      	ldr	r0, [pc, #8]	; (8002ab8 <SPI1_IRQHandler+0x10>)
 8002aae:	f002 f9bd 	bl	8004e2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000afc 	.word	0x20000afc

08002abc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ac0:	4802      	ldr	r0, [pc, #8]	; (8002acc <USART2_IRQHandler+0x10>)
 8002ac2:	f003 fb0f 	bl	80060e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000b9c 	.word	0x20000b9c

08002ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ad8:	4a14      	ldr	r2, [pc, #80]	; (8002b2c <_sbrk+0x5c>)
 8002ada:	4b15      	ldr	r3, [pc, #84]	; (8002b30 <_sbrk+0x60>)
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ae4:	4b13      	ldr	r3, [pc, #76]	; (8002b34 <_sbrk+0x64>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d102      	bne.n	8002af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aec:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <_sbrk+0x64>)
 8002aee:	4a12      	ldr	r2, [pc, #72]	; (8002b38 <_sbrk+0x68>)
 8002af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002af2:	4b10      	ldr	r3, [pc, #64]	; (8002b34 <_sbrk+0x64>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4413      	add	r3, r2
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d207      	bcs.n	8002b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b00:	f007 f952 	bl	8009da8 <__errno>
 8002b04:	4603      	mov	r3, r0
 8002b06:	220c      	movs	r2, #12
 8002b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0e:	e009      	b.n	8002b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <_sbrk+0x64>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <_sbrk+0x64>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	4a05      	ldr	r2, [pc, #20]	; (8002b34 <_sbrk+0x64>)
 8002b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b22:	68fb      	ldr	r3, [r7, #12]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20005000 	.word	0x20005000
 8002b30:	00000400 	.word	0x00000400
 8002b34:	200000a8 	.word	0x200000a8
 8002b38:	20001060 	.word	0x20001060

08002b3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b48:	480c      	ldr	r0, [pc, #48]	; (8002b7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b4a:	490d      	ldr	r1, [pc, #52]	; (8002b80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b4c:	4a0d      	ldr	r2, [pc, #52]	; (8002b84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b50:	e002      	b.n	8002b58 <LoopCopyDataInit>

08002b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b56:	3304      	adds	r3, #4

08002b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b5c:	d3f9      	bcc.n	8002b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5e:	4a0a      	ldr	r2, [pc, #40]	; (8002b88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b60:	4c0a      	ldr	r4, [pc, #40]	; (8002b8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b64:	e001      	b.n	8002b6a <LoopFillZerobss>

08002b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b68:	3204      	adds	r2, #4

08002b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b6c:	d3fb      	bcc.n	8002b66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b6e:	f7ff ffe5 	bl	8002b3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b72:	f007 f91f 	bl	8009db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b76:	f7fe fe9f 	bl	80018b8 <main>
  bx lr
 8002b7a:	4770      	bx	lr
  ldr r0, =_sdata
 8002b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b80:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002b84:	0800acf0 	.word	0x0800acf0
  ldr r2, =_sbss
 8002b88:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8002b8c:	2000105c 	.word	0x2000105c

08002b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b90:	e7fe      	b.n	8002b90 <ADC1_2_IRQHandler>
	...

08002b94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b98:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <HAL_Init+0x28>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a07      	ldr	r2, [pc, #28]	; (8002bbc <HAL_Init+0x28>)
 8002b9e:	f043 0310 	orr.w	r3, r3, #16
 8002ba2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba4:	2003      	movs	r0, #3
 8002ba6:	f000 fb35 	bl	8003214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002baa:	2000      	movs	r0, #0
 8002bac:	f000 f808 	bl	8002bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bb0:	f7ff fc42 	bl	8002438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40022000 	.word	0x40022000

08002bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc8:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_InitTick+0x54>)
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <HAL_InitTick+0x58>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fb4d 	bl	800327e <HAL_SYSTICK_Config>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e00e      	b.n	8002c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b0f      	cmp	r3, #15
 8002bf2:	d80a      	bhi.n	8002c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	6879      	ldr	r1, [r7, #4]
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfc:	f000 fb15 	bl	800322a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c00:	4a06      	ldr	r2, [pc, #24]	; (8002c1c <HAL_InitTick+0x5c>)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
 8002c08:	e000      	b.n	8002c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000004 	.word	0x20000004
 8002c18:	2000000c 	.word	0x2000000c
 8002c1c:	20000008 	.word	0x20000008

08002c20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c24:	4b05      	ldr	r3, [pc, #20]	; (8002c3c <HAL_IncTick+0x1c>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b05      	ldr	r3, [pc, #20]	; (8002c40 <HAL_IncTick+0x20>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4413      	add	r3, r2
 8002c30:	4a03      	ldr	r2, [pc, #12]	; (8002c40 <HAL_IncTick+0x20>)
 8002c32:	6013      	str	r3, [r2, #0]
}
 8002c34:	bf00      	nop
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	2000000c 	.word	0x2000000c
 8002c40:	20000be4 	.word	0x20000be4

08002c44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return uwTick;
 8002c48:	4b02      	ldr	r3, [pc, #8]	; (8002c54 <HAL_GetTick+0x10>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	20000be4 	.word	0x20000be4

08002c58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c60:	2300      	movs	r3, #0
 8002c62:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e0be      	b.n	8002df8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d109      	bne.n	8002c9c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff fc00 	bl	800249c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f9ab 	bl	8002ff8 <ADC_ConversionStop_Disable>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f040 8099 	bne.w	8002de6 <HAL_ADC_Init+0x18e>
 8002cb4:	7dfb      	ldrb	r3, [r7, #23]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f040 8095 	bne.w	8002de6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cc4:	f023 0302 	bic.w	r3, r3, #2
 8002cc8:	f043 0202 	orr.w	r2, r3, #2
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cd8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	7b1b      	ldrb	r3, [r3, #12]
 8002cde:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ce0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cf0:	d003      	beq.n	8002cfa <HAL_ADC_Init+0xa2>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d102      	bne.n	8002d00 <HAL_ADC_Init+0xa8>
 8002cfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cfe:	e000      	b.n	8002d02 <HAL_ADC_Init+0xaa>
 8002d00:	2300      	movs	r3, #0
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	7d1b      	ldrb	r3, [r3, #20]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d119      	bne.n	8002d44 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	7b1b      	ldrb	r3, [r3, #12]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d109      	bne.n	8002d2c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	035a      	lsls	r2, r3, #13
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	e00b      	b.n	8002d44 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d30:	f043 0220 	orr.w	r2, r3, #32
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d3c:	f043 0201 	orr.w	r2, r3, #1
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	4b28      	ldr	r3, [pc, #160]	; (8002e00 <HAL_ADC_Init+0x1a8>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6812      	ldr	r2, [r2, #0]
 8002d66:	68b9      	ldr	r1, [r7, #8]
 8002d68:	430b      	orrs	r3, r1
 8002d6a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d74:	d003      	beq.n	8002d7e <HAL_ADC_Init+0x126>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d104      	bne.n	8002d88 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	051b      	lsls	r3, r3, #20
 8002d86:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689a      	ldr	r2, [r3, #8]
 8002da2:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <HAL_ADC_Init+0x1ac>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d10b      	bne.n	8002dc4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db6:	f023 0303 	bic.w	r3, r3, #3
 8002dba:	f043 0201 	orr.w	r2, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002dc2:	e018      	b.n	8002df6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc8:	f023 0312 	bic.w	r3, r3, #18
 8002dcc:	f043 0210 	orr.w	r2, r3, #16
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd8:	f043 0201 	orr.w	r2, r3, #1
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002de4:	e007      	b.n	8002df6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dea:	f043 0210 	orr.w	r2, r3, #16
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	ffe1f7fd 	.word	0xffe1f7fd
 8002e04:	ff1f0efe 	.word	0xff1f0efe

08002e08 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x20>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e0dc      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x1da>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b06      	cmp	r3, #6
 8002e36:	d81c      	bhi.n	8002e72 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	4413      	add	r3, r2
 8002e48:	3b05      	subs	r3, #5
 8002e4a:	221f      	movs	r2, #31
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	4019      	ands	r1, r3
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	6818      	ldr	r0, [r3, #0]
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	3b05      	subs	r3, #5
 8002e64:	fa00 f203 	lsl.w	r2, r0, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	635a      	str	r2, [r3, #52]	; 0x34
 8002e70:	e03c      	b.n	8002eec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b0c      	cmp	r3, #12
 8002e78:	d81c      	bhi.n	8002eb4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	4613      	mov	r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	3b23      	subs	r3, #35	; 0x23
 8002e8c:	221f      	movs	r2, #31
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43db      	mvns	r3, r3
 8002e94:	4019      	ands	r1, r3
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3b23      	subs	r3, #35	; 0x23
 8002ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	631a      	str	r2, [r3, #48]	; 0x30
 8002eb2:	e01b      	b.n	8002eec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3b41      	subs	r3, #65	; 0x41
 8002ec6:	221f      	movs	r2, #31
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	4019      	ands	r1, r3
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	6818      	ldr	r0, [r3, #0]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4413      	add	r3, r2
 8002ede:	3b41      	subs	r3, #65	; 0x41
 8002ee0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b09      	cmp	r3, #9
 8002ef2:	d91c      	bls.n	8002f2e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68d9      	ldr	r1, [r3, #12]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	4613      	mov	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4413      	add	r3, r2
 8002f04:	3b1e      	subs	r3, #30
 8002f06:	2207      	movs	r2, #7
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	4019      	ands	r1, r3
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	6898      	ldr	r0, [r3, #8]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3b1e      	subs	r3, #30
 8002f20:	fa00 f203 	lsl.w	r2, r0, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	60da      	str	r2, [r3, #12]
 8002f2c:	e019      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	6919      	ldr	r1, [r3, #16]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	4413      	add	r3, r2
 8002f3e:	2207      	movs	r2, #7
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	4019      	ands	r1, r3
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	6898      	ldr	r0, [r3, #8]
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4613      	mov	r3, r2
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	4413      	add	r3, r2
 8002f56:	fa00 f203 	lsl.w	r2, r0, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2b10      	cmp	r3, #16
 8002f68:	d003      	beq.n	8002f72 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f6e:	2b11      	cmp	r3, #17
 8002f70:	d132      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a1d      	ldr	r2, [pc, #116]	; (8002fec <HAL_ADC_ConfigChannel+0x1e4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d125      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d126      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002f98:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b10      	cmp	r3, #16
 8002fa0:	d11a      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fa2:	4b13      	ldr	r3, [pc, #76]	; (8002ff0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a13      	ldr	r2, [pc, #76]	; (8002ff4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	0c9a      	lsrs	r2, r3, #18
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002fb8:	e002      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f9      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x1b2>
 8002fc6:	e007      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	f043 0220 	orr.w	r2, r3, #32
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr
 8002fec:	40012400 	.word	0x40012400
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	431bde83 	.word	0x431bde83

08002ff8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b01      	cmp	r3, #1
 8003010:	d12e      	bne.n	8003070 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0201 	bic.w	r2, r2, #1
 8003020:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003022:	f7ff fe0f 	bl	8002c44 <HAL_GetTick>
 8003026:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003028:	e01b      	b.n	8003062 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800302a:	f7ff fe0b 	bl	8002c44 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d914      	bls.n	8003062 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b01      	cmp	r3, #1
 8003044:	d10d      	bne.n	8003062 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304a:	f043 0210 	orr.w	r2, r3, #16
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e007      	b.n	8003072 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b01      	cmp	r3, #1
 800306e:	d0dc      	beq.n	800302a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003098:	4013      	ands	r3, r2
 800309a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ae:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	60d3      	str	r3, [r2, #12]
}
 80030b4:	bf00      	nop
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bc80      	pop	{r7}
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c8:	4b04      	ldr	r3, [pc, #16]	; (80030dc <__NVIC_GetPriorityGrouping+0x18>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	f003 0307 	and.w	r3, r3, #7
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	db0b      	blt.n	800310a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030f2:	79fb      	ldrb	r3, [r7, #7]
 80030f4:	f003 021f 	and.w	r2, r3, #31
 80030f8:	4906      	ldr	r1, [pc, #24]	; (8003114 <__NVIC_EnableIRQ+0x34>)
 80030fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	2001      	movs	r0, #1
 8003102:	fa00 f202 	lsl.w	r2, r0, r2
 8003106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr
 8003114:	e000e100 	.word	0xe000e100

08003118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	6039      	str	r1, [r7, #0]
 8003122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003128:	2b00      	cmp	r3, #0
 800312a:	db0a      	blt.n	8003142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	b2da      	uxtb	r2, r3
 8003130:	490c      	ldr	r1, [pc, #48]	; (8003164 <__NVIC_SetPriority+0x4c>)
 8003132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003136:	0112      	lsls	r2, r2, #4
 8003138:	b2d2      	uxtb	r2, r2
 800313a:	440b      	add	r3, r1
 800313c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003140:	e00a      	b.n	8003158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	b2da      	uxtb	r2, r3
 8003146:	4908      	ldr	r1, [pc, #32]	; (8003168 <__NVIC_SetPriority+0x50>)
 8003148:	79fb      	ldrb	r3, [r7, #7]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	3b04      	subs	r3, #4
 8003150:	0112      	lsls	r2, r2, #4
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	440b      	add	r3, r1
 8003156:	761a      	strb	r2, [r3, #24]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	e000e100 	.word	0xe000e100
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800316c:	b480      	push	{r7}
 800316e:	b089      	sub	sp, #36	; 0x24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f1c3 0307 	rsb	r3, r3, #7
 8003186:	2b04      	cmp	r3, #4
 8003188:	bf28      	it	cs
 800318a:	2304      	movcs	r3, #4
 800318c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3304      	adds	r3, #4
 8003192:	2b06      	cmp	r3, #6
 8003194:	d902      	bls.n	800319c <NVIC_EncodePriority+0x30>
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	3b03      	subs	r3, #3
 800319a:	e000      	b.n	800319e <NVIC_EncodePriority+0x32>
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a0:	f04f 32ff 	mov.w	r2, #4294967295
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43da      	mvns	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	401a      	ands	r2, r3
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b4:	f04f 31ff 	mov.w	r1, #4294967295
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	43d9      	mvns	r1, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c4:	4313      	orrs	r3, r2
         );
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3724      	adds	r7, #36	; 0x24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031e0:	d301      	bcc.n	80031e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031e2:	2301      	movs	r3, #1
 80031e4:	e00f      	b.n	8003206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031e6:	4a0a      	ldr	r2, [pc, #40]	; (8003210 <SysTick_Config+0x40>)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ee:	210f      	movs	r1, #15
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	f7ff ff90 	bl	8003118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031f8:	4b05      	ldr	r3, [pc, #20]	; (8003210 <SysTick_Config+0x40>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031fe:	4b04      	ldr	r3, [pc, #16]	; (8003210 <SysTick_Config+0x40>)
 8003200:	2207      	movs	r2, #7
 8003202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	e000e010 	.word	0xe000e010

08003214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff ff2d 	bl	800307c <__NVIC_SetPriorityGrouping>
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800322a:	b580      	push	{r7, lr}
 800322c:	b086      	sub	sp, #24
 800322e:	af00      	add	r7, sp, #0
 8003230:	4603      	mov	r3, r0
 8003232:	60b9      	str	r1, [r7, #8]
 8003234:	607a      	str	r2, [r7, #4]
 8003236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800323c:	f7ff ff42 	bl	80030c4 <__NVIC_GetPriorityGrouping>
 8003240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	68b9      	ldr	r1, [r7, #8]
 8003246:	6978      	ldr	r0, [r7, #20]
 8003248:	f7ff ff90 	bl	800316c <NVIC_EncodePriority>
 800324c:	4602      	mov	r2, r0
 800324e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003252:	4611      	mov	r1, r2
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ff5f 	bl	8003118 <__NVIC_SetPriority>
}
 800325a:	bf00      	nop
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b082      	sub	sp, #8
 8003266:	af00      	add	r7, sp, #0
 8003268:	4603      	mov	r3, r0
 800326a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800326c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff35 	bl	80030e0 <__NVIC_EnableIRQ>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff ffa2 	bl	80031d0 <SysTick_Config>
 800328c:	4603      	mov	r3, r0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
	...

08003298 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e043      	b.n	8003336 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	461a      	mov	r2, r3
 80032b4:	4b22      	ldr	r3, [pc, #136]	; (8003340 <HAL_DMA_Init+0xa8>)
 80032b6:	4413      	add	r3, r2
 80032b8:	4a22      	ldr	r2, [pc, #136]	; (8003344 <HAL_DMA_Init+0xac>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	009a      	lsls	r2, r3, #2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a1f      	ldr	r2, [pc, #124]	; (8003348 <HAL_DMA_Init+0xb0>)
 80032ca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80032e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80032e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80032f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003308:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	4313      	orrs	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3714      	adds	r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr
 8003340:	bffdfff8 	.word	0xbffdfff8
 8003344:	cccccccd 	.word	0xcccccccd
 8003348:	40020000 	.word	0x40020000

0800334c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
 8003358:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d101      	bne.n	800336c <HAL_DMA_Start_IT+0x20>
 8003368:	2302      	movs	r3, #2
 800336a:	e04a      	b.n	8003402 <HAL_DMA_Start_IT+0xb6>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800337a:	2b01      	cmp	r3, #1
 800337c:	d13a      	bne.n	80033f4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2202      	movs	r2, #2
 8003382:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0201 	bic.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	68b9      	ldr	r1, [r7, #8]
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f9e8 	bl	8003778 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d008      	beq.n	80033c2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 020e 	orr.w	r2, r2, #14
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	e00f      	b.n	80033e2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0204 	bic.w	r2, r2, #4
 80033d0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 020a 	orr.w	r2, r2, #10
 80033e0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f042 0201 	orr.w	r2, r2, #1
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	e005      	b.n	8003400 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
 80033fe:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003400:	7dfb      	ldrb	r3, [r7, #23]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800340a:	b480      	push	{r7}
 800340c:	b085      	sub	sp, #20
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003412:	2300      	movs	r3, #0
 8003414:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800341c:	2b02      	cmp	r3, #2
 800341e:	d008      	beq.n	8003432 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2204      	movs	r2, #4
 8003424:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e020      	b.n	8003474 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 020e 	bic.w	r2, r2, #14
 8003440:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 0201 	bic.w	r2, r2, #1
 8003450:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345a:	2101      	movs	r1, #1
 800345c:	fa01 f202 	lsl.w	r2, r1, r2
 8003460:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003472:	7bfb      	ldrb	r3, [r7, #15]
}
 8003474:	4618      	mov	r0, r3
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr
	...

08003480 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003488:	2300      	movs	r3, #0
 800348a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003492:	2b02      	cmp	r3, #2
 8003494:	d005      	beq.n	80034a2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2204      	movs	r2, #4
 800349a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	73fb      	strb	r3, [r7, #15]
 80034a0:	e051      	b.n	8003546 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 020e 	bic.w	r2, r2, #14
 80034b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a22      	ldr	r2, [pc, #136]	; (8003550 <HAL_DMA_Abort_IT+0xd0>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d029      	beq.n	8003520 <HAL_DMA_Abort_IT+0xa0>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a20      	ldr	r2, [pc, #128]	; (8003554 <HAL_DMA_Abort_IT+0xd4>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d022      	beq.n	800351c <HAL_DMA_Abort_IT+0x9c>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1f      	ldr	r2, [pc, #124]	; (8003558 <HAL_DMA_Abort_IT+0xd8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d01a      	beq.n	8003516 <HAL_DMA_Abort_IT+0x96>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a1d      	ldr	r2, [pc, #116]	; (800355c <HAL_DMA_Abort_IT+0xdc>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d012      	beq.n	8003510 <HAL_DMA_Abort_IT+0x90>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a1c      	ldr	r2, [pc, #112]	; (8003560 <HAL_DMA_Abort_IT+0xe0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00a      	beq.n	800350a <HAL_DMA_Abort_IT+0x8a>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a1a      	ldr	r2, [pc, #104]	; (8003564 <HAL_DMA_Abort_IT+0xe4>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d102      	bne.n	8003504 <HAL_DMA_Abort_IT+0x84>
 80034fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003502:	e00e      	b.n	8003522 <HAL_DMA_Abort_IT+0xa2>
 8003504:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003508:	e00b      	b.n	8003522 <HAL_DMA_Abort_IT+0xa2>
 800350a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800350e:	e008      	b.n	8003522 <HAL_DMA_Abort_IT+0xa2>
 8003510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003514:	e005      	b.n	8003522 <HAL_DMA_Abort_IT+0xa2>
 8003516:	f44f 7380 	mov.w	r3, #256	; 0x100
 800351a:	e002      	b.n	8003522 <HAL_DMA_Abort_IT+0xa2>
 800351c:	2310      	movs	r3, #16
 800351e:	e000      	b.n	8003522 <HAL_DMA_Abort_IT+0xa2>
 8003520:	2301      	movs	r3, #1
 8003522:	4a11      	ldr	r2, [pc, #68]	; (8003568 <HAL_DMA_Abort_IT+0xe8>)
 8003524:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	4798      	blx	r3
    } 
  }
  return status;
 8003546:	7bfb      	ldrb	r3, [r7, #15]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40020008 	.word	0x40020008
 8003554:	4002001c 	.word	0x4002001c
 8003558:	40020030 	.word	0x40020030
 800355c:	40020044 	.word	0x40020044
 8003560:	40020058 	.word	0x40020058
 8003564:	4002006c 	.word	0x4002006c
 8003568:	40020000 	.word	0x40020000

0800356c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	2204      	movs	r2, #4
 800358a:	409a      	lsls	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4013      	ands	r3, r2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d04f      	beq.n	8003634 <HAL_DMA_IRQHandler+0xc8>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	d04a      	beq.n	8003634 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0320 	and.w	r3, r3, #32
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d107      	bne.n	80035bc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 0204 	bic.w	r2, r2, #4
 80035ba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a66      	ldr	r2, [pc, #408]	; (800375c <HAL_DMA_IRQHandler+0x1f0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d029      	beq.n	800361a <HAL_DMA_IRQHandler+0xae>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a65      	ldr	r2, [pc, #404]	; (8003760 <HAL_DMA_IRQHandler+0x1f4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d022      	beq.n	8003616 <HAL_DMA_IRQHandler+0xaa>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a63      	ldr	r2, [pc, #396]	; (8003764 <HAL_DMA_IRQHandler+0x1f8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d01a      	beq.n	8003610 <HAL_DMA_IRQHandler+0xa4>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a62      	ldr	r2, [pc, #392]	; (8003768 <HAL_DMA_IRQHandler+0x1fc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d012      	beq.n	800360a <HAL_DMA_IRQHandler+0x9e>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a60      	ldr	r2, [pc, #384]	; (800376c <HAL_DMA_IRQHandler+0x200>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d00a      	beq.n	8003604 <HAL_DMA_IRQHandler+0x98>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a5f      	ldr	r2, [pc, #380]	; (8003770 <HAL_DMA_IRQHandler+0x204>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d102      	bne.n	80035fe <HAL_DMA_IRQHandler+0x92>
 80035f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80035fc:	e00e      	b.n	800361c <HAL_DMA_IRQHandler+0xb0>
 80035fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003602:	e00b      	b.n	800361c <HAL_DMA_IRQHandler+0xb0>
 8003604:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003608:	e008      	b.n	800361c <HAL_DMA_IRQHandler+0xb0>
 800360a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800360e:	e005      	b.n	800361c <HAL_DMA_IRQHandler+0xb0>
 8003610:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003614:	e002      	b.n	800361c <HAL_DMA_IRQHandler+0xb0>
 8003616:	2340      	movs	r3, #64	; 0x40
 8003618:	e000      	b.n	800361c <HAL_DMA_IRQHandler+0xb0>
 800361a:	2304      	movs	r3, #4
 800361c:	4a55      	ldr	r2, [pc, #340]	; (8003774 <HAL_DMA_IRQHandler+0x208>)
 800361e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 8094 	beq.w	8003752 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003632:	e08e      	b.n	8003752 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003638:	2202      	movs	r2, #2
 800363a:	409a      	lsls	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4013      	ands	r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d056      	beq.n	80036f2 <HAL_DMA_IRQHandler+0x186>
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d051      	beq.n	80036f2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0320 	and.w	r3, r3, #32
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 020a 	bic.w	r2, r2, #10
 800366a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a38      	ldr	r2, [pc, #224]	; (800375c <HAL_DMA_IRQHandler+0x1f0>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d029      	beq.n	80036d2 <HAL_DMA_IRQHandler+0x166>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a37      	ldr	r2, [pc, #220]	; (8003760 <HAL_DMA_IRQHandler+0x1f4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d022      	beq.n	80036ce <HAL_DMA_IRQHandler+0x162>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a35      	ldr	r2, [pc, #212]	; (8003764 <HAL_DMA_IRQHandler+0x1f8>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d01a      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x15c>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a34      	ldr	r2, [pc, #208]	; (8003768 <HAL_DMA_IRQHandler+0x1fc>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d012      	beq.n	80036c2 <HAL_DMA_IRQHandler+0x156>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a32      	ldr	r2, [pc, #200]	; (800376c <HAL_DMA_IRQHandler+0x200>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d00a      	beq.n	80036bc <HAL_DMA_IRQHandler+0x150>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a31      	ldr	r2, [pc, #196]	; (8003770 <HAL_DMA_IRQHandler+0x204>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d102      	bne.n	80036b6 <HAL_DMA_IRQHandler+0x14a>
 80036b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036b4:	e00e      	b.n	80036d4 <HAL_DMA_IRQHandler+0x168>
 80036b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036ba:	e00b      	b.n	80036d4 <HAL_DMA_IRQHandler+0x168>
 80036bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036c0:	e008      	b.n	80036d4 <HAL_DMA_IRQHandler+0x168>
 80036c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036c6:	e005      	b.n	80036d4 <HAL_DMA_IRQHandler+0x168>
 80036c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036cc:	e002      	b.n	80036d4 <HAL_DMA_IRQHandler+0x168>
 80036ce:	2320      	movs	r3, #32
 80036d0:	e000      	b.n	80036d4 <HAL_DMA_IRQHandler+0x168>
 80036d2:	2302      	movs	r3, #2
 80036d4:	4a27      	ldr	r2, [pc, #156]	; (8003774 <HAL_DMA_IRQHandler+0x208>)
 80036d6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d034      	beq.n	8003752 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80036f0:	e02f      	b.n	8003752 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f6:	2208      	movs	r2, #8
 80036f8:	409a      	lsls	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	4013      	ands	r3, r2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d028      	beq.n	8003754 <HAL_DMA_IRQHandler+0x1e8>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f003 0308 	and.w	r3, r3, #8
 8003708:	2b00      	cmp	r3, #0
 800370a:	d023      	beq.n	8003754 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 020e 	bic.w	r2, r2, #14
 800371a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003724:	2101      	movs	r1, #1
 8003726:	fa01 f202 	lsl.w	r2, r1, r2
 800372a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003746:	2b00      	cmp	r3, #0
 8003748:	d004      	beq.n	8003754 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	4798      	blx	r3
    }
  }
  return;
 8003752:	bf00      	nop
 8003754:	bf00      	nop
}
 8003756:	3710      	adds	r7, #16
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40020008 	.word	0x40020008
 8003760:	4002001c 	.word	0x4002001c
 8003764:	40020030 	.word	0x40020030
 8003768:	40020044 	.word	0x40020044
 800376c:	40020058 	.word	0x40020058
 8003770:	4002006c 	.word	0x4002006c
 8003774:	40020000 	.word	0x40020000

08003778 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800378e:	2101      	movs	r1, #1
 8003790:	fa01 f202 	lsl.w	r2, r1, r2
 8003794:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b10      	cmp	r3, #16
 80037a4:	d108      	bne.n	80037b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037b6:	e007      	b.n	80037c8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	60da      	str	r2, [r3, #12]
}
 80037c8:	bf00      	nop
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
	...

080037d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b08b      	sub	sp, #44	; 0x2c
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037de:	2300      	movs	r3, #0
 80037e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80037e2:	2300      	movs	r3, #0
 80037e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037e6:	e169      	b.n	8003abc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80037e8:	2201      	movs	r2, #1
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	69fa      	ldr	r2, [r7, #28]
 80037f8:	4013      	ands	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	429a      	cmp	r2, r3
 8003802:	f040 8158 	bne.w	8003ab6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	4a9a      	ldr	r2, [pc, #616]	; (8003a74 <HAL_GPIO_Init+0x2a0>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d05e      	beq.n	80038ce <HAL_GPIO_Init+0xfa>
 8003810:	4a98      	ldr	r2, [pc, #608]	; (8003a74 <HAL_GPIO_Init+0x2a0>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d875      	bhi.n	8003902 <HAL_GPIO_Init+0x12e>
 8003816:	4a98      	ldr	r2, [pc, #608]	; (8003a78 <HAL_GPIO_Init+0x2a4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d058      	beq.n	80038ce <HAL_GPIO_Init+0xfa>
 800381c:	4a96      	ldr	r2, [pc, #600]	; (8003a78 <HAL_GPIO_Init+0x2a4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d86f      	bhi.n	8003902 <HAL_GPIO_Init+0x12e>
 8003822:	4a96      	ldr	r2, [pc, #600]	; (8003a7c <HAL_GPIO_Init+0x2a8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d052      	beq.n	80038ce <HAL_GPIO_Init+0xfa>
 8003828:	4a94      	ldr	r2, [pc, #592]	; (8003a7c <HAL_GPIO_Init+0x2a8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d869      	bhi.n	8003902 <HAL_GPIO_Init+0x12e>
 800382e:	4a94      	ldr	r2, [pc, #592]	; (8003a80 <HAL_GPIO_Init+0x2ac>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d04c      	beq.n	80038ce <HAL_GPIO_Init+0xfa>
 8003834:	4a92      	ldr	r2, [pc, #584]	; (8003a80 <HAL_GPIO_Init+0x2ac>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d863      	bhi.n	8003902 <HAL_GPIO_Init+0x12e>
 800383a:	4a92      	ldr	r2, [pc, #584]	; (8003a84 <HAL_GPIO_Init+0x2b0>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d046      	beq.n	80038ce <HAL_GPIO_Init+0xfa>
 8003840:	4a90      	ldr	r2, [pc, #576]	; (8003a84 <HAL_GPIO_Init+0x2b0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d85d      	bhi.n	8003902 <HAL_GPIO_Init+0x12e>
 8003846:	2b12      	cmp	r3, #18
 8003848:	d82a      	bhi.n	80038a0 <HAL_GPIO_Init+0xcc>
 800384a:	2b12      	cmp	r3, #18
 800384c:	d859      	bhi.n	8003902 <HAL_GPIO_Init+0x12e>
 800384e:	a201      	add	r2, pc, #4	; (adr r2, 8003854 <HAL_GPIO_Init+0x80>)
 8003850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003854:	080038cf 	.word	0x080038cf
 8003858:	080038a9 	.word	0x080038a9
 800385c:	080038bb 	.word	0x080038bb
 8003860:	080038fd 	.word	0x080038fd
 8003864:	08003903 	.word	0x08003903
 8003868:	08003903 	.word	0x08003903
 800386c:	08003903 	.word	0x08003903
 8003870:	08003903 	.word	0x08003903
 8003874:	08003903 	.word	0x08003903
 8003878:	08003903 	.word	0x08003903
 800387c:	08003903 	.word	0x08003903
 8003880:	08003903 	.word	0x08003903
 8003884:	08003903 	.word	0x08003903
 8003888:	08003903 	.word	0x08003903
 800388c:	08003903 	.word	0x08003903
 8003890:	08003903 	.word	0x08003903
 8003894:	08003903 	.word	0x08003903
 8003898:	080038b1 	.word	0x080038b1
 800389c:	080038c5 	.word	0x080038c5
 80038a0:	4a79      	ldr	r2, [pc, #484]	; (8003a88 <HAL_GPIO_Init+0x2b4>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d013      	beq.n	80038ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038a6:	e02c      	b.n	8003902 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	623b      	str	r3, [r7, #32]
          break;
 80038ae:	e029      	b.n	8003904 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	3304      	adds	r3, #4
 80038b6:	623b      	str	r3, [r7, #32]
          break;
 80038b8:	e024      	b.n	8003904 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	3308      	adds	r3, #8
 80038c0:	623b      	str	r3, [r7, #32]
          break;
 80038c2:	e01f      	b.n	8003904 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	330c      	adds	r3, #12
 80038ca:	623b      	str	r3, [r7, #32]
          break;
 80038cc:	e01a      	b.n	8003904 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d102      	bne.n	80038dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80038d6:	2304      	movs	r3, #4
 80038d8:	623b      	str	r3, [r7, #32]
          break;
 80038da:	e013      	b.n	8003904 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d105      	bne.n	80038f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038e4:	2308      	movs	r3, #8
 80038e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	611a      	str	r2, [r3, #16]
          break;
 80038ee:	e009      	b.n	8003904 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038f0:	2308      	movs	r3, #8
 80038f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	69fa      	ldr	r2, [r7, #28]
 80038f8:	615a      	str	r2, [r3, #20]
          break;
 80038fa:	e003      	b.n	8003904 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80038fc:	2300      	movs	r3, #0
 80038fe:	623b      	str	r3, [r7, #32]
          break;
 8003900:	e000      	b.n	8003904 <HAL_GPIO_Init+0x130>
          break;
 8003902:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	2bff      	cmp	r3, #255	; 0xff
 8003908:	d801      	bhi.n	800390e <HAL_GPIO_Init+0x13a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	e001      	b.n	8003912 <HAL_GPIO_Init+0x13e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	3304      	adds	r3, #4
 8003912:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	2bff      	cmp	r3, #255	; 0xff
 8003918:	d802      	bhi.n	8003920 <HAL_GPIO_Init+0x14c>
 800391a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	e002      	b.n	8003926 <HAL_GPIO_Init+0x152>
 8003920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003922:	3b08      	subs	r3, #8
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	210f      	movs	r1, #15
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	fa01 f303 	lsl.w	r3, r1, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	401a      	ands	r2, r3
 8003938:	6a39      	ldr	r1, [r7, #32]
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	fa01 f303 	lsl.w	r3, r1, r3
 8003940:	431a      	orrs	r2, r3
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	f000 80b1 	beq.w	8003ab6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003954:	4b4d      	ldr	r3, [pc, #308]	; (8003a8c <HAL_GPIO_Init+0x2b8>)
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	4a4c      	ldr	r2, [pc, #304]	; (8003a8c <HAL_GPIO_Init+0x2b8>)
 800395a:	f043 0301 	orr.w	r3, r3, #1
 800395e:	6193      	str	r3, [r2, #24]
 8003960:	4b4a      	ldr	r3, [pc, #296]	; (8003a8c <HAL_GPIO_Init+0x2b8>)
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800396c:	4a48      	ldr	r2, [pc, #288]	; (8003a90 <HAL_GPIO_Init+0x2bc>)
 800396e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003970:	089b      	lsrs	r3, r3, #2
 8003972:	3302      	adds	r3, #2
 8003974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003978:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800397a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	220f      	movs	r2, #15
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	43db      	mvns	r3, r3
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4013      	ands	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a40      	ldr	r2, [pc, #256]	; (8003a94 <HAL_GPIO_Init+0x2c0>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d013      	beq.n	80039c0 <HAL_GPIO_Init+0x1ec>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a3f      	ldr	r2, [pc, #252]	; (8003a98 <HAL_GPIO_Init+0x2c4>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d00d      	beq.n	80039bc <HAL_GPIO_Init+0x1e8>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a3e      	ldr	r2, [pc, #248]	; (8003a9c <HAL_GPIO_Init+0x2c8>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d007      	beq.n	80039b8 <HAL_GPIO_Init+0x1e4>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a3d      	ldr	r2, [pc, #244]	; (8003aa0 <HAL_GPIO_Init+0x2cc>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d101      	bne.n	80039b4 <HAL_GPIO_Init+0x1e0>
 80039b0:	2303      	movs	r3, #3
 80039b2:	e006      	b.n	80039c2 <HAL_GPIO_Init+0x1ee>
 80039b4:	2304      	movs	r3, #4
 80039b6:	e004      	b.n	80039c2 <HAL_GPIO_Init+0x1ee>
 80039b8:	2302      	movs	r3, #2
 80039ba:	e002      	b.n	80039c2 <HAL_GPIO_Init+0x1ee>
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <HAL_GPIO_Init+0x1ee>
 80039c0:	2300      	movs	r3, #0
 80039c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039c4:	f002 0203 	and.w	r2, r2, #3
 80039c8:	0092      	lsls	r2, r2, #2
 80039ca:	4093      	lsls	r3, r2
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80039d2:	492f      	ldr	r1, [pc, #188]	; (8003a90 <HAL_GPIO_Init+0x2bc>)
 80039d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d6:	089b      	lsrs	r3, r3, #2
 80039d8:	3302      	adds	r3, #2
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d006      	beq.n	80039fa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80039ec:	4b2d      	ldr	r3, [pc, #180]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	492c      	ldr	r1, [pc, #176]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	600b      	str	r3, [r1, #0]
 80039f8:	e006      	b.n	8003a08 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80039fa:	4b2a      	ldr	r3, [pc, #168]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	43db      	mvns	r3, r3
 8003a02:	4928      	ldr	r1, [pc, #160]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d006      	beq.n	8003a22 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a14:	4b23      	ldr	r3, [pc, #140]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	4922      	ldr	r1, [pc, #136]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	604b      	str	r3, [r1, #4]
 8003a20:	e006      	b.n	8003a30 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a22:	4b20      	ldr	r3, [pc, #128]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	491e      	ldr	r1, [pc, #120]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d006      	beq.n	8003a4a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a3c:	4b19      	ldr	r3, [pc, #100]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	4918      	ldr	r1, [pc, #96]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	608b      	str	r3, [r1, #8]
 8003a48:	e006      	b.n	8003a58 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003a4a:	4b16      	ldr	r3, [pc, #88]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	43db      	mvns	r3, r3
 8003a52:	4914      	ldr	r1, [pc, #80]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d021      	beq.n	8003aa8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003a64:	4b0f      	ldr	r3, [pc, #60]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a66:	68da      	ldr	r2, [r3, #12]
 8003a68:	490e      	ldr	r1, [pc, #56]	; (8003aa4 <HAL_GPIO_Init+0x2d0>)
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60cb      	str	r3, [r1, #12]
 8003a70:	e021      	b.n	8003ab6 <HAL_GPIO_Init+0x2e2>
 8003a72:	bf00      	nop
 8003a74:	10320000 	.word	0x10320000
 8003a78:	10310000 	.word	0x10310000
 8003a7c:	10220000 	.word	0x10220000
 8003a80:	10210000 	.word	0x10210000
 8003a84:	10120000 	.word	0x10120000
 8003a88:	10110000 	.word	0x10110000
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	40010000 	.word	0x40010000
 8003a94:	40010800 	.word	0x40010800
 8003a98:	40010c00 	.word	0x40010c00
 8003a9c:	40011000 	.word	0x40011000
 8003aa0:	40011400 	.word	0x40011400
 8003aa4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003aa8:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <HAL_GPIO_Init+0x304>)
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	4909      	ldr	r1, [pc, #36]	; (8003ad8 <HAL_GPIO_Init+0x304>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	3301      	adds	r3, #1
 8003aba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f47f ae8e 	bne.w	80037e8 <HAL_GPIO_Init+0x14>
  }
}
 8003acc:	bf00      	nop
 8003ace:	bf00      	nop
 8003ad0:	372c      	adds	r7, #44	; 0x2c
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr
 8003ad8:	40010400 	.word	0x40010400

08003adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	807b      	strh	r3, [r7, #2]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003aec:	787b      	ldrb	r3, [r7, #1]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003af2:	887a      	ldrh	r2, [r7, #2]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003af8:	e003      	b.n	8003b02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003afa:	887b      	ldrh	r3, [r7, #2]
 8003afc:	041a      	lsls	r2, r3, #16
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	611a      	str	r2, [r3, #16]
}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bc80      	pop	{r7}
 8003b0a:	4770      	bx	lr

08003b0c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b1e:	887a      	ldrh	r2, [r7, #2]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4013      	ands	r3, r2
 8003b24:	041a      	lsls	r2, r3, #16
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	43d9      	mvns	r1, r3
 8003b2a:	887b      	ldrh	r3, [r7, #2]
 8003b2c:	400b      	ands	r3, r1
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	611a      	str	r2, [r3, #16]
}
 8003b34:	bf00      	nop
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr
	...

08003b40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e12b      	b.n	8003daa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fe fd18 	bl	800259c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2224      	movs	r2, #36	; 0x24
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0201 	bic.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ba4:	f000 fce4 	bl	8004570 <HAL_RCC_GetPCLK1Freq>
 8003ba8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	4a81      	ldr	r2, [pc, #516]	; (8003db4 <HAL_I2C_Init+0x274>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d807      	bhi.n	8003bc4 <HAL_I2C_Init+0x84>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4a80      	ldr	r2, [pc, #512]	; (8003db8 <HAL_I2C_Init+0x278>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	bf94      	ite	ls
 8003bbc:	2301      	movls	r3, #1
 8003bbe:	2300      	movhi	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	e006      	b.n	8003bd2 <HAL_I2C_Init+0x92>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a7d      	ldr	r2, [pc, #500]	; (8003dbc <HAL_I2C_Init+0x27c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	bf94      	ite	ls
 8003bcc:	2301      	movls	r3, #1
 8003bce:	2300      	movhi	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e0e7      	b.n	8003daa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4a78      	ldr	r2, [pc, #480]	; (8003dc0 <HAL_I2C_Init+0x280>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	0c9b      	lsrs	r3, r3, #18
 8003be4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	4a6a      	ldr	r2, [pc, #424]	; (8003db4 <HAL_I2C_Init+0x274>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d802      	bhi.n	8003c14 <HAL_I2C_Init+0xd4>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	3301      	adds	r3, #1
 8003c12:	e009      	b.n	8003c28 <HAL_I2C_Init+0xe8>
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	4a69      	ldr	r2, [pc, #420]	; (8003dc4 <HAL_I2C_Init+0x284>)
 8003c20:	fba2 2303 	umull	r2, r3, r2, r3
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	3301      	adds	r3, #1
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6812      	ldr	r2, [r2, #0]
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c3a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	495c      	ldr	r1, [pc, #368]	; (8003db4 <HAL_I2C_Init+0x274>)
 8003c44:	428b      	cmp	r3, r1
 8003c46:	d819      	bhi.n	8003c7c <HAL_I2C_Init+0x13c>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	1e59      	subs	r1, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c56:	1c59      	adds	r1, r3, #1
 8003c58:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003c5c:	400b      	ands	r3, r1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00a      	beq.n	8003c78 <HAL_I2C_Init+0x138>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	1e59      	subs	r1, r3, #1
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c70:	3301      	adds	r3, #1
 8003c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c76:	e051      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003c78:	2304      	movs	r3, #4
 8003c7a:	e04f      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d111      	bne.n	8003ca8 <HAL_I2C_Init+0x168>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	1e58      	subs	r0, r3, #1
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6859      	ldr	r1, [r3, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	440b      	add	r3, r1
 8003c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c96:	3301      	adds	r3, #1
 8003c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	bf0c      	ite	eq
 8003ca0:	2301      	moveq	r3, #1
 8003ca2:	2300      	movne	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	e012      	b.n	8003cce <HAL_I2C_Init+0x18e>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	1e58      	subs	r0, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6859      	ldr	r1, [r3, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	0099      	lsls	r1, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf0c      	ite	eq
 8003cc8:	2301      	moveq	r3, #1
 8003cca:	2300      	movne	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <HAL_I2C_Init+0x196>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e022      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10e      	bne.n	8003cfc <HAL_I2C_Init+0x1bc>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1e58      	subs	r0, r3, #1
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6859      	ldr	r1, [r3, #4]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	440b      	add	r3, r1
 8003cec:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cfa:	e00f      	b.n	8003d1c <HAL_I2C_Init+0x1dc>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	1e58      	subs	r0, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6859      	ldr	r1, [r3, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	0099      	lsls	r1, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d12:	3301      	adds	r3, #1
 8003d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	6809      	ldr	r1, [r1, #0]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69da      	ldr	r2, [r3, #28]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6911      	ldr	r1, [r2, #16]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	68d2      	ldr	r2, [r2, #12]
 8003d56:	4311      	orrs	r1, r2
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	430b      	orrs	r3, r1
 8003d5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695a      	ldr	r2, [r3, #20]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2220      	movs	r2, #32
 8003d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	000186a0 	.word	0x000186a0
 8003db8:	001e847f 	.word	0x001e847f
 8003dbc:	003d08ff 	.word	0x003d08ff
 8003dc0:	431bde83 	.word	0x431bde83
 8003dc4:	10624dd3 	.word	0x10624dd3

08003dc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e26c      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 8087 	beq.w	8003ef6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003de8:	4b92      	ldr	r3, [pc, #584]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d00c      	beq.n	8003e0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003df4:	4b8f      	ldr	r3, [pc, #572]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 030c 	and.w	r3, r3, #12
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d112      	bne.n	8003e26 <HAL_RCC_OscConfig+0x5e>
 8003e00:	4b8c      	ldr	r3, [pc, #560]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0c:	d10b      	bne.n	8003e26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e0e:	4b89      	ldr	r3, [pc, #548]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d06c      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x12c>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d168      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e246      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e2e:	d106      	bne.n	8003e3e <HAL_RCC_OscConfig+0x76>
 8003e30:	4b80      	ldr	r3, [pc, #512]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a7f      	ldr	r2, [pc, #508]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3a:	6013      	str	r3, [r2, #0]
 8003e3c:	e02e      	b.n	8003e9c <HAL_RCC_OscConfig+0xd4>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10c      	bne.n	8003e60 <HAL_RCC_OscConfig+0x98>
 8003e46:	4b7b      	ldr	r3, [pc, #492]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a7a      	ldr	r2, [pc, #488]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e50:	6013      	str	r3, [r2, #0]
 8003e52:	4b78      	ldr	r3, [pc, #480]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a77      	ldr	r2, [pc, #476]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	e01d      	b.n	8003e9c <HAL_RCC_OscConfig+0xd4>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0xbc>
 8003e6a:	4b72      	ldr	r3, [pc, #456]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a71      	ldr	r2, [pc, #452]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b6f      	ldr	r3, [pc, #444]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a6e      	ldr	r2, [pc, #440]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e00b      	b.n	8003e9c <HAL_RCC_OscConfig+0xd4>
 8003e84:	4b6b      	ldr	r3, [pc, #428]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a6a      	ldr	r2, [pc, #424]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	4b68      	ldr	r3, [pc, #416]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a67      	ldr	r2, [pc, #412]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d013      	beq.n	8003ecc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fece 	bl	8002c44 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eac:	f7fe feca 	bl	8002c44 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e1fa      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ebe:	4b5d      	ldr	r3, [pc, #372]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0xe4>
 8003eca:	e014      	b.n	8003ef6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ecc:	f7fe feba 	bl	8002c44 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed4:	f7fe feb6 	bl	8002c44 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b64      	cmp	r3, #100	; 0x64
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e1e6      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee6:	4b53      	ldr	r3, [pc, #332]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x10c>
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d063      	beq.n	8003fca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f02:	4b4c      	ldr	r3, [pc, #304]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f0e:	4b49      	ldr	r3, [pc, #292]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 030c 	and.w	r3, r3, #12
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d11c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x18c>
 8003f1a:	4b46      	ldr	r3, [pc, #280]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d116      	bne.n	8003f54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_RCC_OscConfig+0x176>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d001      	beq.n	8003f3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e1ba      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f3e:	4b3d      	ldr	r3, [pc, #244]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4939      	ldr	r1, [pc, #228]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f52:	e03a      	b.n	8003fca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d020      	beq.n	8003f9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f5c:	4b36      	ldr	r3, [pc, #216]	; (8004038 <HAL_RCC_OscConfig+0x270>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f62:	f7fe fe6f 	bl	8002c44 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f6a:	f7fe fe6b 	bl	8002c44 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e19b      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f7c:	4b2d      	ldr	r3, [pc, #180]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0f0      	beq.n	8003f6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f88:	4b2a      	ldr	r3, [pc, #168]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4927      	ldr	r1, [pc, #156]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	600b      	str	r3, [r1, #0]
 8003f9c:	e015      	b.n	8003fca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9e:	4b26      	ldr	r3, [pc, #152]	; (8004038 <HAL_RCC_OscConfig+0x270>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa4:	f7fe fe4e 	bl	8002c44 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fac:	f7fe fe4a 	bl	8002c44 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e17a      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fbe:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d03a      	beq.n	800404c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d019      	beq.n	8004012 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fde:	4b17      	ldr	r3, [pc, #92]	; (800403c <HAL_RCC_OscConfig+0x274>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe4:	f7fe fe2e 	bl	8002c44 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fec:	f7fe fe2a 	bl	8002c44 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e15a      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ffe:	4b0d      	ldr	r3, [pc, #52]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f0      	beq.n	8003fec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800400a:	2001      	movs	r0, #1
 800400c:	f000 fad8 	bl	80045c0 <RCC_Delay>
 8004010:	e01c      	b.n	800404c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004012:	4b0a      	ldr	r3, [pc, #40]	; (800403c <HAL_RCC_OscConfig+0x274>)
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004018:	f7fe fe14 	bl	8002c44 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800401e:	e00f      	b.n	8004040 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004020:	f7fe fe10 	bl	8002c44 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b02      	cmp	r3, #2
 800402c:	d908      	bls.n	8004040 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e140      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000
 8004038:	42420000 	.word	0x42420000
 800403c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004040:	4b9e      	ldr	r3, [pc, #632]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1e9      	bne.n	8004020 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0304 	and.w	r3, r3, #4
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 80a6 	beq.w	80041a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800405a:	2300      	movs	r3, #0
 800405c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405e:	4b97      	ldr	r3, [pc, #604]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004060:	69db      	ldr	r3, [r3, #28]
 8004062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10d      	bne.n	8004086 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800406a:	4b94      	ldr	r3, [pc, #592]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	4a93      	ldr	r2, [pc, #588]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004074:	61d3      	str	r3, [r2, #28]
 8004076:	4b91      	ldr	r3, [pc, #580]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004082:	2301      	movs	r3, #1
 8004084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004086:	4b8e      	ldr	r3, [pc, #568]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408e:	2b00      	cmp	r3, #0
 8004090:	d118      	bne.n	80040c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004092:	4b8b      	ldr	r3, [pc, #556]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a8a      	ldr	r2, [pc, #552]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 8004098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800409c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409e:	f7fe fdd1 	bl	8002c44 <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a6:	f7fe fdcd 	bl	8002c44 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b64      	cmp	r3, #100	; 0x64
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e0fd      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	4b81      	ldr	r3, [pc, #516]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d106      	bne.n	80040da <HAL_RCC_OscConfig+0x312>
 80040cc:	4b7b      	ldr	r3, [pc, #492]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	4a7a      	ldr	r2, [pc, #488]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040d2:	f043 0301 	orr.w	r3, r3, #1
 80040d6:	6213      	str	r3, [r2, #32]
 80040d8:	e02d      	b.n	8004136 <HAL_RCC_OscConfig+0x36e>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10c      	bne.n	80040fc <HAL_RCC_OscConfig+0x334>
 80040e2:	4b76      	ldr	r3, [pc, #472]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	4a75      	ldr	r2, [pc, #468]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040e8:	f023 0301 	bic.w	r3, r3, #1
 80040ec:	6213      	str	r3, [r2, #32]
 80040ee:	4b73      	ldr	r3, [pc, #460]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	4a72      	ldr	r2, [pc, #456]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040f4:	f023 0304 	bic.w	r3, r3, #4
 80040f8:	6213      	str	r3, [r2, #32]
 80040fa:	e01c      	b.n	8004136 <HAL_RCC_OscConfig+0x36e>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b05      	cmp	r3, #5
 8004102:	d10c      	bne.n	800411e <HAL_RCC_OscConfig+0x356>
 8004104:	4b6d      	ldr	r3, [pc, #436]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	4a6c      	ldr	r2, [pc, #432]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800410a:	f043 0304 	orr.w	r3, r3, #4
 800410e:	6213      	str	r3, [r2, #32]
 8004110:	4b6a      	ldr	r3, [pc, #424]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	4a69      	ldr	r2, [pc, #420]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004116:	f043 0301 	orr.w	r3, r3, #1
 800411a:	6213      	str	r3, [r2, #32]
 800411c:	e00b      	b.n	8004136 <HAL_RCC_OscConfig+0x36e>
 800411e:	4b67      	ldr	r3, [pc, #412]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	4a66      	ldr	r2, [pc, #408]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	6213      	str	r3, [r2, #32]
 800412a:	4b64      	ldr	r3, [pc, #400]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	4a63      	ldr	r2, [pc, #396]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004130:	f023 0304 	bic.w	r3, r3, #4
 8004134:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d015      	beq.n	800416a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800413e:	f7fe fd81 	bl	8002c44 <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004144:	e00a      	b.n	800415c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004146:	f7fe fd7d 	bl	8002c44 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	f241 3288 	movw	r2, #5000	; 0x1388
 8004154:	4293      	cmp	r3, r2
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e0ab      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415c:	4b57      	ldr	r3, [pc, #348]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0ee      	beq.n	8004146 <HAL_RCC_OscConfig+0x37e>
 8004168:	e014      	b.n	8004194 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416a:	f7fe fd6b 	bl	8002c44 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004170:	e00a      	b.n	8004188 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004172:	f7fe fd67 	bl	8002c44 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004180:	4293      	cmp	r3, r2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e095      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004188:	4b4c      	ldr	r3, [pc, #304]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1ee      	bne.n	8004172 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004194:	7dfb      	ldrb	r3, [r7, #23]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d105      	bne.n	80041a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800419a:	4b48      	ldr	r3, [pc, #288]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	4a47      	ldr	r2, [pc, #284]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 8081 	beq.w	80042b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041b0:	4b42      	ldr	r3, [pc, #264]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f003 030c 	and.w	r3, r3, #12
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d061      	beq.n	8004280 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d146      	bne.n	8004252 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c4:	4b3f      	ldr	r3, [pc, #252]	; (80042c4 <HAL_RCC_OscConfig+0x4fc>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ca:	f7fe fd3b 	bl	8002c44 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d2:	f7fe fd37 	bl	8002c44 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e067      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e4:	4b35      	ldr	r3, [pc, #212]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1f0      	bne.n	80041d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d108      	bne.n	800420c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041fa:	4b30      	ldr	r3, [pc, #192]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	492d      	ldr	r1, [pc, #180]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004208:	4313      	orrs	r3, r2
 800420a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800420c:	4b2b      	ldr	r3, [pc, #172]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a19      	ldr	r1, [r3, #32]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	430b      	orrs	r3, r1
 800421e:	4927      	ldr	r1, [pc, #156]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004220:	4313      	orrs	r3, r2
 8004222:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004224:	4b27      	ldr	r3, [pc, #156]	; (80042c4 <HAL_RCC_OscConfig+0x4fc>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422a:	f7fe fd0b 	bl	8002c44 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004232:	f7fe fd07 	bl	8002c44 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e037      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004244:	4b1d      	ldr	r3, [pc, #116]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0f0      	beq.n	8004232 <HAL_RCC_OscConfig+0x46a>
 8004250:	e02f      	b.n	80042b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004252:	4b1c      	ldr	r3, [pc, #112]	; (80042c4 <HAL_RCC_OscConfig+0x4fc>)
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fe fcf4 	bl	8002c44 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004260:	f7fe fcf0 	bl	8002c44 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e020      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004272:	4b12      	ldr	r3, [pc, #72]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0x498>
 800427e:	e018      	b.n	80042b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d101      	bne.n	800428c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e013      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	429a      	cmp	r2, r3
 800429e:	d106      	bne.n	80042ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d001      	beq.n	80042b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40021000 	.word	0x40021000
 80042c0:	40007000 	.word	0x40007000
 80042c4:	42420060 	.word	0x42420060

080042c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0d0      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042dc:	4b6a      	ldr	r3, [pc, #424]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d910      	bls.n	800430c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ea:	4b67      	ldr	r3, [pc, #412]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	4965      	ldr	r1, [pc, #404]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fa:	4b63      	ldr	r3, [pc, #396]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d001      	beq.n	800430c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0b8      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d020      	beq.n	800435a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004324:	4b59      	ldr	r3, [pc, #356]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	4a58      	ldr	r2, [pc, #352]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800432a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800432e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0308 	and.w	r3, r3, #8
 8004338:	2b00      	cmp	r3, #0
 800433a:	d005      	beq.n	8004348 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800433c:	4b53      	ldr	r3, [pc, #332]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	4a52      	ldr	r2, [pc, #328]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004342:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004346:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004348:	4b50      	ldr	r3, [pc, #320]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	494d      	ldr	r1, [pc, #308]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004356:	4313      	orrs	r3, r2
 8004358:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d040      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d107      	bne.n	800437e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436e:	4b47      	ldr	r3, [pc, #284]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d115      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e07f      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d107      	bne.n	8004396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004386:	4b41      	ldr	r3, [pc, #260]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d109      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e073      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004396:	4b3d      	ldr	r3, [pc, #244]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e06b      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043a6:	4b39      	ldr	r3, [pc, #228]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f023 0203 	bic.w	r2, r3, #3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4936      	ldr	r1, [pc, #216]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043b8:	f7fe fc44 	bl	8002c44 <HAL_GetTick>
 80043bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043be:	e00a      	b.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043c0:	f7fe fc40 	bl	8002c44 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e053      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d6:	4b2d      	ldr	r3, [pc, #180]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f003 020c 	and.w	r2, r3, #12
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d1eb      	bne.n	80043c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043e8:	4b27      	ldr	r3, [pc, #156]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d210      	bcs.n	8004418 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f6:	4b24      	ldr	r3, [pc, #144]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 0207 	bic.w	r2, r3, #7
 80043fe:	4922      	ldr	r1, [pc, #136]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004406:	4b20      	ldr	r3, [pc, #128]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d001      	beq.n	8004418 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e032      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004424:	4b19      	ldr	r3, [pc, #100]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4916      	ldr	r1, [pc, #88]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004432:	4313      	orrs	r3, r2
 8004434:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d009      	beq.n	8004456 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004442:	4b12      	ldr	r3, [pc, #72]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	490e      	ldr	r1, [pc, #56]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004452:	4313      	orrs	r3, r2
 8004454:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004456:	f000 f821 	bl	800449c <HAL_RCC_GetSysClockFreq>
 800445a:	4602      	mov	r2, r0
 800445c:	4b0b      	ldr	r3, [pc, #44]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	091b      	lsrs	r3, r3, #4
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	490a      	ldr	r1, [pc, #40]	; (8004490 <HAL_RCC_ClockConfig+0x1c8>)
 8004468:	5ccb      	ldrb	r3, [r1, r3]
 800446a:	fa22 f303 	lsr.w	r3, r2, r3
 800446e:	4a09      	ldr	r2, [pc, #36]	; (8004494 <HAL_RCC_ClockConfig+0x1cc>)
 8004470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004472:	4b09      	ldr	r3, [pc, #36]	; (8004498 <HAL_RCC_ClockConfig+0x1d0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f7fe fba2 	bl	8002bc0 <HAL_InitTick>

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40022000 	.word	0x40022000
 800448c:	40021000 	.word	0x40021000
 8004490:	0800a74c 	.word	0x0800a74c
 8004494:	20000004 	.word	0x20000004
 8004498:	20000008 	.word	0x20000008

0800449c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800449c:	b490      	push	{r4, r7}
 800449e:	b08a      	sub	sp, #40	; 0x28
 80044a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80044a2:	4b2a      	ldr	r3, [pc, #168]	; (800454c <HAL_RCC_GetSysClockFreq+0xb0>)
 80044a4:	1d3c      	adds	r4, r7, #4
 80044a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80044ac:	f240 2301 	movw	r3, #513	; 0x201
 80044b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61fb      	str	r3, [r7, #28]
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
 80044ba:	2300      	movs	r3, #0
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
 80044be:	2300      	movs	r3, #0
 80044c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80044c6:	4b22      	ldr	r3, [pc, #136]	; (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d002      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0x40>
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d003      	beq.n	80044e2 <HAL_RCC_GetSysClockFreq+0x46>
 80044da:	e02d      	b.n	8004538 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044dc:	4b1d      	ldr	r3, [pc, #116]	; (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044de:	623b      	str	r3, [r7, #32]
      break;
 80044e0:	e02d      	b.n	800453e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	0c9b      	lsrs	r3, r3, #18
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80044ee:	4413      	add	r3, r2
 80044f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80044f4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d013      	beq.n	8004528 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004500:	4b13      	ldr	r3, [pc, #76]	; (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	0c5b      	lsrs	r3, r3, #17
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800450e:	4413      	add	r3, r2
 8004510:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004514:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	4a0e      	ldr	r2, [pc, #56]	; (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 800451a:	fb02 f203 	mul.w	r2, r2, r3
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	fbb2 f3f3 	udiv	r3, r2, r3
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
 8004526:	e004      	b.n	8004532 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	4a0b      	ldr	r2, [pc, #44]	; (8004558 <HAL_RCC_GetSysClockFreq+0xbc>)
 800452c:	fb02 f303 	mul.w	r3, r2, r3
 8004530:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004534:	623b      	str	r3, [r7, #32]
      break;
 8004536:	e002      	b.n	800453e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004538:	4b06      	ldr	r3, [pc, #24]	; (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 800453a:	623b      	str	r3, [r7, #32]
      break;
 800453c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800453e:	6a3b      	ldr	r3, [r7, #32]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3728      	adds	r7, #40	; 0x28
 8004544:	46bd      	mov	sp, r7
 8004546:	bc90      	pop	{r4, r7}
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	0800a6f4 	.word	0x0800a6f4
 8004550:	40021000 	.word	0x40021000
 8004554:	007a1200 	.word	0x007a1200
 8004558:	003d0900 	.word	0x003d0900

0800455c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004560:	4b02      	ldr	r3, [pc, #8]	; (800456c <HAL_RCC_GetHCLKFreq+0x10>)
 8004562:	681b      	ldr	r3, [r3, #0]
}
 8004564:	4618      	mov	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr
 800456c:	20000004 	.word	0x20000004

08004570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004574:	f7ff fff2 	bl	800455c <HAL_RCC_GetHCLKFreq>
 8004578:	4602      	mov	r2, r0
 800457a:	4b05      	ldr	r3, [pc, #20]	; (8004590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	0a1b      	lsrs	r3, r3, #8
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	4903      	ldr	r1, [pc, #12]	; (8004594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004586:	5ccb      	ldrb	r3, [r1, r3]
 8004588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800458c:	4618      	mov	r0, r3
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40021000 	.word	0x40021000
 8004594:	0800a75c 	.word	0x0800a75c

08004598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800459c:	f7ff ffde 	bl	800455c <HAL_RCC_GetHCLKFreq>
 80045a0:	4602      	mov	r2, r0
 80045a2:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	0adb      	lsrs	r3, r3, #11
 80045a8:	f003 0307 	and.w	r3, r3, #7
 80045ac:	4903      	ldr	r1, [pc, #12]	; (80045bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80045ae:	5ccb      	ldrb	r3, [r1, r3]
 80045b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40021000 	.word	0x40021000
 80045bc:	0800a75c 	.word	0x0800a75c

080045c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80045c8:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <RCC_Delay+0x34>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a0a      	ldr	r2, [pc, #40]	; (80045f8 <RCC_Delay+0x38>)
 80045ce:	fba2 2303 	umull	r2, r3, r2, r3
 80045d2:	0a5b      	lsrs	r3, r3, #9
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	fb02 f303 	mul.w	r3, r2, r3
 80045da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80045dc:	bf00      	nop
  }
  while (Delay --);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	1e5a      	subs	r2, r3, #1
 80045e2:	60fa      	str	r2, [r7, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1f9      	bne.n	80045dc <RCC_Delay+0x1c>
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr
 80045f4:	20000004 	.word	0x20000004
 80045f8:	10624dd3 	.word	0x10624dd3

080045fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d07d      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004618:	2300      	movs	r3, #0
 800461a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800461c:	4b4f      	ldr	r3, [pc, #316]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461e:	69db      	ldr	r3, [r3, #28]
 8004620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10d      	bne.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004628:	4b4c      	ldr	r3, [pc, #304]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800462a:	69db      	ldr	r3, [r3, #28]
 800462c:	4a4b      	ldr	r2, [pc, #300]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800462e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004632:	61d3      	str	r3, [r2, #28]
 8004634:	4b49      	ldr	r3, [pc, #292]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463c:	60bb      	str	r3, [r7, #8]
 800463e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004640:	2301      	movs	r3, #1
 8004642:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004644:	4b46      	ldr	r3, [pc, #280]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800464c:	2b00      	cmp	r3, #0
 800464e:	d118      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004650:	4b43      	ldr	r3, [pc, #268]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a42      	ldr	r2, [pc, #264]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800465a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800465c:	f7fe faf2 	bl	8002c44 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004662:	e008      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004664:	f7fe faee 	bl	8002c44 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b64      	cmp	r3, #100	; 0x64
 8004670:	d901      	bls.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e06d      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004676:	4b3a      	ldr	r3, [pc, #232]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800467e:	2b00      	cmp	r3, #0
 8004680:	d0f0      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004682:	4b36      	ldr	r3, [pc, #216]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800468a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d02e      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	429a      	cmp	r2, r3
 800469e:	d027      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046a0:	4b2e      	ldr	r3, [pc, #184]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046aa:	4b2e      	ldr	r3, [pc, #184]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046b0:	4b2c      	ldr	r3, [pc, #176]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046b6:	4a29      	ldr	r2, [pc, #164]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d014      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c6:	f7fe fabd 	bl	8002c44 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fe fab9 	bl	8002c44 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e036      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e4:	4b1d      	ldr	r3, [pc, #116]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0ee      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046f0:	4b1a      	ldr	r3, [pc, #104]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	4917      	ldr	r1, [pc, #92]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004702:	7dfb      	ldrb	r3, [r7, #23]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d105      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004708:	4b14      	ldr	r3, [pc, #80]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	4a13      	ldr	r2, [pc, #76]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800470e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004712:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d008      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004720:	4b0e      	ldr	r3, [pc, #56]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	490b      	ldr	r1, [pc, #44]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800472e:	4313      	orrs	r3, r2
 8004730:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	2b00      	cmp	r3, #0
 800473c:	d008      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800473e:	4b07      	ldr	r3, [pc, #28]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	4904      	ldr	r1, [pc, #16]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800474c:	4313      	orrs	r3, r2
 800474e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	40021000 	.word	0x40021000
 8004760:	40007000 	.word	0x40007000
 8004764:	42420440 	.word	0x42420440

08004768 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e076      	b.n	8004868 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477e:	2b00      	cmp	r3, #0
 8004780:	d108      	bne.n	8004794 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800478a:	d009      	beq.n	80047a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	61da      	str	r2, [r3, #28]
 8004792:	e005      	b.n	80047a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f7fd ff2e 	bl	800261c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	431a      	orrs	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004824:	ea42 0103 	orr.w	r1, r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	0c1a      	lsrs	r2, r3, #16
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f002 0204 	and.w	r2, r2, #4
 8004846:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	69da      	ldr	r2, [r3, #28]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004856:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b088      	sub	sp, #32
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	603b      	str	r3, [r7, #0]
 800487c:	4613      	mov	r3, r2
 800487e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800488a:	2b01      	cmp	r3, #1
 800488c:	d101      	bne.n	8004892 <HAL_SPI_Transmit+0x22>
 800488e:	2302      	movs	r3, #2
 8004890:	e126      	b.n	8004ae0 <HAL_SPI_Transmit+0x270>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800489a:	f7fe f9d3 	bl	8002c44 <HAL_GetTick>
 800489e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80048a0:	88fb      	ldrh	r3, [r7, #6]
 80048a2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d002      	beq.n	80048b6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80048b0:	2302      	movs	r3, #2
 80048b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048b4:	e10b      	b.n	8004ace <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <HAL_SPI_Transmit+0x52>
 80048bc:	88fb      	ldrh	r3, [r7, #6]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d102      	bne.n	80048c8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048c6:	e102      	b.n	8004ace <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2203      	movs	r2, #3
 80048cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	88fa      	ldrh	r2, [r7, #6]
 80048e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	88fa      	ldrh	r2, [r7, #6]
 80048e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800490e:	d10f      	bne.n	8004930 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800491e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800492e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800493a:	2b40      	cmp	r3, #64	; 0x40
 800493c:	d007      	beq.n	800494e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800494c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004956:	d14b      	bne.n	80049f0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <HAL_SPI_Transmit+0xf6>
 8004960:	8afb      	ldrh	r3, [r7, #22]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d13e      	bne.n	80049e4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496a:	881a      	ldrh	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004976:	1c9a      	adds	r2, r3, #2
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800498a:	e02b      	b.n	80049e4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b02      	cmp	r3, #2
 8004998:	d112      	bne.n	80049c0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	881a      	ldrh	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	1c9a      	adds	r2, r3, #2
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80049be:	e011      	b.n	80049e4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049c0:	f7fe f940 	bl	8002c44 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d803      	bhi.n	80049d8 <HAL_SPI_Transmit+0x168>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d6:	d102      	bne.n	80049de <HAL_SPI_Transmit+0x16e>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d102      	bne.n	80049e4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80049e2:	e074      	b.n	8004ace <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1ce      	bne.n	800498c <HAL_SPI_Transmit+0x11c>
 80049ee:	e04c      	b.n	8004a8a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <HAL_SPI_Transmit+0x18e>
 80049f8:	8afb      	ldrh	r3, [r7, #22]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d140      	bne.n	8004a80 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	330c      	adds	r3, #12
 8004a08:	7812      	ldrb	r2, [r2, #0]
 8004a0a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a24:	e02c      	b.n	8004a80 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 0302 	and.w	r3, r3, #2
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d113      	bne.n	8004a5c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	330c      	adds	r3, #12
 8004a3e:	7812      	ldrb	r2, [r2, #0]
 8004a40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	86da      	strh	r2, [r3, #54]	; 0x36
 8004a5a:	e011      	b.n	8004a80 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a5c:	f7fe f8f2 	bl	8002c44 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d803      	bhi.n	8004a74 <HAL_SPI_Transmit+0x204>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a72:	d102      	bne.n	8004a7a <HAL_SPI_Transmit+0x20a>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d102      	bne.n	8004a80 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004a7e:	e026      	b.n	8004ace <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1cd      	bne.n	8004a26 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a8a:	69ba      	ldr	r2, [r7, #24]
 8004a8c:	6839      	ldr	r1, [r7, #0]
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 fb64 	bl	800515c <SPI_EndRxTxTransaction>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d002      	beq.n	8004aa0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10a      	bne.n	8004abe <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	613b      	str	r3, [r7, #16]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	613b      	str	r3, [r7, #16]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	77fb      	strb	r3, [r7, #31]
 8004aca:	e000      	b.n	8004ace <HAL_SPI_Transmit+0x25e>
  }

error:
 8004acc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ade:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3720      	adds	r7, #32
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b08c      	sub	sp, #48	; 0x30
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
 8004af4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004af6:	2301      	movs	r3, #1
 8004af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004afa:	2300      	movs	r3, #0
 8004afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <HAL_SPI_TransmitReceive+0x26>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e18a      	b.n	8004e24 <HAL_SPI_TransmitReceive+0x33c>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b16:	f7fe f895 	bl	8002c44 <HAL_GetTick>
 8004b1a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004b2c:	887b      	ldrh	r3, [r7, #2]
 8004b2e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d00f      	beq.n	8004b58 <HAL_SPI_TransmitReceive+0x70>
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b3e:	d107      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d103      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x68>
 8004b48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d003      	beq.n	8004b58 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004b50:	2302      	movs	r3, #2
 8004b52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004b56:	e15b      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d005      	beq.n	8004b6a <HAL_SPI_TransmitReceive+0x82>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <HAL_SPI_TransmitReceive+0x82>
 8004b64:	887b      	ldrh	r3, [r7, #2]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d103      	bne.n	8004b72 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004b70:	e14e      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d003      	beq.n	8004b86 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2205      	movs	r2, #5
 8004b82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	887a      	ldrh	r2, [r7, #2]
 8004b96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	887a      	ldrh	r2, [r7, #2]
 8004b9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	887a      	ldrh	r2, [r7, #2]
 8004ba8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	887a      	ldrh	r2, [r7, #2]
 8004bae:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc6:	2b40      	cmp	r3, #64	; 0x40
 8004bc8:	d007      	beq.n	8004bda <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bd8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004be2:	d178      	bne.n	8004cd6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <HAL_SPI_TransmitReceive+0x10a>
 8004bec:	8b7b      	ldrh	r3, [r7, #26]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d166      	bne.n	8004cc0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf6:	881a      	ldrh	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	1c9a      	adds	r2, r3, #2
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c16:	e053      	b.n	8004cc0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d11b      	bne.n	8004c5e <HAL_SPI_TransmitReceive+0x176>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d016      	beq.n	8004c5e <HAL_SPI_TransmitReceive+0x176>
 8004c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d113      	bne.n	8004c5e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3a:	881a      	ldrh	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c46:	1c9a      	adds	r2, r3, #2
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d119      	bne.n	8004ca0 <HAL_SPI_TransmitReceive+0x1b8>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d014      	beq.n	8004ca0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c80:	b292      	uxth	r2, r2
 8004c82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	1c9a      	adds	r2, r3, #2
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ca0:	f7fd ffd0 	bl	8002c44 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d807      	bhi.n	8004cc0 <HAL_SPI_TransmitReceive+0x1d8>
 8004cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb6:	d003      	beq.n	8004cc0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004cbe:	e0a7      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1a6      	bne.n	8004c18 <HAL_SPI_TransmitReceive+0x130>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1a1      	bne.n	8004c18 <HAL_SPI_TransmitReceive+0x130>
 8004cd4:	e07c      	b.n	8004dd0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d002      	beq.n	8004ce4 <HAL_SPI_TransmitReceive+0x1fc>
 8004cde:	8b7b      	ldrh	r3, [r7, #26]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d16b      	bne.n	8004dbc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	330c      	adds	r3, #12
 8004cee:	7812      	ldrb	r2, [r2, #0]
 8004cf0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf6:	1c5a      	adds	r2, r3, #1
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d0a:	e057      	b.n	8004dbc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d11c      	bne.n	8004d54 <HAL_SPI_TransmitReceive+0x26c>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d017      	beq.n	8004d54 <HAL_SPI_TransmitReceive+0x26c>
 8004d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d114      	bne.n	8004d54 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	330c      	adds	r3, #12
 8004d34:	7812      	ldrb	r2, [r2, #0]
 8004d36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d119      	bne.n	8004d96 <HAL_SPI_TransmitReceive+0x2ae>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d014      	beq.n	8004d96 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68da      	ldr	r2, [r3, #12]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d76:	b2d2      	uxtb	r2, r2
 8004d78:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7e:	1c5a      	adds	r2, r3, #1
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d92:	2301      	movs	r3, #1
 8004d94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d96:	f7fd ff55 	bl	8002c44 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d803      	bhi.n	8004dae <HAL_SPI_TransmitReceive+0x2c6>
 8004da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dac:	d102      	bne.n	8004db4 <HAL_SPI_TransmitReceive+0x2cc>
 8004dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d103      	bne.n	8004dbc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004dba:	e029      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1a2      	bne.n	8004d0c <HAL_SPI_TransmitReceive+0x224>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d19d      	bne.n	8004d0c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dd2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 f9c1 	bl	800515c <SPI_EndRxTxTransaction>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d006      	beq.n	8004dee <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2220      	movs	r2, #32
 8004dea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004dec:	e010      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10b      	bne.n	8004e0e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004df6:	2300      	movs	r3, #0
 8004df8:	617b      	str	r3, [r7, #20]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	617b      	str	r3, [r7, #20]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	e000      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004e0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3730      	adds	r7, #48	; 0x30
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b088      	sub	sp, #32
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10f      	bne.n	8004e70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	099b      	lsrs	r3, r3, #6
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d004      	beq.n	8004e70 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	4798      	blx	r3
    return;
 8004e6e:	e0be      	b.n	8004fee <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	085b      	lsrs	r3, r3, #1
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <HAL_SPI_IRQHandler+0x66>
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	09db      	lsrs	r3, r3, #7
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d004      	beq.n	8004e92 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	4798      	blx	r3
    return;
 8004e90:	e0ad      	b.n	8004fee <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	095b      	lsrs	r3, r3, #5
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_SPI_IRQHandler+0x80>
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	099b      	lsrs	r3, r3, #6
 8004ea2:	f003 0301 	and.w	r3, r3, #1
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 80a1 	beq.w	8004fee <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 809a 	beq.w	8004fee <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	099b      	lsrs	r3, r3, #6
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d023      	beq.n	8004f0e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b03      	cmp	r3, #3
 8004ed0:	d011      	beq.n	8004ef6 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed6:	f043 0204 	orr.w	r2, r3, #4
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ede:	2300      	movs	r3, #0
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	617b      	str	r3, [r7, #20]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	e00b      	b.n	8004f0e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	613b      	str	r3, [r7, #16]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	613b      	str	r3, [r7, #16]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	613b      	str	r3, [r7, #16]
 8004f0a:	693b      	ldr	r3, [r7, #16]
        return;
 8004f0c:	e06f      	b.n	8004fee <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	095b      	lsrs	r3, r3, #5
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d014      	beq.n	8004f44 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f1e:	f043 0201 	orr.w	r2, r3, #1
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004f26:	2300      	movs	r3, #0
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d04f      	beq.n	8004fec <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f5a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d104      	bne.n	8004f78 <HAL_SPI_IRQHandler+0x14c>
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d034      	beq.n	8004fe2 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0203 	bic.w	r2, r2, #3
 8004f86:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d011      	beq.n	8004fb4 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f94:	4a17      	ldr	r2, [pc, #92]	; (8004ff4 <HAL_SPI_IRQHandler+0x1c8>)
 8004f96:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7fe fa6f 	bl	8003480 <HAL_DMA_Abort_IT>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d016      	beq.n	8004fea <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fc0:	4a0c      	ldr	r2, [pc, #48]	; (8004ff4 <HAL_SPI_IRQHandler+0x1c8>)
 8004fc2:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7fe fa59 	bl	8003480 <HAL_DMA_Abort_IT>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00a      	beq.n	8004fea <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004fe0:	e003      	b.n	8004fea <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f808 	bl	8004ff8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004fe8:	e000      	b.n	8004fec <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8004fea:	bf00      	nop
    return;
 8004fec:	bf00      	nop
  }
}
 8004fee:	3720      	adds	r7, #32
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	08005025 	.word	0x08005025

08004ff8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr

0800500a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005018:	b2db      	uxtb	r3, r3
}
 800501a:	4618      	mov	r0, r3
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr

08005024 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005030:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f7ff ffda 	bl	8004ff8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005044:	bf00      	nop
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b088      	sub	sp, #32
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	603b      	str	r3, [r7, #0]
 8005058:	4613      	mov	r3, r2
 800505a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800505c:	f7fd fdf2 	bl	8002c44 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	4413      	add	r3, r2
 800506a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800506c:	f7fd fdea 	bl	8002c44 <HAL_GetTick>
 8005070:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005072:	4b39      	ldr	r3, [pc, #228]	; (8005158 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	015b      	lsls	r3, r3, #5
 8005078:	0d1b      	lsrs	r3, r3, #20
 800507a:	69fa      	ldr	r2, [r7, #28]
 800507c:	fb02 f303 	mul.w	r3, r2, r3
 8005080:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005082:	e054      	b.n	800512e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508a:	d050      	beq.n	800512e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800508c:	f7fd fdda 	bl	8002c44 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	69fa      	ldr	r2, [r7, #28]
 8005098:	429a      	cmp	r2, r3
 800509a:	d902      	bls.n	80050a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d13d      	bne.n	800511e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ba:	d111      	bne.n	80050e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050c4:	d004      	beq.n	80050d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ce:	d107      	bne.n	80050e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050e8:	d10f      	bne.n	800510a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050f8:	601a      	str	r2, [r3, #0]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005108:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e017      	b.n	800514e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	3b01      	subs	r3, #1
 800512c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	689a      	ldr	r2, [r3, #8]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	4013      	ands	r3, r2
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	429a      	cmp	r2, r3
 800513c:	bf0c      	ite	eq
 800513e:	2301      	moveq	r3, #1
 8005140:	2300      	movne	r3, #0
 8005142:	b2db      	uxtb	r3, r3
 8005144:	461a      	mov	r2, r3
 8005146:	79fb      	ldrb	r3, [r7, #7]
 8005148:	429a      	cmp	r2, r3
 800514a:	d19b      	bne.n	8005084 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3720      	adds	r7, #32
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	20000004 	.word	0x20000004

0800515c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b086      	sub	sp, #24
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2200      	movs	r2, #0
 8005170:	2180      	movs	r1, #128	; 0x80
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f7ff ff6a 	bl	800504c <SPI_WaitFlagStateUntilTimeout>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d007      	beq.n	800518e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005182:	f043 0220 	orr.w	r2, r3, #32
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e000      	b.n	8005190 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e041      	b.n	800522e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d106      	bne.n	80051c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fd fa8e 	bl	80026e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	3304      	adds	r3, #4
 80051d4:	4619      	mov	r1, r3
 80051d6:	4610      	mov	r0, r2
 80051d8:	f000 fc6c 	bl	8005ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005238 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d001      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e03a      	b.n	80052c6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0201 	orr.w	r2, r2, #1
 8005266:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a18      	ldr	r2, [pc, #96]	; (80052d0 <HAL_TIM_Base_Start_IT+0x98>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d00e      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x58>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800527a:	d009      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x58>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a14      	ldr	r2, [pc, #80]	; (80052d4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d004      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x58>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a13      	ldr	r2, [pc, #76]	; (80052d8 <HAL_TIM_Base_Start_IT+0xa0>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d111      	bne.n	80052b4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f003 0307 	and.w	r3, r3, #7
 800529a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2b06      	cmp	r3, #6
 80052a0:	d010      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f042 0201 	orr.w	r2, r2, #1
 80052b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b2:	e007      	b.n	80052c4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0201 	orr.w	r2, r2, #1
 80052c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bc80      	pop	{r7}
 80052ce:	4770      	bx	lr
 80052d0:	40012c00 	.word	0x40012c00
 80052d4:	40000400 	.word	0x40000400
 80052d8:	40000800 	.word	0x40000800

080052dc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e041      	b.n	8005372 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d106      	bne.n	8005308 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f839 	bl	800537a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	3304      	adds	r3, #4
 8005318:	4619      	mov	r1, r3
 800531a:	4610      	mov	r0, r2
 800531c:	f000 fbca 	bl	8005ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	bc80      	pop	{r7}
 800538a:	4770      	bx	lr

0800538c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d104      	bne.n	80053a6 <HAL_TIM_IC_Start_IT+0x1a>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	e013      	b.n	80053ce <HAL_TIM_IC_Start_IT+0x42>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d104      	bne.n	80053b6 <HAL_TIM_IC_Start_IT+0x2a>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	e00b      	b.n	80053ce <HAL_TIM_IC_Start_IT+0x42>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2b08      	cmp	r3, #8
 80053ba:	d104      	bne.n	80053c6 <HAL_TIM_IC_Start_IT+0x3a>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	e003      	b.n	80053ce <HAL_TIM_IC_Start_IT+0x42>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d104      	bne.n	80053e0 <HAL_TIM_IC_Start_IT+0x54>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	e013      	b.n	8005408 <HAL_TIM_IC_Start_IT+0x7c>
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d104      	bne.n	80053f0 <HAL_TIM_IC_Start_IT+0x64>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e00b      	b.n	8005408 <HAL_TIM_IC_Start_IT+0x7c>
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	2b08      	cmp	r3, #8
 80053f4:	d104      	bne.n	8005400 <HAL_TIM_IC_Start_IT+0x74>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	e003      	b.n	8005408 <HAL_TIM_IC_Start_IT+0x7c>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005406:	b2db      	uxtb	r3, r3
 8005408:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800540a:	7bfb      	ldrb	r3, [r7, #15]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d102      	bne.n	8005416 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005410:	7bbb      	ldrb	r3, [r7, #14]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d001      	beq.n	800541a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e0b3      	b.n	8005582 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d104      	bne.n	800542a <HAL_TIM_IC_Start_IT+0x9e>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005428:	e013      	b.n	8005452 <HAL_TIM_IC_Start_IT+0xc6>
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b04      	cmp	r3, #4
 800542e:	d104      	bne.n	800543a <HAL_TIM_IC_Start_IT+0xae>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005438:	e00b      	b.n	8005452 <HAL_TIM_IC_Start_IT+0xc6>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d104      	bne.n	800544a <HAL_TIM_IC_Start_IT+0xbe>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005448:	e003      	b.n	8005452 <HAL_TIM_IC_Start_IT+0xc6>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2202      	movs	r2, #2
 800544e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d104      	bne.n	8005462 <HAL_TIM_IC_Start_IT+0xd6>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005460:	e013      	b.n	800548a <HAL_TIM_IC_Start_IT+0xfe>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b04      	cmp	r3, #4
 8005466:	d104      	bne.n	8005472 <HAL_TIM_IC_Start_IT+0xe6>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005470:	e00b      	b.n	800548a <HAL_TIM_IC_Start_IT+0xfe>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	2b08      	cmp	r3, #8
 8005476:	d104      	bne.n	8005482 <HAL_TIM_IC_Start_IT+0xf6>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2202      	movs	r2, #2
 800547c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005480:	e003      	b.n	800548a <HAL_TIM_IC_Start_IT+0xfe>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2202      	movs	r2, #2
 8005486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	2b0c      	cmp	r3, #12
 800548e:	d841      	bhi.n	8005514 <HAL_TIM_IC_Start_IT+0x188>
 8005490:	a201      	add	r2, pc, #4	; (adr r2, 8005498 <HAL_TIM_IC_Start_IT+0x10c>)
 8005492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005496:	bf00      	nop
 8005498:	080054cd 	.word	0x080054cd
 800549c:	08005515 	.word	0x08005515
 80054a0:	08005515 	.word	0x08005515
 80054a4:	08005515 	.word	0x08005515
 80054a8:	080054df 	.word	0x080054df
 80054ac:	08005515 	.word	0x08005515
 80054b0:	08005515 	.word	0x08005515
 80054b4:	08005515 	.word	0x08005515
 80054b8:	080054f1 	.word	0x080054f1
 80054bc:	08005515 	.word	0x08005515
 80054c0:	08005515 	.word	0x08005515
 80054c4:	08005515 	.word	0x08005515
 80054c8:	08005503 	.word	0x08005503
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68da      	ldr	r2, [r3, #12]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0202 	orr.w	r2, r2, #2
 80054da:	60da      	str	r2, [r3, #12]
      break;
 80054dc:	e01b      	b.n	8005516 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68da      	ldr	r2, [r3, #12]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0204 	orr.w	r2, r2, #4
 80054ec:	60da      	str	r2, [r3, #12]
      break;
 80054ee:	e012      	b.n	8005516 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68da      	ldr	r2, [r3, #12]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0208 	orr.w	r2, r2, #8
 80054fe:	60da      	str	r2, [r3, #12]
      break;
 8005500:	e009      	b.n	8005516 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68da      	ldr	r2, [r3, #12]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f042 0210 	orr.w	r2, r2, #16
 8005510:	60da      	str	r2, [r3, #12]
      break;
 8005512:	e000      	b.n	8005516 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8005514:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2201      	movs	r2, #1
 800551c:	6839      	ldr	r1, [r7, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fccd 	bl	8005ebe <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a18      	ldr	r2, [pc, #96]	; (800558c <HAL_TIM_IC_Start_IT+0x200>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d00e      	beq.n	800554c <HAL_TIM_IC_Start_IT+0x1c0>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005536:	d009      	beq.n	800554c <HAL_TIM_IC_Start_IT+0x1c0>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a14      	ldr	r2, [pc, #80]	; (8005590 <HAL_TIM_IC_Start_IT+0x204>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d004      	beq.n	800554c <HAL_TIM_IC_Start_IT+0x1c0>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a13      	ldr	r2, [pc, #76]	; (8005594 <HAL_TIM_IC_Start_IT+0x208>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d111      	bne.n	8005570 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0307 	and.w	r3, r3, #7
 8005556:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	2b06      	cmp	r3, #6
 800555c:	d010      	beq.n	8005580 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f042 0201 	orr.w	r2, r2, #1
 800556c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556e:	e007      	b.n	8005580 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0201 	orr.w	r2, r2, #1
 800557e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	40012c00 	.word	0x40012c00
 8005590:	40000400 	.word	0x40000400
 8005594:	40000800 	.word	0x40000800

08005598 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d122      	bne.n	80055f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d11b      	bne.n	80055f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f06f 0202 	mvn.w	r2, #2
 80055c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	f003 0303 	and.w	r3, r3, #3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 fa4e 	bl	8005a7c <HAL_TIM_IC_CaptureCallback>
 80055e0:	e005      	b.n	80055ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fa41 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fa50 	bl	8005a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	f003 0304 	and.w	r3, r3, #4
 80055fe:	2b04      	cmp	r3, #4
 8005600:	d122      	bne.n	8005648 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b04      	cmp	r3, #4
 800560e:	d11b      	bne.n	8005648 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f06f 0204 	mvn.w	r2, #4
 8005618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2202      	movs	r2, #2
 800561e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fa24 	bl	8005a7c <HAL_TIM_IC_CaptureCallback>
 8005634:	e005      	b.n	8005642 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 fa17 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fa26 	bl	8005a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b08      	cmp	r3, #8
 8005654:	d122      	bne.n	800569c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	2b08      	cmp	r3, #8
 8005662:	d11b      	bne.n	800569c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f06f 0208 	mvn.w	r2, #8
 800566c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2204      	movs	r2, #4
 8005672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	69db      	ldr	r3, [r3, #28]
 800567a:	f003 0303 	and.w	r3, r3, #3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f9fa 	bl	8005a7c <HAL_TIM_IC_CaptureCallback>
 8005688:	e005      	b.n	8005696 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f9ed 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f9fc 	bl	8005a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f003 0310 	and.w	r3, r3, #16
 80056a6:	2b10      	cmp	r3, #16
 80056a8:	d122      	bne.n	80056f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f003 0310 	and.w	r3, r3, #16
 80056b4:	2b10      	cmp	r3, #16
 80056b6:	d11b      	bne.n	80056f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f06f 0210 	mvn.w	r2, #16
 80056c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2208      	movs	r2, #8
 80056c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f9d0 	bl	8005a7c <HAL_TIM_IC_CaptureCallback>
 80056dc:	e005      	b.n	80056ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f9c3 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f9d2 	bl	8005a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d10e      	bne.n	800571c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b01      	cmp	r3, #1
 800570a:	d107      	bne.n	800571c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f06f 0201 	mvn.w	r2, #1
 8005714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f99e 	bl	8005a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005726:	2b80      	cmp	r3, #128	; 0x80
 8005728:	d10e      	bne.n	8005748 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005734:	2b80      	cmp	r3, #128	; 0x80
 8005736:	d107      	bne.n	8005748 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fc47 	bl	8005fd6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005752:	2b40      	cmp	r3, #64	; 0x40
 8005754:	d10e      	bne.n	8005774 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005760:	2b40      	cmp	r3, #64	; 0x40
 8005762:	d107      	bne.n	8005774 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800576c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f996 	bl	8005aa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	f003 0320 	and.w	r3, r3, #32
 800577e:	2b20      	cmp	r3, #32
 8005780:	d10e      	bne.n	80057a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	f003 0320 	and.w	r3, r3, #32
 800578c:	2b20      	cmp	r3, #32
 800578e:	d107      	bne.n	80057a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f06f 0220 	mvn.w	r2, #32
 8005798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fc12 	bl	8005fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057a0:	bf00      	nop
 80057a2:	3708      	adds	r7, #8
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d101      	bne.n	80057c2 <HAL_TIM_IC_ConfigChannel+0x1a>
 80057be:	2302      	movs	r3, #2
 80057c0:	e082      	b.n	80058c8 <HAL_TIM_IC_ConfigChannel+0x120>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d11b      	bne.n	8005808 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6818      	ldr	r0, [r3, #0]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	6819      	ldr	r1, [r3, #0]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	685a      	ldr	r2, [r3, #4]
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f000 f9ca 	bl	8005b78 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	699a      	ldr	r2, [r3, #24]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 020c 	bic.w	r2, r2, #12
 80057f2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6999      	ldr	r1, [r3, #24]
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	619a      	str	r2, [r3, #24]
 8005806:	e05a      	b.n	80058be <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b04      	cmp	r3, #4
 800580c:	d11c      	bne.n	8005848 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	6819      	ldr	r1, [r3, #0]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f000 fa33 	bl	8005c88 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699a      	ldr	r2, [r3, #24]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005830:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6999      	ldr	r1, [r3, #24]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	021a      	lsls	r2, r3, #8
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	619a      	str	r2, [r3, #24]
 8005846:	e03a      	b.n	80058be <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b08      	cmp	r3, #8
 800584c:	d11b      	bne.n	8005886 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6818      	ldr	r0, [r3, #0]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	6819      	ldr	r1, [r3, #0]
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f000 fa7e 	bl	8005d5e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	69da      	ldr	r2, [r3, #28]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 020c 	bic.w	r2, r2, #12
 8005870:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	69d9      	ldr	r1, [r3, #28]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	430a      	orrs	r2, r1
 8005882:	61da      	str	r2, [r3, #28]
 8005884:	e01b      	b.n	80058be <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	6819      	ldr	r1, [r3, #0]
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f000 fa9d 	bl	8005dd4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	69da      	ldr	r2, [r3, #28]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80058a8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69d9      	ldr	r1, [r3, #28]
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	021a      	lsls	r2, r3, #8
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <HAL_TIM_ConfigClockSource+0x18>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e0b3      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x180>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005906:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800590e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005920:	d03e      	beq.n	80059a0 <HAL_TIM_ConfigClockSource+0xd0>
 8005922:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005926:	f200 8087 	bhi.w	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 800592a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800592e:	f000 8085 	beq.w	8005a3c <HAL_TIM_ConfigClockSource+0x16c>
 8005932:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005936:	d87f      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005938:	2b70      	cmp	r3, #112	; 0x70
 800593a:	d01a      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0xa2>
 800593c:	2b70      	cmp	r3, #112	; 0x70
 800593e:	d87b      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005940:	2b60      	cmp	r3, #96	; 0x60
 8005942:	d050      	beq.n	80059e6 <HAL_TIM_ConfigClockSource+0x116>
 8005944:	2b60      	cmp	r3, #96	; 0x60
 8005946:	d877      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005948:	2b50      	cmp	r3, #80	; 0x50
 800594a:	d03c      	beq.n	80059c6 <HAL_TIM_ConfigClockSource+0xf6>
 800594c:	2b50      	cmp	r3, #80	; 0x50
 800594e:	d873      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005950:	2b40      	cmp	r3, #64	; 0x40
 8005952:	d058      	beq.n	8005a06 <HAL_TIM_ConfigClockSource+0x136>
 8005954:	2b40      	cmp	r3, #64	; 0x40
 8005956:	d86f      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005958:	2b30      	cmp	r3, #48	; 0x30
 800595a:	d064      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0x156>
 800595c:	2b30      	cmp	r3, #48	; 0x30
 800595e:	d86b      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005960:	2b20      	cmp	r3, #32
 8005962:	d060      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0x156>
 8005964:	2b20      	cmp	r3, #32
 8005966:	d867      	bhi.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
 8005968:	2b00      	cmp	r3, #0
 800596a:	d05c      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0x156>
 800596c:	2b10      	cmp	r3, #16
 800596e:	d05a      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005970:	e062      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6818      	ldr	r0, [r3, #0]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	6899      	ldr	r1, [r3, #8]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	f000 fa7d 	bl	8005e80 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005994:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	609a      	str	r2, [r3, #8]
      break;
 800599e:	e04e      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6818      	ldr	r0, [r3, #0]
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	6899      	ldr	r1, [r3, #8]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	f000 fa66 	bl	8005e80 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	689a      	ldr	r2, [r3, #8]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059c2:	609a      	str	r2, [r3, #8]
      break;
 80059c4:	e03b      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6818      	ldr	r0, [r3, #0]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	6859      	ldr	r1, [r3, #4]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	461a      	mov	r2, r3
 80059d4:	f000 f92a 	bl	8005c2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2150      	movs	r1, #80	; 0x50
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fa34 	bl	8005e4c <TIM_ITRx_SetConfig>
      break;
 80059e4:	e02b      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	6859      	ldr	r1, [r3, #4]
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	461a      	mov	r2, r3
 80059f4:	f000 f984 	bl	8005d00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2160      	movs	r1, #96	; 0x60
 80059fe:	4618      	mov	r0, r3
 8005a00:	f000 fa24 	bl	8005e4c <TIM_ITRx_SetConfig>
      break;
 8005a04:	e01b      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6818      	ldr	r0, [r3, #0]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	6859      	ldr	r1, [r3, #4]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	461a      	mov	r2, r3
 8005a14:	f000 f90a 	bl	8005c2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2140      	movs	r1, #64	; 0x40
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f000 fa14 	bl	8005e4c <TIM_ITRx_SetConfig>
      break;
 8005a24:	e00b      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4619      	mov	r1, r3
 8005a30:	4610      	mov	r0, r2
 8005a32:	f000 fa0b 	bl	8005e4c <TIM_ITRx_SetConfig>
        break;
 8005a36:	e002      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005a38:	bf00      	nop
 8005a3a:	e000      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005a3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bc80      	pop	{r7}
 8005a68:	4770      	bx	lr

08005a6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr

08005a7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr

08005a8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bc80      	pop	{r7}
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bc80      	pop	{r7}
 8005ab0:	4770      	bx	lr
	...

08005ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b085      	sub	sp, #20
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a29      	ldr	r2, [pc, #164]	; (8005b6c <TIM_Base_SetConfig+0xb8>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d00b      	beq.n	8005ae4 <TIM_Base_SetConfig+0x30>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ad2:	d007      	beq.n	8005ae4 <TIM_Base_SetConfig+0x30>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a26      	ldr	r2, [pc, #152]	; (8005b70 <TIM_Base_SetConfig+0xbc>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d003      	beq.n	8005ae4 <TIM_Base_SetConfig+0x30>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a25      	ldr	r2, [pc, #148]	; (8005b74 <TIM_Base_SetConfig+0xc0>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d108      	bne.n	8005af6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a1c      	ldr	r2, [pc, #112]	; (8005b6c <TIM_Base_SetConfig+0xb8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d00b      	beq.n	8005b16 <TIM_Base_SetConfig+0x62>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b04:	d007      	beq.n	8005b16 <TIM_Base_SetConfig+0x62>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a19      	ldr	r2, [pc, #100]	; (8005b70 <TIM_Base_SetConfig+0xbc>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d003      	beq.n	8005b16 <TIM_Base_SetConfig+0x62>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a18      	ldr	r2, [pc, #96]	; (8005b74 <TIM_Base_SetConfig+0xc0>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d108      	bne.n	8005b28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	689a      	ldr	r2, [r3, #8]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a07      	ldr	r2, [pc, #28]	; (8005b6c <TIM_Base_SetConfig+0xb8>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d103      	bne.n	8005b5c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	691a      	ldr	r2, [r3, #16]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	615a      	str	r2, [r3, #20]
}
 8005b62:	bf00      	nop
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bc80      	pop	{r7}
 8005b6a:	4770      	bx	lr
 8005b6c:	40012c00 	.word	0x40012c00
 8005b70:	40000400 	.word	0x40000400
 8005b74:	40000800 	.word	0x40000800

08005b78 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
 8005b84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	f023 0201 	bic.w	r2, r3, #1
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	4a1f      	ldr	r2, [pc, #124]	; (8005c20 <TIM_TI1_SetConfig+0xa8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d00b      	beq.n	8005bbe <TIM_TI1_SetConfig+0x46>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bac:	d007      	beq.n	8005bbe <TIM_TI1_SetConfig+0x46>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	4a1c      	ldr	r2, [pc, #112]	; (8005c24 <TIM_TI1_SetConfig+0xac>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d003      	beq.n	8005bbe <TIM_TI1_SetConfig+0x46>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4a1b      	ldr	r2, [pc, #108]	; (8005c28 <TIM_TI1_SetConfig+0xb0>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d101      	bne.n	8005bc2 <TIM_TI1_SetConfig+0x4a>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e000      	b.n	8005bc4 <TIM_TI1_SetConfig+0x4c>
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d008      	beq.n	8005bda <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f023 0303 	bic.w	r3, r3, #3
 8005bce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	617b      	str	r3, [r7, #20]
 8005bd8:	e003      	b.n	8005be2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f043 0301 	orr.w	r3, r3, #1
 8005be0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005be8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	011b      	lsls	r3, r3, #4
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	f023 030a 	bic.w	r3, r3, #10
 8005bfc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	f003 030a 	and.w	r3, r3, #10
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	621a      	str	r2, [r3, #32]
}
 8005c16:	bf00      	nop
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	4770      	bx	lr
 8005c20:	40012c00 	.word	0x40012c00
 8005c24:	40000400 	.word	0x40000400
 8005c28:	40000800 	.word	0x40000800

08005c2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	f023 0201 	bic.w	r2, r3, #1
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	011b      	lsls	r3, r3, #4
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f023 030a 	bic.w	r3, r3, #10
 8005c68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	621a      	str	r2, [r3, #32]
}
 8005c7e:	bf00      	nop
 8005c80:	371c      	adds	r7, #28
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr

08005c88 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b087      	sub	sp, #28
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
 8005c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	f023 0210 	bic.w	r2, r3, #16
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a1b      	ldr	r3, [r3, #32]
 8005cac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	021b      	lsls	r3, r3, #8
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cc6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	031b      	lsls	r3, r3, #12
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cda:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	011b      	lsls	r3, r3, #4
 8005ce0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ce4:	693a      	ldr	r2, [r7, #16]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	621a      	str	r2, [r3, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	371c      	adds	r7, #28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	f023 0210 	bic.w	r2, r3, #16
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	031b      	lsls	r3, r3, #12
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	621a      	str	r2, [r3, #32]
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	4770      	bx	lr

08005d5e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b087      	sub	sp, #28
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	60f8      	str	r0, [r7, #12]
 8005d66:	60b9      	str	r1, [r7, #8]
 8005d68:	607a      	str	r2, [r7, #4]
 8005d6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	69db      	ldr	r3, [r3, #28]
 8005d7c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f023 0303 	bic.w	r3, r3, #3
 8005d8a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	011b      	lsls	r3, r3, #4
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005dae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	021b      	lsls	r3, r3, #8
 8005db4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	621a      	str	r2, [r3, #32]
}
 8005dca:	bf00      	nop
 8005dcc:	371c      	adds	r7, #28
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b087      	sub	sp, #28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	021b      	lsls	r3, r3, #8
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e12:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	031b      	lsls	r3, r3, #12
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e26:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	031b      	lsls	r3, r3, #12
 8005e2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	693a      	ldr	r2, [r7, #16]
 8005e40:	621a      	str	r2, [r3, #32]
}
 8005e42:	bf00      	nop
 8005e44:	371c      	adds	r7, #28
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bc80      	pop	{r7}
 8005e4a:	4770      	bx	lr

08005e4c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e62:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e64:	683a      	ldr	r2, [r7, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	f043 0307 	orr.w	r3, r3, #7
 8005e6e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	609a      	str	r2, [r3, #8]
}
 8005e76:	bf00      	nop
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bc80      	pop	{r7}
 8005e7e:	4770      	bx	lr

08005e80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	021a      	lsls	r2, r3, #8
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	609a      	str	r2, [r3, #8]
}
 8005eb4:	bf00      	nop
 8005eb6:	371c      	adds	r7, #28
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bc80      	pop	{r7}
 8005ebc:	4770      	bx	lr

08005ebe <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b087      	sub	sp, #28
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	f003 031f 	and.w	r3, r3, #31
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6a1a      	ldr	r2, [r3, #32]
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	43db      	mvns	r3, r3
 8005ee0:	401a      	ands	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a1a      	ldr	r2, [r3, #32]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	f003 031f 	and.w	r3, r3, #31
 8005ef0:	6879      	ldr	r1, [r7, #4]
 8005ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	621a      	str	r2, [r3, #32]
}
 8005efc:	bf00      	nop
 8005efe:	371c      	adds	r7, #28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bc80      	pop	{r7}
 8005f04:	4770      	bx	lr
	...

08005f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e046      	b.n	8005fae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a16      	ldr	r2, [pc, #88]	; (8005fb8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d00e      	beq.n	8005f82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f6c:	d009      	beq.n	8005f82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a12      	ldr	r2, [pc, #72]	; (8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d004      	beq.n	8005f82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a10      	ldr	r2, [pc, #64]	; (8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d10c      	bne.n	8005f9c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	68ba      	ldr	r2, [r7, #8]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr
 8005fb8:	40012c00 	.word	0x40012c00
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800

08005fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bc80      	pop	{r7}
 8005fd4:	4770      	bx	lr

08005fd6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b083      	sub	sp, #12
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fde:	bf00      	nop
 8005fe0:	370c      	adds	r7, #12
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e03f      	b.n	800607a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d106      	bne.n	8006014 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7fc fc20 	bl	8002854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2224      	movs	r2, #36	; 0x24
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800602a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fcad 	bl	800698c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	691a      	ldr	r2, [r3, #16]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006040:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006050:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68da      	ldr	r2, [r3, #12]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006060:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2220      	movs	r2, #32
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2220      	movs	r2, #32
 8006074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3708      	adds	r7, #8
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b084      	sub	sp, #16
 8006086:	af00      	add	r7, sp, #0
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	60b9      	str	r1, [r7, #8]
 800608c:	4613      	mov	r3, r2
 800608e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b20      	cmp	r3, #32
 800609a:	d11d      	bne.n	80060d8 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d002      	beq.n	80060a8 <HAL_UART_Receive_DMA+0x26>
 80060a2:	88fb      	ldrh	r3, [r7, #6]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d101      	bne.n	80060ac <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e016      	b.n	80060da <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d101      	bne.n	80060ba <HAL_UART_Receive_DMA+0x38>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e00f      	b.n	80060da <HAL_UART_Receive_DMA+0x58>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80060c8:	88fb      	ldrh	r3, [r7, #6]
 80060ca:	461a      	mov	r2, r3
 80060cc:	68b9      	ldr	r1, [r7, #8]
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f000 fa92 	bl	80065f8 <UART_Start_Receive_DMA>
 80060d4:	4603      	mov	r3, r0
 80060d6:	e000      	b.n	80060da <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80060d8:	2302      	movs	r3, #2
  }
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
	...

080060e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b08a      	sub	sp, #40	; 0x28
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006104:	2300      	movs	r3, #0
 8006106:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800610c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10d      	bne.n	8006136 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800611a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <HAL_UART_IRQHandler+0x52>
 8006124:	6a3b      	ldr	r3, [r7, #32]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fb82 	bl	8006838 <UART_Receive_IT>
      return;
 8006134:	e17b      	b.n	800642e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	2b00      	cmp	r3, #0
 800613a:	f000 80b1 	beq.w	80062a0 <HAL_UART_IRQHandler+0x1bc>
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d105      	bne.n	8006154 <HAL_UART_IRQHandler+0x70>
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 80a6 	beq.w	80062a0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <HAL_UART_IRQHandler+0x90>
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006164:	2b00      	cmp	r3, #0
 8006166:	d005      	beq.n	8006174 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616c:	f043 0201 	orr.w	r2, r3, #1
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006176:	f003 0304 	and.w	r3, r3, #4
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00a      	beq.n	8006194 <HAL_UART_IRQHandler+0xb0>
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	f003 0301 	and.w	r3, r3, #1
 8006184:	2b00      	cmp	r3, #0
 8006186:	d005      	beq.n	8006194 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618c:	f043 0202 	orr.w	r2, r3, #2
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	f003 0302 	and.w	r3, r3, #2
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00a      	beq.n	80061b4 <HAL_UART_IRQHandler+0xd0>
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ac:	f043 0204 	orr.w	r2, r3, #4
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80061b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b6:	f003 0308 	and.w	r3, r3, #8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00f      	beq.n	80061de <HAL_UART_IRQHandler+0xfa>
 80061be:	6a3b      	ldr	r3, [r7, #32]
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d104      	bne.n	80061d2 <HAL_UART_IRQHandler+0xee>
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d005      	beq.n	80061de <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d6:	f043 0208 	orr.w	r2, r3, #8
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 811e 	beq.w	8006424 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d007      	beq.n	8006202 <HAL_UART_IRQHandler+0x11e>
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	f003 0320 	and.w	r3, r3, #32
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d002      	beq.n	8006202 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 fb1b 	bl	8006838 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	695b      	ldr	r3, [r3, #20]
 8006208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620c:	2b00      	cmp	r3, #0
 800620e:	bf14      	ite	ne
 8006210:	2301      	movne	r3, #1
 8006212:	2300      	moveq	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621c:	f003 0308 	and.w	r3, r3, #8
 8006220:	2b00      	cmp	r3, #0
 8006222:	d102      	bne.n	800622a <HAL_UART_IRQHandler+0x146>
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d031      	beq.n	800628e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 fa5d 	bl	80066ea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800623a:	2b00      	cmp	r3, #0
 800623c:	d023      	beq.n	8006286 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	695a      	ldr	r2, [r3, #20]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800624c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006252:	2b00      	cmp	r3, #0
 8006254:	d013      	beq.n	800627e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625a:	4a76      	ldr	r2, [pc, #472]	; (8006434 <HAL_UART_IRQHandler+0x350>)
 800625c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	4618      	mov	r0, r3
 8006264:	f7fd f90c 	bl	8003480 <HAL_DMA_Abort_IT>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d016      	beq.n	800629c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006278:	4610      	mov	r0, r2
 800627a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800627c:	e00e      	b.n	800629c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f8f5 	bl	800646e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006284:	e00a      	b.n	800629c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 f8f1 	bl	800646e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800628c:	e006      	b.n	800629c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f8ed 	bl	800646e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800629a:	e0c3      	b.n	8006424 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629c:	bf00      	nop
    return;
 800629e:	e0c1      	b.n	8006424 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	f040 80a1 	bne.w	80063ec <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80062aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ac:	f003 0310 	and.w	r3, r3, #16
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f000 809b 	beq.w	80063ec <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	f003 0310 	and.w	r3, r3, #16
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f000 8095 	beq.w	80063ec <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062c2:	2300      	movs	r3, #0
 80062c4:	60fb      	str	r3, [r7, #12]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	60fb      	str	r3, [r7, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d04e      	beq.n	8006384 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80062f0:	8a3b      	ldrh	r3, [r7, #16]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 8098 	beq.w	8006428 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062fc:	8a3a      	ldrh	r2, [r7, #16]
 80062fe:	429a      	cmp	r2, r3
 8006300:	f080 8092 	bcs.w	8006428 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	8a3a      	ldrh	r2, [r7, #16]
 8006308:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	2b20      	cmp	r3, #32
 8006312:	d02b      	beq.n	800636c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68da      	ldr	r2, [r3, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006322:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	695a      	ldr	r2, [r3, #20]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0201 	bic.w	r2, r2, #1
 8006332:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	695a      	ldr	r2, [r3, #20]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006342:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2220      	movs	r2, #32
 8006348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68da      	ldr	r2, [r3, #12]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0210 	bic.w	r2, r2, #16
 8006360:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006366:	4618      	mov	r0, r3
 8006368:	f7fd f84f 	bl	800340a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006374:	b29b      	uxth	r3, r3
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	b29b      	uxth	r3, r3
 800637a:	4619      	mov	r1, r3
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f87f 	bl	8006480 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006382:	e051      	b.n	8006428 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800638c:	b29b      	uxth	r3, r3
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d047      	beq.n	800642c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800639c:	8a7b      	ldrh	r3, [r7, #18]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d044      	beq.n	800642c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68da      	ldr	r2, [r3, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063b0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	695a      	ldr	r2, [r3, #20]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0201 	bic.w	r2, r2, #1
 80063c0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68da      	ldr	r2, [r3, #12]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 0210 	bic.w	r2, r2, #16
 80063de:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063e0:	8a7b      	ldrh	r3, [r7, #18]
 80063e2:	4619      	mov	r1, r3
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f84b 	bl	8006480 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80063ea:	e01f      	b.n	800642c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d008      	beq.n	8006408 <HAL_UART_IRQHandler+0x324>
 80063f6:	6a3b      	ldr	r3, [r7, #32]
 80063f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d003      	beq.n	8006408 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 f9b2 	bl	800676a <UART_Transmit_IT>
    return;
 8006406:	e012      	b.n	800642e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00d      	beq.n	800642e <HAL_UART_IRQHandler+0x34a>
 8006412:	6a3b      	ldr	r3, [r7, #32]
 8006414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 f9f3 	bl	8006808 <UART_EndTransmit_IT>
    return;
 8006422:	e004      	b.n	800642e <HAL_UART_IRQHandler+0x34a>
    return;
 8006424:	bf00      	nop
 8006426:	e002      	b.n	800642e <HAL_UART_IRQHandler+0x34a>
      return;
 8006428:	bf00      	nop
 800642a:	e000      	b.n	800642e <HAL_UART_IRQHandler+0x34a>
      return;
 800642c:	bf00      	nop
  }
}
 800642e:	3728      	adds	r7, #40	; 0x28
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	08006743 	.word	0x08006743

08006438 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	bc80      	pop	{r7}
 8006448:	4770      	bx	lr

0800644a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800644a:	b480      	push	{r7}
 800644c:	b083      	sub	sp, #12
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	bc80      	pop	{r7}
 800645a:	4770      	bx	lr

0800645c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr

0800646e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006476:	bf00      	nop
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr

08006480 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	460b      	mov	r3, r1
 800648a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	bc80      	pop	{r7}
 8006494:	4770      	bx	lr

08006496 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b084      	sub	sp, #16
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0320 	and.w	r3, r3, #32
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d12a      	bne.n	8006508 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064c6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695a      	ldr	r2, [r3, #20]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0201 	bic.w	r2, r2, #1
 80064d6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	695a      	ldr	r2, [r3, #20]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064e6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d107      	bne.n	8006508 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68da      	ldr	r2, [r3, #12]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0210 	bic.w	r2, r2, #16
 8006506:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650c:	2b01      	cmp	r3, #1
 800650e:	d106      	bne.n	800651e <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006514:	4619      	mov	r1, r3
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f7ff ffb2 	bl	8006480 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800651c:	e002      	b.n	8006524 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f7ff ff93 	bl	800644a <HAL_UART_RxCpltCallback>
}
 8006524:	bf00      	nop
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006538:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653e:	2b01      	cmp	r3, #1
 8006540:	d108      	bne.n	8006554 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006546:	085b      	lsrs	r3, r3, #1
 8006548:	b29b      	uxth	r3, r3
 800654a:	4619      	mov	r1, r3
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f7ff ff97 	bl	8006480 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006552:	e002      	b.n	800655a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f7ff ff81 	bl	800645c <HAL_UART_RxHalfCpltCallback>
}
 800655a:	bf00      	nop
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b084      	sub	sp, #16
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800656a:	2300      	movs	r3, #0
 800656c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800657e:	2b00      	cmp	r3, #0
 8006580:	bf14      	ite	ne
 8006582:	2301      	movne	r3, #1
 8006584:	2300      	moveq	r3, #0
 8006586:	b2db      	uxtb	r3, r3
 8006588:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b21      	cmp	r3, #33	; 0x21
 8006594:	d108      	bne.n	80065a8 <UART_DMAError+0x46>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d005      	beq.n	80065a8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	2200      	movs	r2, #0
 80065a0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80065a2:	68b8      	ldr	r0, [r7, #8]
 80065a4:	f000 f88c 	bl	80066c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	bf14      	ite	ne
 80065b6:	2301      	movne	r3, #1
 80065b8:	2300      	moveq	r3, #0
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b22      	cmp	r3, #34	; 0x22
 80065c8:	d108      	bne.n	80065dc <UART_DMAError+0x7a>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d005      	beq.n	80065dc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	2200      	movs	r2, #0
 80065d4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80065d6:	68b8      	ldr	r0, [r7, #8]
 80065d8:	f000 f887 	bl	80066ea <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e0:	f043 0210 	orr.w	r2, r3, #16
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065e8:	68b8      	ldr	r0, [r7, #8]
 80065ea:	f7ff ff40 	bl	800646e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065ee:	bf00      	nop
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
	...

080065f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006606:	68ba      	ldr	r2, [r7, #8]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	88fa      	ldrh	r2, [r7, #6]
 8006610:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2222      	movs	r2, #34	; 0x22
 800661c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006624:	4a23      	ldr	r2, [pc, #140]	; (80066b4 <UART_Start_Receive_DMA+0xbc>)
 8006626:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662c:	4a22      	ldr	r2, [pc, #136]	; (80066b8 <UART_Start_Receive_DMA+0xc0>)
 800662e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006634:	4a21      	ldr	r2, [pc, #132]	; (80066bc <UART_Start_Receive_DMA+0xc4>)
 8006636:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800663c:	2200      	movs	r2, #0
 800663e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006640:	f107 0308 	add.w	r3, r7, #8
 8006644:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	3304      	adds	r3, #4
 8006650:	4619      	mov	r1, r3
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	88fb      	ldrh	r3, [r7, #6]
 8006658:	f7fc fe78 	bl	800334c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800665c:	2300      	movs	r3, #0
 800665e:	613b      	str	r3, [r7, #16]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	613b      	str	r3, [r7, #16]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	613b      	str	r3, [r7, #16]
 8006670:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68da      	ldr	r2, [r3, #12]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006688:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	695a      	ldr	r2, [r3, #20]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f042 0201 	orr.w	r2, r2, #1
 8006698:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	695a      	ldr	r2, [r3, #20]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066a8:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3718      	adds	r7, #24
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	08006497 	.word	0x08006497
 80066b8:	0800652d 	.word	0x0800652d
 80066bc:	08006563 	.word	0x08006563

080066c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80066d6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2220      	movs	r2, #32
 80066dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bc80      	pop	{r7}
 80066e8:	4770      	bx	lr

080066ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066ea:	b480      	push	{r7}
 80066ec:	b083      	sub	sp, #12
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68da      	ldr	r2, [r3, #12]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006700:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	695a      	ldr	r2, [r3, #20]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f022 0201 	bic.w	r2, r2, #1
 8006710:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006716:	2b01      	cmp	r3, #1
 8006718:	d107      	bne.n	800672a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68da      	ldr	r2, [r3, #12]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 0210 	bic.w	r2, r2, #16
 8006728:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	bc80      	pop	{r7}
 8006740:	4770      	bx	lr

08006742 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006742:	b580      	push	{r7, lr}
 8006744:	b084      	sub	sp, #16
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f7ff fe86 	bl	800646e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006762:	bf00      	nop
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800676a:	b480      	push	{r7}
 800676c:	b085      	sub	sp, #20
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b21      	cmp	r3, #33	; 0x21
 800677c:	d13e      	bne.n	80067fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006786:	d114      	bne.n	80067b2 <UART_Transmit_IT+0x48>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d110      	bne.n	80067b2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a1b      	ldr	r3, [r3, #32]
 8006794:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	881b      	ldrh	r3, [r3, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	1c9a      	adds	r2, r3, #2
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	621a      	str	r2, [r3, #32]
 80067b0:	e008      	b.n	80067c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a1b      	ldr	r3, [r3, #32]
 80067b6:	1c59      	adds	r1, r3, #1
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6211      	str	r1, [r2, #32]
 80067bc:	781a      	ldrb	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	3b01      	subs	r3, #1
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	4619      	mov	r1, r3
 80067d2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10f      	bne.n	80067f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80067e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80067f8:	2300      	movs	r3, #0
 80067fa:	e000      	b.n	80067fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067fc:	2302      	movs	r3, #2
  }
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	bc80      	pop	{r7}
 8006806:	4770      	bx	lr

08006808 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68da      	ldr	r2, [r3, #12]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800681e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff fe05 	bl	8006438 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006846:	b2db      	uxtb	r3, r3
 8006848:	2b22      	cmp	r3, #34	; 0x22
 800684a:	f040 8099 	bne.w	8006980 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006856:	d117      	bne.n	8006888 <UART_Receive_IT+0x50>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d113      	bne.n	8006888 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006860:	2300      	movs	r3, #0
 8006862:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006868:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	b29b      	uxth	r3, r3
 8006872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006876:	b29a      	uxth	r2, r3
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006880:	1c9a      	adds	r2, r3, #2
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	629a      	str	r2, [r3, #40]	; 0x28
 8006886:	e026      	b.n	80068d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800688c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800688e:	2300      	movs	r3, #0
 8006890:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800689a:	d007      	beq.n	80068ac <UART_Receive_IT+0x74>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10a      	bne.n	80068ba <UART_Receive_IT+0x82>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d106      	bne.n	80068ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	b2da      	uxtb	r2, r3
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	701a      	strb	r2, [r3, #0]
 80068b8:	e008      	b.n	80068cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d0:	1c5a      	adds	r2, r3, #1
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068da:	b29b      	uxth	r3, r3
 80068dc:	3b01      	subs	r3, #1
 80068de:	b29b      	uxth	r3, r3
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	4619      	mov	r1, r3
 80068e4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d148      	bne.n	800697c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68da      	ldr	r2, [r3, #12]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f022 0220 	bic.w	r2, r2, #32
 80068f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68da      	ldr	r2, [r3, #12]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006908:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	695a      	ldr	r2, [r3, #20]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f022 0201 	bic.w	r2, r2, #1
 8006918:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2220      	movs	r2, #32
 800691e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006926:	2b01      	cmp	r3, #1
 8006928:	d123      	bne.n	8006972 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68da      	ldr	r2, [r3, #12]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f022 0210 	bic.w	r2, r2, #16
 800693e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0310 	and.w	r3, r3, #16
 800694a:	2b10      	cmp	r3, #16
 800694c:	d10a      	bne.n	8006964 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800694e:	2300      	movs	r3, #0
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60fb      	str	r3, [r7, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	60fb      	str	r3, [r7, #12]
 8006962:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7ff fd88 	bl	8006480 <HAL_UARTEx_RxEventCallback>
 8006970:	e002      	b.n	8006978 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f7ff fd69 	bl	800644a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	e002      	b.n	8006982 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800697c:	2300      	movs	r3, #0
 800697e:	e000      	b.n	8006982 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006980:	2302      	movs	r3, #2
  }
}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
	...

0800698c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	68da      	ldr	r2, [r3, #12]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	430a      	orrs	r2, r1
 80069a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689a      	ldr	r2, [r3, #8]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80069c6:	f023 030c 	bic.w	r3, r3, #12
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	6812      	ldr	r2, [r2, #0]
 80069ce:	68b9      	ldr	r1, [r7, #8]
 80069d0:	430b      	orrs	r3, r1
 80069d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699a      	ldr	r2, [r3, #24]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	430a      	orrs	r2, r1
 80069e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a2c      	ldr	r2, [pc, #176]	; (8006aa0 <UART_SetConfig+0x114>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d103      	bne.n	80069fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80069f4:	f7fd fdd0 	bl	8004598 <HAL_RCC_GetPCLK2Freq>
 80069f8:	60f8      	str	r0, [r7, #12]
 80069fa:	e002      	b.n	8006a02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80069fc:	f7fd fdb8 	bl	8004570 <HAL_RCC_GetPCLK1Freq>
 8006a00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	4613      	mov	r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	4413      	add	r3, r2
 8006a0a:	009a      	lsls	r2, r3, #2
 8006a0c:	441a      	add	r2, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	4a22      	ldr	r2, [pc, #136]	; (8006aa4 <UART_SetConfig+0x118>)
 8006a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a1e:	095b      	lsrs	r3, r3, #5
 8006a20:	0119      	lsls	r1, r3, #4
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	4613      	mov	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	009a      	lsls	r2, r3, #2
 8006a2c:	441a      	add	r2, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a38:	4b1a      	ldr	r3, [pc, #104]	; (8006aa4 <UART_SetConfig+0x118>)
 8006a3a:	fba3 0302 	umull	r0, r3, r3, r2
 8006a3e:	095b      	lsrs	r3, r3, #5
 8006a40:	2064      	movs	r0, #100	; 0x64
 8006a42:	fb00 f303 	mul.w	r3, r0, r3
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	011b      	lsls	r3, r3, #4
 8006a4a:	3332      	adds	r3, #50	; 0x32
 8006a4c:	4a15      	ldr	r2, [pc, #84]	; (8006aa4 <UART_SetConfig+0x118>)
 8006a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a52:	095b      	lsrs	r3, r3, #5
 8006a54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a58:	4419      	add	r1, r3
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	4413      	add	r3, r2
 8006a62:	009a      	lsls	r2, r3, #2
 8006a64:	441a      	add	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a70:	4b0c      	ldr	r3, [pc, #48]	; (8006aa4 <UART_SetConfig+0x118>)
 8006a72:	fba3 0302 	umull	r0, r3, r3, r2
 8006a76:	095b      	lsrs	r3, r3, #5
 8006a78:	2064      	movs	r0, #100	; 0x64
 8006a7a:	fb00 f303 	mul.w	r3, r0, r3
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	011b      	lsls	r3, r3, #4
 8006a82:	3332      	adds	r3, #50	; 0x32
 8006a84:	4a07      	ldr	r2, [pc, #28]	; (8006aa4 <UART_SetConfig+0x118>)
 8006a86:	fba2 2303 	umull	r2, r3, r2, r3
 8006a8a:	095b      	lsrs	r3, r3, #5
 8006a8c:	f003 020f 	and.w	r2, r3, #15
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	440a      	add	r2, r1
 8006a96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006a98:	bf00      	nop
 8006a9a:	3710      	adds	r7, #16
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	40013800 	.word	0x40013800
 8006aa4:	51eb851f 	.word	0x51eb851f

08006aa8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006aac:	4904      	ldr	r1, [pc, #16]	; (8006ac0 <MX_FATFS_Init+0x18>)
 8006aae:	4805      	ldr	r0, [pc, #20]	; (8006ac4 <MX_FATFS_Init+0x1c>)
 8006ab0:	f003 f902 	bl	8009cb8 <FATFS_LinkDriver>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	4b03      	ldr	r3, [pc, #12]	; (8006ac8 <MX_FATFS_Init+0x20>)
 8006aba:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006abc:	bf00      	nop
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	20000be8 	.word	0x20000be8
 8006ac4:	20000010 	.word	0x20000010
 8006ac8:	20000bec 	.word	0x20000bec

08006acc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006acc:	b480      	push	{r7}
 8006ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006ad0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bc80      	pop	{r7}
 8006ad8:	4770      	bx	lr
	...

08006adc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = SD_disk_initialize(pdrv);
 8006ae6:	79fb      	ldrb	r3, [r7, #7]
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fa fac7 	bl	800107c <SD_disk_initialize>
 8006aee:	4603      	mov	r3, r0
 8006af0:	461a      	mov	r2, r3
 8006af2:	4b04      	ldr	r3, [pc, #16]	; (8006b04 <USER_initialize+0x28>)
 8006af4:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006af6:	4b03      	ldr	r3, [pc, #12]	; (8006b04 <USER_initialize+0x28>)
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	2000000d 	.word	0x2000000d

08006b08 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	4603      	mov	r3, r0
 8006b10:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8006b12:	79fb      	ldrb	r3, [r7, #7]
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7fa fb9b 	bl	8001250 <SD_disk_status>
 8006b1a:	4603      	mov	r3, r0
    return Stat;
  /* USER CODE END STATUS */
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60b9      	str	r1, [r7, #8]
 8006b2c:	607a      	str	r2, [r7, #4]
 8006b2e:	603b      	str	r3, [r7, #0]
 8006b30:	4603      	mov	r3, r0
 8006b32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8006b34:	7bf8      	ldrb	r0, [r7, #15]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	68b9      	ldr	r1, [r7, #8]
 8006b3c:	f7fa fb9c 	bl	8001278 <SD_disk_read>
 8006b40:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b084      	sub	sp, #16
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	607a      	str	r2, [r7, #4]
 8006b54:	603b      	str	r3, [r7, #0]
 8006b56:	4603      	mov	r3, r0
 8006b58:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 8006b5a:	7bf8      	ldrb	r0, [r7, #15]
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	68b9      	ldr	r1, [r7, #8]
 8006b62:	f7fa fbf3 	bl	800134c <SD_disk_write>
 8006b66:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3710      	adds	r7, #16
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	4603      	mov	r3, r0
 8006b78:	603a      	str	r2, [r7, #0]
 8006b7a:	71fb      	strb	r3, [r7, #7]
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 8006b80:	79b9      	ldrb	r1, [r7, #6]
 8006b82:	79fb      	ldrb	r3, [r7, #7]
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7fa fc64 	bl	8001454 <SD_disk_ioctl>
 8006b8c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3708      	adds	r7, #8
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
	...

08006b98 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006ba2:	79fb      	ldrb	r3, [r7, #7]
 8006ba4:	4a08      	ldr	r2, [pc, #32]	; (8006bc8 <disk_status+0x30>)
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	4413      	add	r3, r2
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	79fa      	ldrb	r2, [r7, #7]
 8006bb0:	4905      	ldr	r1, [pc, #20]	; (8006bc8 <disk_status+0x30>)
 8006bb2:	440a      	add	r2, r1
 8006bb4:	7a12      	ldrb	r2, [r2, #8]
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	4798      	blx	r3
 8006bba:	4603      	mov	r3, r0
 8006bbc:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3710      	adds	r7, #16
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	200002cc 	.word	0x200002cc

08006bcc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8006bda:	79fb      	ldrb	r3, [r7, #7]
 8006bdc:	4a0d      	ldr	r2, [pc, #52]	; (8006c14 <disk_initialize+0x48>)
 8006bde:	5cd3      	ldrb	r3, [r2, r3]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d111      	bne.n	8006c08 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8006be4:	79fb      	ldrb	r3, [r7, #7]
 8006be6:	4a0b      	ldr	r2, [pc, #44]	; (8006c14 <disk_initialize+0x48>)
 8006be8:	2101      	movs	r1, #1
 8006bea:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006bec:	79fb      	ldrb	r3, [r7, #7]
 8006bee:	4a09      	ldr	r2, [pc, #36]	; (8006c14 <disk_initialize+0x48>)
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	79fa      	ldrb	r2, [r7, #7]
 8006bfa:	4906      	ldr	r1, [pc, #24]	; (8006c14 <disk_initialize+0x48>)
 8006bfc:	440a      	add	r2, r1
 8006bfe:	7a12      	ldrb	r2, [r2, #8]
 8006c00:	4610      	mov	r0, r2
 8006c02:	4798      	blx	r3
 8006c04:	4603      	mov	r3, r0
 8006c06:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	200002cc 	.word	0x200002cc

08006c18 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006c18:	b590      	push	{r4, r7, lr}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60b9      	str	r1, [r7, #8]
 8006c20:	607a      	str	r2, [r7, #4]
 8006c22:	603b      	str	r3, [r7, #0]
 8006c24:	4603      	mov	r3, r0
 8006c26:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	4a0a      	ldr	r2, [pc, #40]	; (8006c54 <disk_read+0x3c>)
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4413      	add	r3, r2
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	689c      	ldr	r4, [r3, #8]
 8006c34:	7bfb      	ldrb	r3, [r7, #15]
 8006c36:	4a07      	ldr	r2, [pc, #28]	; (8006c54 <disk_read+0x3c>)
 8006c38:	4413      	add	r3, r2
 8006c3a:	7a18      	ldrb	r0, [r3, #8]
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	68b9      	ldr	r1, [r7, #8]
 8006c42:	47a0      	blx	r4
 8006c44:	4603      	mov	r3, r0
 8006c46:	75fb      	strb	r3, [r7, #23]
  return res;
 8006c48:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	371c      	adds	r7, #28
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd90      	pop	{r4, r7, pc}
 8006c52:	bf00      	nop
 8006c54:	200002cc 	.word	0x200002cc

08006c58 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006c58:	b590      	push	{r4, r7, lr}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60b9      	str	r1, [r7, #8]
 8006c60:	607a      	str	r2, [r7, #4]
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	4603      	mov	r3, r0
 8006c66:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
 8006c6a:	4a0a      	ldr	r2, [pc, #40]	; (8006c94 <disk_write+0x3c>)
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	4413      	add	r3, r2
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	68dc      	ldr	r4, [r3, #12]
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
 8006c76:	4a07      	ldr	r2, [pc, #28]	; (8006c94 <disk_write+0x3c>)
 8006c78:	4413      	add	r3, r2
 8006c7a:	7a18      	ldrb	r0, [r3, #8]
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	47a0      	blx	r4
 8006c84:	4603      	mov	r3, r0
 8006c86:	75fb      	strb	r3, [r7, #23]
  return res;
 8006c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	371c      	adds	r7, #28
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd90      	pop	{r4, r7, pc}
 8006c92:	bf00      	nop
 8006c94:	200002cc 	.word	0x200002cc

08006c98 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	603a      	str	r2, [r7, #0]
 8006ca2:	71fb      	strb	r3, [r7, #7]
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006ca8:	79fb      	ldrb	r3, [r7, #7]
 8006caa:	4a09      	ldr	r2, [pc, #36]	; (8006cd0 <disk_ioctl+0x38>)
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	79fa      	ldrb	r2, [r7, #7]
 8006cb6:	4906      	ldr	r1, [pc, #24]	; (8006cd0 <disk_ioctl+0x38>)
 8006cb8:	440a      	add	r2, r1
 8006cba:	7a10      	ldrb	r0, [r2, #8]
 8006cbc:	79b9      	ldrb	r1, [r7, #6]
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	4798      	blx	r3
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	73fb      	strb	r3, [r7, #15]
  return res;
 8006cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	200002cc 	.word	0x200002cc

08006cd4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006cd4:	b480      	push	{r7}
 8006cd6:	b087      	sub	sp, #28
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8006ce8:	e007      	b.n	8006cfa <mem_cpy+0x26>
		*d++ = *s++;
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	1c53      	adds	r3, r2, #1
 8006cee:	613b      	str	r3, [r7, #16]
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	1c59      	adds	r1, r3, #1
 8006cf4:	6179      	str	r1, [r7, #20]
 8006cf6:	7812      	ldrb	r2, [r2, #0]
 8006cf8:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	1e5a      	subs	r2, r3, #1
 8006cfe:	607a      	str	r2, [r7, #4]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1f2      	bne.n	8006cea <mem_cpy+0x16>
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bc80      	pop	{r7}
 8006d0e:	4770      	bx	lr

08006d10 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006d10:	b480      	push	{r7}
 8006d12:	b087      	sub	sp, #28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8006d20:	e005      	b.n	8006d2e <mem_set+0x1e>
		*d++ = (BYTE)val;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	617a      	str	r2, [r7, #20]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	b2d2      	uxtb	r2, r2
 8006d2c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	1e5a      	subs	r2, r3, #1
 8006d32:	607a      	str	r2, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1f4      	bne.n	8006d22 <mem_set+0x12>
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	371c      	adds	r7, #28
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bc80      	pop	{r7}
 8006d42:	4770      	bx	lr

08006d44 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8006d44:	b480      	push	{r7}
 8006d46:	b089      	sub	sp, #36	; 0x24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	61fb      	str	r3, [r7, #28]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8006d5c:	bf00      	nop
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	1e5a      	subs	r2, r3, #1
 8006d62:	607a      	str	r2, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00d      	beq.n	8006d84 <mem_cmp+0x40>
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	1c5a      	adds	r2, r3, #1
 8006d6c:	61fa      	str	r2, [r7, #28]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	4619      	mov	r1, r3
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	1c5a      	adds	r2, r3, #1
 8006d76:	61ba      	str	r2, [r7, #24]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	1acb      	subs	r3, r1, r3
 8006d7c:	617b      	str	r3, [r7, #20]
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0ec      	beq.n	8006d5e <mem_cmp+0x1a>
	return r;
 8006d84:	697b      	ldr	r3, [r7, #20]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3724      	adds	r7, #36	; 0x24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bc80      	pop	{r7}
 8006d8e:	4770      	bx	lr

08006d90 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006d9a:	e002      	b.n	8006da2 <chk_chr+0x12>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	607b      	str	r3, [r7, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d005      	beq.n	8006db6 <chk_chr+0x26>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	461a      	mov	r2, r3
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d1f2      	bne.n	8006d9c <chk_chr+0xc>
	return *str;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	781b      	ldrb	r3, [r3, #0]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bc80      	pop	{r7}
 8006dc2:	4770      	bx	lr

08006dc4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006dce:	2300      	movs	r3, #0
 8006dd0:	60bb      	str	r3, [r7, #8]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	e035      	b.n	8006e44 <chk_lock+0x80>
		if (Files[i].fs) {	/* Existing entry */
 8006dd8:	492e      	ldr	r1, [pc, #184]	; (8006e94 <chk_lock+0xd0>)
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	4613      	mov	r3, r2
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	4413      	add	r3, r2
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	440b      	add	r3, r1
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d026      	beq.n	8006e3a <chk_lock+0x76>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8006dec:	4929      	ldr	r1, [pc, #164]	; (8006e94 <chk_lock+0xd0>)
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	4613      	mov	r3, r2
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	4413      	add	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	440b      	add	r3, r1
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d11c      	bne.n	8006e3e <chk_lock+0x7a>
				Files[i].clu == dp->sclust &&
 8006e04:	4923      	ldr	r1, [pc, #140]	; (8006e94 <chk_lock+0xd0>)
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4613      	mov	r3, r2
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	4413      	add	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	440b      	add	r3, r1
 8006e12:	3304      	adds	r3, #4
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d10f      	bne.n	8006e3e <chk_lock+0x7a>
				Files[i].idx == dp->index) break;
 8006e1e:	491d      	ldr	r1, [pc, #116]	; (8006e94 <chk_lock+0xd0>)
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	4613      	mov	r3, r2
 8006e24:	005b      	lsls	r3, r3, #1
 8006e26:	4413      	add	r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	440b      	add	r3, r1
 8006e2c:	3308      	adds	r3, #8
 8006e2e:	881a      	ldrh	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d102      	bne.n	8006e3e <chk_lock+0x7a>
				Files[i].idx == dp->index) break;
 8006e38:	e007      	b.n	8006e4a <chk_lock+0x86>
		} else {			/* Blank entry */
			be = 1;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3301      	adds	r3, #1
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d9c6      	bls.n	8006dd8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2b02      	cmp	r3, #2
 8006e4e:	d109      	bne.n	8006e64 <chk_lock+0xa0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d102      	bne.n	8006e5c <chk_lock+0x98>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d101      	bne.n	8006e60 <chk_lock+0x9c>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	e013      	b.n	8006e88 <chk_lock+0xc4>
 8006e60:	2312      	movs	r3, #18
 8006e62:	e011      	b.n	8006e88 <chk_lock+0xc4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10b      	bne.n	8006e82 <chk_lock+0xbe>
 8006e6a:	490a      	ldr	r1, [pc, #40]	; (8006e94 <chk_lock+0xd0>)
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4613      	mov	r3, r2
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	4413      	add	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	440b      	add	r3, r1
 8006e78:	330a      	adds	r3, #10
 8006e7a:	881b      	ldrh	r3, [r3, #0]
 8006e7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e80:	d101      	bne.n	8006e86 <chk_lock+0xc2>
 8006e82:	2310      	movs	r3, #16
 8006e84:	e000      	b.n	8006e88 <chk_lock+0xc4>
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3714      	adds	r7, #20
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bc80      	pop	{r7}
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	200000b4 	.word	0x200000b4

08006e98 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	607b      	str	r3, [r7, #4]
 8006ea2:	e002      	b.n	8006eaa <enq_lock+0x12>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	607b      	str	r3, [r7, #4]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d809      	bhi.n	8006ec4 <enq_lock+0x2c>
 8006eb0:	490a      	ldr	r1, [pc, #40]	; (8006edc <enq_lock+0x44>)
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	005b      	lsls	r3, r3, #1
 8006eb8:	4413      	add	r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	440b      	add	r3, r1
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d1ef      	bne.n	8006ea4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	bf14      	ite	ne
 8006eca:	2301      	movne	r3, #1
 8006ecc:	2300      	moveq	r3, #0
 8006ece:	b2db      	uxtb	r3, r3
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bc80      	pop	{r7}
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	200000b4 	.word	0x200000b4

08006ee0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006eea:	2300      	movs	r3, #0
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	e028      	b.n	8006f42 <inc_lock+0x62>
		if (Files[i].fs == dp->fs &&
 8006ef0:	4952      	ldr	r1, [pc, #328]	; (800703c <inc_lock+0x15c>)
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	005b      	lsls	r3, r3, #1
 8006ef8:	4413      	add	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	440b      	add	r3, r1
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d119      	bne.n	8006f3c <inc_lock+0x5c>
			Files[i].clu == dp->sclust &&
 8006f08:	494c      	ldr	r1, [pc, #304]	; (800703c <inc_lock+0x15c>)
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	005b      	lsls	r3, r3, #1
 8006f10:	4413      	add	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	440b      	add	r3, r1
 8006f16:	3304      	adds	r3, #4
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d10c      	bne.n	8006f3c <inc_lock+0x5c>
			Files[i].idx == dp->index) break;
 8006f22:	4946      	ldr	r1, [pc, #280]	; (800703c <inc_lock+0x15c>)
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	4613      	mov	r3, r2
 8006f28:	005b      	lsls	r3, r3, #1
 8006f2a:	4413      	add	r3, r2
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	440b      	add	r3, r1
 8006f30:	3308      	adds	r3, #8
 8006f32:	881a      	ldrh	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d006      	beq.n	8006f4a <inc_lock+0x6a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	60fb      	str	r3, [r7, #12]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d9d3      	bls.n	8006ef0 <inc_lock+0x10>
 8006f48:	e000      	b.n	8006f4c <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 8006f4a:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d142      	bne.n	8006fd8 <inc_lock+0xf8>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
 8006f56:	e002      	b.n	8006f5e <inc_lock+0x7e>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	60fb      	str	r3, [r7, #12]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d809      	bhi.n	8006f78 <inc_lock+0x98>
 8006f64:	4935      	ldr	r1, [pc, #212]	; (800703c <inc_lock+0x15c>)
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	005b      	lsls	r3, r3, #1
 8006f6c:	4413      	add	r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	440b      	add	r3, r1
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1ef      	bne.n	8006f58 <inc_lock+0x78>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d101      	bne.n	8006f82 <inc_lock+0xa2>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	e057      	b.n	8007032 <inc_lock+0x152>
		Files[i].fs = dp->fs;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6819      	ldr	r1, [r3, #0]
 8006f86:	482d      	ldr	r0, [pc, #180]	; (800703c <inc_lock+0x15c>)
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	4413      	add	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4403      	add	r3, r0
 8006f94:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6899      	ldr	r1, [r3, #8]
 8006f9a:	4828      	ldr	r0, [pc, #160]	; (800703c <inc_lock+0x15c>)
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	005b      	lsls	r3, r3, #1
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4403      	add	r3, r0
 8006fa8:	3304      	adds	r3, #4
 8006faa:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	88d8      	ldrh	r0, [r3, #6]
 8006fb0:	4922      	ldr	r1, [pc, #136]	; (800703c <inc_lock+0x15c>)
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	005b      	lsls	r3, r3, #1
 8006fb8:	4413      	add	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	440b      	add	r3, r1
 8006fbe:	3308      	adds	r3, #8
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8006fc4:	491d      	ldr	r1, [pc, #116]	; (800703c <inc_lock+0x15c>)
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	005b      	lsls	r3, r3, #1
 8006fcc:	4413      	add	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	440b      	add	r3, r1
 8006fd2:	330a      	adds	r3, #10
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00c      	beq.n	8006ff8 <inc_lock+0x118>
 8006fde:	4917      	ldr	r1, [pc, #92]	; (800703c <inc_lock+0x15c>)
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	4413      	add	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	440b      	add	r3, r1
 8006fec:	330a      	adds	r3, #10
 8006fee:	881b      	ldrh	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d001      	beq.n	8006ff8 <inc_lock+0x118>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	e01c      	b.n	8007032 <inc_lock+0x152>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10b      	bne.n	8007016 <inc_lock+0x136>
 8006ffe:	490f      	ldr	r1, [pc, #60]	; (800703c <inc_lock+0x15c>)
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4613      	mov	r3, r2
 8007004:	005b      	lsls	r3, r3, #1
 8007006:	4413      	add	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	440b      	add	r3, r1
 800700c:	330a      	adds	r3, #10
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	3301      	adds	r3, #1
 8007012:	b299      	uxth	r1, r3
 8007014:	e001      	b.n	800701a <inc_lock+0x13a>
 8007016:	f44f 7180 	mov.w	r1, #256	; 0x100
 800701a:	4808      	ldr	r0, [pc, #32]	; (800703c <inc_lock+0x15c>)
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4613      	mov	r3, r2
 8007020:	005b      	lsls	r3, r3, #1
 8007022:	4413      	add	r3, r2
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	4403      	add	r3, r0
 8007028:	330a      	adds	r3, #10
 800702a:	460a      	mov	r2, r1
 800702c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	3301      	adds	r3, #1
}
 8007032:	4618      	mov	r0, r3
 8007034:	3714      	adds	r7, #20
 8007036:	46bd      	mov	sp, r7
 8007038:	bc80      	pop	{r7}
 800703a:	4770      	bx	lr
 800703c:	200000b4 	.word	0x200000b4

08007040 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3b01      	subs	r3, #1
 800704c:	607b      	str	r3, [r7, #4]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2b01      	cmp	r3, #1
 8007052:	d82e      	bhi.n	80070b2 <dec_lock+0x72>
		n = Files[i].ctr;
 8007054:	491b      	ldr	r1, [pc, #108]	; (80070c4 <dec_lock+0x84>)
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	4613      	mov	r3, r2
 800705a:	005b      	lsls	r3, r3, #1
 800705c:	4413      	add	r3, r2
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	440b      	add	r3, r1
 8007062:	330a      	adds	r3, #10
 8007064:	881b      	ldrh	r3, [r3, #0]
 8007066:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007068:	89fb      	ldrh	r3, [r7, #14]
 800706a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800706e:	d101      	bne.n	8007074 <dec_lock+0x34>
 8007070:	2300      	movs	r3, #0
 8007072:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8007074:	89fb      	ldrh	r3, [r7, #14]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <dec_lock+0x40>
 800707a:	89fb      	ldrh	r3, [r7, #14]
 800707c:	3b01      	subs	r3, #1
 800707e:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007080:	4910      	ldr	r1, [pc, #64]	; (80070c4 <dec_lock+0x84>)
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	4613      	mov	r3, r2
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	4413      	add	r3, r2
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	440b      	add	r3, r1
 800708e:	330a      	adds	r3, #10
 8007090:	89fa      	ldrh	r2, [r7, #14]
 8007092:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007094:	89fb      	ldrh	r3, [r7, #14]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d108      	bne.n	80070ac <dec_lock+0x6c>
 800709a:	490a      	ldr	r1, [pc, #40]	; (80070c4 <dec_lock+0x84>)
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	4613      	mov	r3, r2
 80070a0:	005b      	lsls	r3, r3, #1
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	440b      	add	r3, r1
 80070a8:	2200      	movs	r2, #0
 80070aa:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80070ac:	2300      	movs	r3, #0
 80070ae:	737b      	strb	r3, [r7, #13]
 80070b0:	e001      	b.n	80070b6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80070b2:	2302      	movs	r3, #2
 80070b4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80070b6:	7b7b      	ldrb	r3, [r7, #13]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	bc80      	pop	{r7}
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	200000b4 	.word	0x200000b4

080070c8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80070d0:	2300      	movs	r3, #0
 80070d2:	60fb      	str	r3, [r7, #12]
 80070d4:	e016      	b.n	8007104 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80070d6:	4910      	ldr	r1, [pc, #64]	; (8007118 <clear_lock+0x50>)
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4613      	mov	r3, r2
 80070dc:	005b      	lsls	r3, r3, #1
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	440b      	add	r3, r1
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d108      	bne.n	80070fe <clear_lock+0x36>
 80070ec:	490a      	ldr	r1, [pc, #40]	; (8007118 <clear_lock+0x50>)
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	4613      	mov	r3, r2
 80070f2:	005b      	lsls	r3, r3, #1
 80070f4:	4413      	add	r3, r2
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	440b      	add	r3, r1
 80070fa:	2200      	movs	r2, #0
 80070fc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	3301      	adds	r3, #1
 8007102:	60fb      	str	r3, [r7, #12]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2b01      	cmp	r3, #1
 8007108:	d9e5      	bls.n	80070d6 <clear_lock+0xe>
	}
}
 800710a:	bf00      	nop
 800710c:	bf00      	nop
 800710e:	3714      	adds	r7, #20
 8007110:	46bd      	mov	sp, r7
 8007112:	bc80      	pop	{r7}
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	200000b4 	.word	0x200000b4

0800711c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007124:	2300      	movs	r3, #0
 8007126:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3404 	ldrb.w	r3, [r3, #1028]	; 0x404
 800712e:	2b00      	cmp	r3, #0
 8007130:	d038      	beq.n	80071a4 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 8007138:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8007140:	6879      	ldr	r1, [r7, #4]
 8007142:	2301      	movs	r3, #1
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	f7ff fd87 	bl	8006c58 <disk_write>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d002      	beq.n	8007156 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8007150:	2301      	movs	r3, #1
 8007152:	73fb      	strb	r3, [r7, #15]
 8007154:	e026      	b.n	80071a4 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8007164:	697a      	ldr	r2, [r7, #20]
 8007166:	1ad2      	subs	r2, r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800716e:	429a      	cmp	r2, r3
 8007170:	d218      	bcs.n	80071a4 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 8007178:	613b      	str	r3, [r7, #16]
 800717a:	e010      	b.n	800719e <sync_window+0x82>
					wsect += fs->fsize;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	4413      	add	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 800718e:	6879      	ldr	r1, [r7, #4]
 8007190:	2301      	movs	r3, #1
 8007192:	697a      	ldr	r2, [r7, #20]
 8007194:	f7ff fd60 	bl	8006c58 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	3b01      	subs	r3, #1
 800719c:	613b      	str	r3, [r7, #16]
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d8eb      	bhi.n	800717c <sync_window+0x60>
				}
			}
		}
	}
	return res;
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b084      	sub	sp, #16
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80071b8:	2300      	movs	r3, #0
 80071ba:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d01b      	beq.n	8007200 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f7ff ffa7 	bl	800711c <sync_window>
 80071ce:	4603      	mov	r3, r0
 80071d0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80071d2:	7bfb      	ldrb	r3, [r7, #15]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d113      	bne.n	8007200 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 80071de:	6879      	ldr	r1, [r7, #4]
 80071e0:	2301      	movs	r3, #1
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	f7ff fd18 	bl	8006c18 <disk_read>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d004      	beq.n	80071f8 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80071ee:	f04f 33ff 	mov.w	r3, #4294967295
 80071f2:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	683a      	ldr	r2, [r7, #0]
 80071fc:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
		}
	}
	return res;
 8007200:	7bfb      	ldrb	r3, [r7, #15]
}
 8007202:	4618      	mov	r0, r3
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b084      	sub	sp, #16
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7ff ff82 	bl	800711c <sync_window>
 8007218:	4603      	mov	r3, r0
 800721a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800721c:	7bfb      	ldrb	r3, [r7, #15]
 800721e:	2b00      	cmp	r3, #0
 8007220:	f040 809c 	bne.w	800735c <sync_fs+0x152>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 800722a:	2b03      	cmp	r3, #3
 800722c:	f040 8089 	bne.w	8007342 <sync_fs+0x138>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 3405 	ldrb.w	r3, [r3, #1029]	; 0x405
 8007236:	2b01      	cmp	r3, #1
 8007238:	f040 8083 	bne.w	8007342 <sync_fs+0x138>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007244:	461a      	mov	r2, r3
 8007246:	2100      	movs	r1, #0
 8007248:	f7ff fd62 	bl	8006d10 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2255      	movs	r2, #85	; 0x55
 8007250:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	22aa      	movs	r2, #170	; 0xaa
 8007258:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2252      	movs	r2, #82	; 0x52
 8007260:	701a      	strb	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2252      	movs	r2, #82	; 0x52
 8007266:	705a      	strb	r2, [r3, #1]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2261      	movs	r2, #97	; 0x61
 800726c:	709a      	strb	r2, [r3, #2]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2241      	movs	r2, #65	; 0x41
 8007272:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2272      	movs	r2, #114	; 0x72
 8007278:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2272      	movs	r2, #114	; 0x72
 8007280:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2241      	movs	r2, #65	; 0x41
 8007288:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2261      	movs	r2, #97	; 0x61
 8007290:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800729a:	b2da      	uxtb	r2, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	0a1b      	lsrs	r3, r3, #8
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80072bc:	0c1b      	lsrs	r3, r3, #16
 80072be:	b2da      	uxtb	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80072cc:	0e1b      	lsrs	r3, r3, #24
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80072dc:	b2da      	uxtb	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	0a1b      	lsrs	r3, r3, #8
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80072fe:	0c1b      	lsrs	r3, r3, #16
 8007300:	b2da      	uxtb	r2, r3
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800730e:	0e1b      	lsrs	r3, r3, #24
 8007310:	b2da      	uxtb	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800731e:	1c5a      	adds	r2, r3, #1
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 800732c:	6879      	ldr	r1, [r7, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8007334:	2301      	movs	r3, #1
 8007336:	f7ff fc8f 	bl	8006c58 <disk_write>
			fs->fsi_flag = 0;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8007348:	2200      	movs	r2, #0
 800734a:	2100      	movs	r1, #0
 800734c:	4618      	mov	r0, r3
 800734e:	f7ff fca3 	bl	8006c98 <disk_ioctl>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <sync_fs+0x152>
			res = FR_DISK_ERR;
 8007358:	2301      	movs	r3, #1
 800735a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800735c:	7bfb      	ldrb	r3, [r7, #15]
}
 800735e:	4618      	mov	r0, r3
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}

08007366 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007366:	b480      	push	{r7}
 8007368:	b083      	sub	sp, #12
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
 800736e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	3b02      	subs	r3, #2
 8007374:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800737c:	3b02      	subs	r3, #2
 800737e:	683a      	ldr	r2, [r7, #0]
 8007380:	429a      	cmp	r2, r3
 8007382:	d301      	bcc.n	8007388 <clust2sect+0x22>
 8007384:	2300      	movs	r3, #0
 8007386:	e00a      	b.n	800739e <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 800738e:	461a      	mov	r2, r3
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	fb03 f202 	mul.w	r2, r3, r2
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 800739c:	4413      	add	r3, r2
}
 800739e:	4618      	mov	r0, r3
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bc80      	pop	{r7}
 80073a6:	4770      	bx	lr

080073a8 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d905      	bls.n	80073c4 <get_fat+0x1c>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80073be:	683a      	ldr	r2, [r7, #0]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d302      	bcc.n	80073ca <get_fat+0x22>
		val = 1;	/* Internal error */
 80073c4:	2301      	movs	r3, #1
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	e0d7      	b.n	800757a <get_fat+0x1d2>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80073ca:	f04f 33ff 	mov.w	r3, #4294967295
 80073ce:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	f000 808f 	beq.w	80074fa <get_fat+0x152>
 80073dc:	2b03      	cmp	r3, #3
 80073de:	f300 80c2 	bgt.w	8007566 <get_fat+0x1be>
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d002      	beq.n	80073ec <get_fat+0x44>
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d059      	beq.n	800749e <get_fat+0xf6>
 80073ea:	e0bc      	b.n	8007566 <get_fat+0x1be>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	085b      	lsrs	r3, r3, #1
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	4413      	add	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007406:	4619      	mov	r1, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	fbb3 f3f1 	udiv	r3, r3, r1
 800740e:	4413      	add	r3, r2
 8007410:	4619      	mov	r1, r3
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff fecb 	bl	80071ae <move_window>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	f040 80a6 	bne.w	800756c <get_fat+0x1c4>
			wc = fs->win.d8[bc++ % SS(fs)];
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	1c5a      	adds	r2, r3, #1
 8007424:	60fa      	str	r2, [r7, #12]
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800742c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007430:	fb02 f201 	mul.w	r2, r2, r1
 8007434:	1a9b      	subs	r3, r3, r2
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	5cd3      	ldrb	r3, [r2, r3]
 800743a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007448:	4619      	mov	r1, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007450:	4413      	add	r3, r2
 8007452:	4619      	mov	r1, r3
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff feaa 	bl	80071ae <move_window>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	f040 8087 	bne.w	8007570 <get_fat+0x1c8>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007468:	461a      	mov	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007470:	fb02 f201 	mul.w	r2, r2, r1
 8007474:	1a9b      	subs	r3, r3, r2
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	5cd3      	ldrb	r3, [r2, r3]
 800747a:	021b      	lsls	r3, r3, #8
 800747c:	461a      	mov	r2, r3
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	4313      	orrs	r3, r2
 8007482:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b00      	cmp	r3, #0
 800748c:	d002      	beq.n	8007494 <get_fat+0xec>
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	091b      	lsrs	r3, r3, #4
 8007492:	e002      	b.n	800749a <get_fat+0xf2>
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800749a:	617b      	str	r3, [r7, #20]
			break;
 800749c:	e06d      	b.n	800757a <get_fat+0x1d2>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80074aa:	085b      	lsrs	r3, r3, #1
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	4619      	mov	r1, r3
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80074b6:	4413      	add	r3, r2
 80074b8:	4619      	mov	r1, r3
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7ff fe77 	bl	80071ae <move_window>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d156      	bne.n	8007574 <get_fat+0x1cc>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	005b      	lsls	r3, r3, #1
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80074d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80074d4:	fb02 f201 	mul.w	r2, r2, r1
 80074d8:	1a9b      	subs	r3, r3, r2
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	4413      	add	r3, r2
 80074de:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	3301      	adds	r3, #1
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	021b      	lsls	r3, r3, #8
 80074e8:	b21a      	sxth	r2, r3
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	b21b      	sxth	r3, r3
 80074f0:	4313      	orrs	r3, r2
 80074f2:	b21b      	sxth	r3, r3
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	617b      	str	r3, [r7, #20]
			break;
 80074f8:	e03f      	b.n	800757a <get_fat+0x1d2>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007506:	089b      	lsrs	r3, r3, #2
 8007508:	b29b      	uxth	r3, r3
 800750a:	4619      	mov	r1, r3
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007512:	4413      	add	r3, r2
 8007514:	4619      	mov	r1, r3
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7ff fe49 	bl	80071ae <move_window>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d12a      	bne.n	8007578 <get_fat+0x1d0>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800752c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007530:	fb02 f201 	mul.w	r2, r2, r1
 8007534:	1a9b      	subs	r3, r3, r2
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	4413      	add	r3, r2
 800753a:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	3303      	adds	r3, #3
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	061a      	lsls	r2, r3, #24
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	3302      	adds	r3, #2
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	041b      	lsls	r3, r3, #16
 800754c:	4313      	orrs	r3, r2
 800754e:	693a      	ldr	r2, [r7, #16]
 8007550:	3201      	adds	r2, #1
 8007552:	7812      	ldrb	r2, [r2, #0]
 8007554:	0212      	lsls	r2, r2, #8
 8007556:	4313      	orrs	r3, r2
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	7812      	ldrb	r2, [r2, #0]
 800755c:	4313      	orrs	r3, r2
 800755e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007562:	617b      	str	r3, [r7, #20]
			break;
 8007564:	e009      	b.n	800757a <get_fat+0x1d2>

		default:
			val = 1;	/* Internal error */
 8007566:	2301      	movs	r3, #1
 8007568:	617b      	str	r3, [r7, #20]
 800756a:	e006      	b.n	800757a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800756c:	bf00      	nop
 800756e:	e004      	b.n	800757a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007570:	bf00      	nop
 8007572:	e002      	b.n	800757a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007574:	bf00      	nop
 8007576:	e000      	b.n	800757a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007578:	bf00      	nop
		}
	}

	return val;
 800757a:	697b      	ldr	r3, [r7, #20]
}
 800757c:	4618      	mov	r0, r3
 800757e:	3718      	adds	r7, #24
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b088      	sub	sp, #32
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d905      	bls.n	80075a2 <put_fat+0x1e>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	429a      	cmp	r2, r3
 80075a0:	d302      	bcc.n	80075a8 <put_fat+0x24>
		res = FR_INT_ERR;
 80075a2:	2302      	movs	r3, #2
 80075a4:	77fb      	strb	r3, [r7, #31]
 80075a6:	e128      	b.n	80077fa <put_fat+0x276>

	} else {
		switch (fs->fs_type) {
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80075ae:	2b03      	cmp	r3, #3
 80075b0:	f000 80c3 	beq.w	800773a <put_fat+0x1b6>
 80075b4:	2b03      	cmp	r3, #3
 80075b6:	f300 8116 	bgt.w	80077e6 <put_fat+0x262>
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d003      	beq.n	80075c6 <put_fat+0x42>
 80075be:	2b02      	cmp	r3, #2
 80075c0:	f000 8087 	beq.w	80076d2 <put_fat+0x14e>
 80075c4:	e10f      	b.n	80077e6 <put_fat+0x262>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	617b      	str	r3, [r7, #20]
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	085b      	lsrs	r3, r3, #1
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	4413      	add	r3, r2
 80075d2:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80075e0:	4619      	mov	r1, r3
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	fbb3 f3f1 	udiv	r3, r3, r1
 80075e8:	4413      	add	r3, r2
 80075ea:	4619      	mov	r1, r3
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f7ff fdde 	bl	80071ae <move_window>
 80075f2:	4603      	mov	r3, r0
 80075f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80075f6:	7ffb      	ldrb	r3, [r7, #31]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	f040 80f7 	bne.w	80077ec <put_fat+0x268>
			p = &fs->win.d8[bc++ % SS(fs)];
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	1c5a      	adds	r2, r3, #1
 8007602:	617a      	str	r2, [r7, #20]
 8007604:	68fa      	ldr	r2, [r7, #12]
 8007606:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800760a:	fbb3 f1f2 	udiv	r1, r3, r2
 800760e:	fb02 f201 	mul.w	r2, r2, r1
 8007612:	1a9b      	subs	r3, r3, r2
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	4413      	add	r3, r2
 8007618:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	f003 0301 	and.w	r3, r3, #1
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00d      	beq.n	8007640 <put_fat+0xbc>
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	b25b      	sxtb	r3, r3
 800762a:	f003 030f 	and.w	r3, r3, #15
 800762e:	b25a      	sxtb	r2, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	b2db      	uxtb	r3, r3
 8007634:	011b      	lsls	r3, r3, #4
 8007636:	b25b      	sxtb	r3, r3
 8007638:	4313      	orrs	r3, r2
 800763a:	b25b      	sxtb	r3, r3
 800763c:	b2db      	uxtb	r3, r3
 800763e:	e001      	b.n	8007644 <put_fat+0xc0>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	b2db      	uxtb	r3, r3
 8007644:	69ba      	ldr	r2, [r7, #24]
 8007646:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800765c:	4619      	mov	r1, r3
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	fbb3 f3f1 	udiv	r3, r3, r1
 8007664:	4413      	add	r3, r2
 8007666:	4619      	mov	r1, r3
 8007668:	68f8      	ldr	r0, [r7, #12]
 800766a:	f7ff fda0 	bl	80071ae <move_window>
 800766e:	4603      	mov	r3, r0
 8007670:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007672:	7ffb      	ldrb	r3, [r7, #31]
 8007674:	2b00      	cmp	r3, #0
 8007676:	f040 80bb 	bne.w	80077f0 <put_fat+0x26c>
			p = &fs->win.d8[bc % SS(fs)];
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007680:	461a      	mov	r2, r3
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	fbb3 f1f2 	udiv	r1, r3, r2
 8007688:	fb02 f201 	mul.w	r2, r2, r1
 800768c:	1a9b      	subs	r3, r3, r2
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	4413      	add	r3, r2
 8007692:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f003 0301 	and.w	r3, r3, #1
 800769a:	2b00      	cmp	r3, #0
 800769c:	d003      	beq.n	80076a6 <put_fat+0x122>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	091b      	lsrs	r3, r3, #4
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	e00e      	b.n	80076c4 <put_fat+0x140>
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	b25b      	sxtb	r3, r3
 80076ac:	f023 030f 	bic.w	r3, r3, #15
 80076b0:	b25a      	sxtb	r2, r3
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	0a1b      	lsrs	r3, r3, #8
 80076b6:	b25b      	sxtb	r3, r3
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	b25b      	sxtb	r3, r3
 80076be:	4313      	orrs	r3, r2
 80076c0:	b25b      	sxtb	r3, r3
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	69ba      	ldr	r2, [r7, #24]
 80076c6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			break;
 80076d0:	e093      	b.n	80077fa <put_fat+0x276>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80076de:	085b      	lsrs	r3, r3, #1
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	4619      	mov	r1, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80076ea:	4413      	add	r3, r2
 80076ec:	4619      	mov	r1, r3
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f7ff fd5d 	bl	80071ae <move_window>
 80076f4:	4603      	mov	r3, r0
 80076f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80076f8:	7ffb      	ldrb	r3, [r7, #31]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d17a      	bne.n	80077f4 <put_fat+0x270>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	005b      	lsls	r3, r3, #1
 8007702:	68fa      	ldr	r2, [r7, #12]
 8007704:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8007708:	fbb3 f1f2 	udiv	r1, r3, r2
 800770c:	fb02 f201 	mul.w	r2, r2, r1
 8007710:	1a9b      	subs	r3, r3, r2
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	4413      	add	r3, r2
 8007716:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	b2da      	uxtb	r2, r3
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	701a      	strb	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	b29b      	uxth	r3, r3
 8007724:	0a1b      	lsrs	r3, r3, #8
 8007726:	b29a      	uxth	r2, r3
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	3301      	adds	r3, #1
 800772c:	b2d2      	uxtb	r2, r2
 800772e:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			break;
 8007738:	e05f      	b.n	80077fa <put_fat+0x276>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007746:	089b      	lsrs	r3, r3, #2
 8007748:	b29b      	uxth	r3, r3
 800774a:	4619      	mov	r1, r3
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007752:	4413      	add	r3, r2
 8007754:	4619      	mov	r1, r3
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f7ff fd29 	bl	80071ae <move_window>
 800775c:	4603      	mov	r3, r0
 800775e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007760:	7ffb      	ldrb	r3, [r7, #31]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d148      	bne.n	80077f8 <put_fat+0x274>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8007770:	fbb3 f1f2 	udiv	r1, r3, r2
 8007774:	fb02 f201 	mul.w	r2, r2, r1
 8007778:	1a9b      	subs	r3, r3, r2
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	4413      	add	r3, r2
 800777e:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	3303      	adds	r3, #3
 8007784:	781b      	ldrb	r3, [r3, #0]
 8007786:	061a      	lsls	r2, r3, #24
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	3302      	adds	r3, #2
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	041b      	lsls	r3, r3, #16
 8007790:	4313      	orrs	r3, r2
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	3201      	adds	r2, #1
 8007796:	7812      	ldrb	r2, [r2, #0]
 8007798:	0212      	lsls	r2, r2, #8
 800779a:	4313      	orrs	r3, r2
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	7812      	ldrb	r2, [r2, #0]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	701a      	strb	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	0a1b      	lsrs	r3, r3, #8
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	3301      	adds	r3, #1
 80077c0:	b2d2      	uxtb	r2, r2
 80077c2:	701a      	strb	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	0c1a      	lsrs	r2, r3, #16
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	3302      	adds	r3, #2
 80077cc:	b2d2      	uxtb	r2, r2
 80077ce:	701a      	strb	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	0e1a      	lsrs	r2, r3, #24
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	3303      	adds	r3, #3
 80077d8:	b2d2      	uxtb	r2, r2
 80077da:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			break;
 80077e4:	e009      	b.n	80077fa <put_fat+0x276>

		default :
			res = FR_INT_ERR;
 80077e6:	2302      	movs	r3, #2
 80077e8:	77fb      	strb	r3, [r7, #31]
 80077ea:	e006      	b.n	80077fa <put_fat+0x276>
			if (res != FR_OK) break;
 80077ec:	bf00      	nop
 80077ee:	e004      	b.n	80077fa <put_fat+0x276>
			if (res != FR_OK) break;
 80077f0:	bf00      	nop
 80077f2:	e002      	b.n	80077fa <put_fat+0x276>
			if (res != FR_OK) break;
 80077f4:	bf00      	nop
 80077f6:	e000      	b.n	80077fa <put_fat+0x276>
			if (res != FR_OK) break;
 80077f8:	bf00      	nop
		}
	}

	return res;
 80077fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3720      	adds	r7, #32
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	2b01      	cmp	r3, #1
 8007812:	d905      	bls.n	8007820 <remove_chain+0x1c>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800781a:	683a      	ldr	r2, [r7, #0]
 800781c:	429a      	cmp	r2, r3
 800781e:	d302      	bcc.n	8007826 <remove_chain+0x22>
		res = FR_INT_ERR;
 8007820:	2302      	movs	r3, #2
 8007822:	73fb      	strb	r3, [r7, #15]
 8007824:	e043      	b.n	80078ae <remove_chain+0xaa>

	} else {
		res = FR_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800782a:	e036      	b.n	800789a <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800782c:	6839      	ldr	r1, [r7, #0]
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7ff fdba 	bl	80073a8 <get_fat>
 8007834:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d035      	beq.n	80078a8 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d102      	bne.n	8007848 <remove_chain+0x44>
 8007842:	2302      	movs	r3, #2
 8007844:	73fb      	strb	r3, [r7, #15]
 8007846:	e032      	b.n	80078ae <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800784e:	d102      	bne.n	8007856 <remove_chain+0x52>
 8007850:	2301      	movs	r3, #1
 8007852:	73fb      	strb	r3, [r7, #15]
 8007854:	e02b      	b.n	80078ae <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8007856:	2200      	movs	r2, #0
 8007858:	6839      	ldr	r1, [r7, #0]
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f7ff fe92 	bl	8007584 <put_fat>
 8007860:	4603      	mov	r3, r0
 8007862:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d120      	bne.n	80078ac <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8007870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007874:	d00f      	beq.n	8007896 <remove_chain+0x92>
				fs->free_clust++;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800787c:	1c5a      	adds	r2, r3, #1
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
				fs->fsi_flag |= 1;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 3405 	ldrb.w	r3, [r3, #1029]	; 0x405
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	b2da      	uxtb	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80078a0:	683a      	ldr	r2, [r7, #0]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d3c2      	bcc.n	800782c <remove_chain+0x28>
 80078a6:	e002      	b.n	80078ae <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 80078a8:	bf00      	nop
 80078aa:	e000      	b.n	80078ae <remove_chain+0xaa>
			if (res != FR_OK) break;
 80078ac:	bf00      	nop
		}
	}

	return res;
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d10f      	bne.n	80078e8 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80078ce:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d005      	beq.n	80078e2 <create_chain+0x2a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80078dc:	693a      	ldr	r2, [r7, #16]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d31c      	bcc.n	800791c <create_chain+0x64>
 80078e2:	2301      	movs	r3, #1
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	e019      	b.n	800791c <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80078e8:	6839      	ldr	r1, [r7, #0]
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f7ff fd5c 	bl	80073a8 <get_fat>
 80078f0:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d801      	bhi.n	80078fc <create_chain+0x44>
 80078f8:	2301      	movs	r3, #1
 80078fa:	e076      	b.n	80079ea <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007902:	d101      	bne.n	8007908 <create_chain+0x50>
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	e070      	b.n	80079ea <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800790e:	68ba      	ldr	r2, [r7, #8]
 8007910:	429a      	cmp	r2, r3
 8007912:	d201      	bcs.n	8007918 <create_chain+0x60>
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	e068      	b.n	80079ea <create_chain+0x132>
		scl = clst;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	3301      	adds	r3, #1
 8007924:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	429a      	cmp	r2, r3
 8007930:	d307      	bcc.n	8007942 <create_chain+0x8a>
			ncl = 2;
 8007932:	2302      	movs	r3, #2
 8007934:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	429a      	cmp	r2, r3
 800793c:	d901      	bls.n	8007942 <create_chain+0x8a>
 800793e:	2300      	movs	r3, #0
 8007940:	e053      	b.n	80079ea <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8007942:	6979      	ldr	r1, [r7, #20]
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f7ff fd2f 	bl	80073a8 <get_fat>
 800794a:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00e      	beq.n	8007970 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007958:	d002      	beq.n	8007960 <create_chain+0xa8>
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d101      	bne.n	8007964 <create_chain+0xac>
			return cs;
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	e042      	b.n	80079ea <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8007964:	697a      	ldr	r2, [r7, #20]
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	429a      	cmp	r2, r3
 800796a:	d1d9      	bne.n	8007920 <create_chain+0x68>
 800796c:	2300      	movs	r3, #0
 800796e:	e03c      	b.n	80079ea <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8007970:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8007972:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8007976:	6979      	ldr	r1, [r7, #20]
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f7ff fe03 	bl	8007584 <put_fat>
 800797e:	4603      	mov	r3, r0
 8007980:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8007982:	7bfb      	ldrb	r3, [r7, #15]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d109      	bne.n	800799c <create_chain+0xe4>
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d006      	beq.n	800799c <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	6839      	ldr	r1, [r7, #0]
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f7ff fdf6 	bl	8007584 <put_fat>
 8007998:	4603      	mov	r3, r0
 800799a:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800799c:	7bfb      	ldrb	r3, [r7, #15]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d11a      	bne.n	80079d8 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
		if (fs->free_clust != 0xFFFFFFFF) {
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80079b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b4:	d018      	beq.n	80079e8 <create_chain+0x130>
			fs->free_clust--;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80079bc:	1e5a      	subs	r2, r3, #1
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
			fs->fsi_flag |= 1;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3405 	ldrb.w	r3, [r3, #1029]	; 0x405
 80079ca:	f043 0301 	orr.w	r3, r3, #1
 80079ce:	b2da      	uxtb	r2, r3
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
 80079d6:	e007      	b.n	80079e8 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80079d8:	7bfb      	ldrb	r3, [r7, #15]
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d102      	bne.n	80079e4 <create_chain+0x12c>
 80079de:	f04f 33ff 	mov.w	r3, #4294967295
 80079e2:	e000      	b.n	80079e6 <create_chain+0x12e>
 80079e4:	2301      	movs	r3, #1
 80079e6:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80079e8:	697b      	ldr	r3, [r7, #20]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b087      	sub	sp, #28
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a00:	3304      	adds	r3, #4
 8007a02:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	6812      	ldr	r2, [r2, #0]
 8007a18:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 8007a1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a20:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	1d1a      	adds	r2, r3, #4
 8007a26:	613a      	str	r2, [r7, #16]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <clmt_clust+0x44>
 8007a32:	2300      	movs	r3, #0
 8007a34:	e010      	b.n	8007a58 <clmt_clust+0x66>
		if (cl < ncl) break;	/* In this fragment? */
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d307      	bcc.n	8007a4e <clmt_clust+0x5c>
		cl -= ncl; tbl++;		/* Next fragment */
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	617b      	str	r3, [r7, #20]
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	3304      	adds	r3, #4
 8007a4a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007a4c:	e7e9      	b.n	8007a22 <clmt_clust+0x30>
		if (cl < ncl) break;	/* In this fragment? */
 8007a4e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	4413      	add	r3, r2
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	371c      	adds	r7, #28
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr

08007a62 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b086      	sub	sp, #24
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d006      	beq.n	8007a8e <dir_sdi+0x2c>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d301      	bcc.n	8007a92 <dir_sdi+0x30>
		return FR_INT_ERR;
 8007a8e:	2302      	movs	r3, #2
 8007a90:	e082      	b.n	8007b98 <dir_sdi+0x136>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d10a      	bne.n	8007aae <dir_sdi+0x4c>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8007aa0:	2b03      	cmp	r3, #3
 8007aa2:	d104      	bne.n	8007aae <dir_sdi+0x4c>
		clst = dp->fs->dirbase;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8007aac:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10f      	bne.n	8007ad4 <dir_sdi+0x72>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8007abc:	461a      	mov	r2, r3
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d301      	bcc.n	8007ac8 <dir_sdi+0x66>
			return FR_INT_ERR;
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	e067      	b.n	8007b98 <dir_sdi+0x136>
		sect = dp->fs->dirbase;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8007ad0:	613b      	str	r3, [r7, #16]
 8007ad2:	e036      	b.n	8007b42 <dir_sdi+0xe0>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007adc:	095b      	lsrs	r3, r3, #5
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007aea:	fb03 f302 	mul.w	r3, r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8007af0:	e01c      	b.n	8007b2c <dir_sdi+0xca>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	6979      	ldr	r1, [r7, #20]
 8007af8:	4618      	mov	r0, r3
 8007afa:	f7ff fc55 	bl	80073a8 <get_fat>
 8007afe:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b06:	d101      	bne.n	8007b0c <dir_sdi+0xaa>
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e045      	b.n	8007b98 <dir_sdi+0x136>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d906      	bls.n	8007b20 <dir_sdi+0xbe>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d301      	bcc.n	8007b24 <dir_sdi+0xc2>
				return FR_INT_ERR;
 8007b20:	2302      	movs	r3, #2
 8007b22:	e039      	b.n	8007b98 <dir_sdi+0x136>
			idx -= ic;
 8007b24:	683a      	ldr	r2, [r7, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8007b2c:	683a      	ldr	r2, [r7, #0]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d2de      	bcs.n	8007af2 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6979      	ldr	r1, [r7, #20]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7ff fc13 	bl	8007366 <clust2sect>
 8007b40:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	60da      	str	r2, [r3, #12]
	if (!sect) return FR_INT_ERR;
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <dir_sdi+0xf0>
 8007b4e:	2302      	movs	r3, #2
 8007b50:	e022      	b.n	8007b98 <dir_sdi+0x136>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007b5a:	095b      	lsrs	r3, r3, #5
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	461a      	mov	r2, r3
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	441a      	add	r2, r3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	611a      	str	r2, [r3, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4618      	mov	r0, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007b7c:	095b      	lsrs	r3, r3, #5
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	461a      	mov	r2, r3
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b88:	fb02 f201 	mul.w	r2, r2, r1
 8007b8c:	1a9b      	subs	r3, r3, r2
 8007b8e:	015b      	lsls	r3, r3, #5
 8007b90:	18c2      	adds	r2, r0, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3718      	adds	r7, #24
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007ba0:	b590      	push	{r4, r7, lr}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	88db      	ldrh	r3, [r3, #6]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d003      	beq.n	8007bc2 <dir_next+0x22>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	691b      	ldr	r3, [r3, #16]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <dir_next+0x26>
		return FR_NO_FILE;
 8007bc2:	2304      	movs	r3, #4
 8007bc4:	e0e2      	b.n	8007d8c <dir_next+0x1ec>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007bce:	095b      	lsrs	r3, r3, #5
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bda:	fb02 f201 	mul.w	r2, r2, r1
 8007bde:	1a9b      	subs	r3, r3, r2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f040 80ba 	bne.w	8007d5a <dir_next+0x1ba>
		dp->sect++;					/* Next sector */
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	1c5a      	adds	r2, r3, #1
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	611a      	str	r2, [r3, #16]

		if (!dp->clust) {		/* Static table */
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d10a      	bne.n	8007c0e <dir_next+0x6e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8007c00:	461a      	mov	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	4293      	cmp	r3, r2
 8007c06:	f0c0 80a8 	bcc.w	8007d5a <dir_next+0x1ba>
				return FR_NO_FILE;
 8007c0a:	2304      	movs	r3, #4
 8007c0c:	e0be      	b.n	8007d8c <dir_next+0x1ec>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007c16:	095b      	lsrs	r3, r3, #5
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	6812      	ldr	r2, [r2, #0]
 8007c26:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 8007c2a:	3a01      	subs	r2, #1
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f040 8093 	bne.w	8007d5a <dir_next+0x1ba>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	4610      	mov	r0, r2
 8007c40:	f7ff fbb2 	bl	80073a8 <get_fat>
 8007c44:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d801      	bhi.n	8007c50 <dir_next+0xb0>
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e09d      	b.n	8007d8c <dir_next+0x1ec>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c56:	d101      	bne.n	8007c5c <dir_next+0xbc>
 8007c58:	2301      	movs	r3, #1
 8007c5a:	e097      	b.n	8007d8c <dir_next+0x1ec>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d36b      	bcc.n	8007d42 <dir_next+0x1a2>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d101      	bne.n	8007c74 <dir_next+0xd4>
 8007c70:	2304      	movs	r3, #4
 8007c72:	e08b      	b.n	8007d8c <dir_next+0x1ec>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	4610      	mov	r0, r2
 8007c80:	f7ff fe1a 	bl	80078b8 <create_chain>
 8007c84:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d101      	bne.n	8007c90 <dir_next+0xf0>
 8007c8c:	2307      	movs	r3, #7
 8007c8e:	e07d      	b.n	8007d8c <dir_next+0x1ec>
					if (clst == 1) return FR_INT_ERR;
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d101      	bne.n	8007c9a <dir_next+0xfa>
 8007c96:	2302      	movs	r3, #2
 8007c98:	e078      	b.n	8007d8c <dir_next+0x1ec>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca0:	d101      	bne.n	8007ca6 <dir_next+0x106>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e072      	b.n	8007d8c <dir_next+0x1ec>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7ff fa36 	bl	800711c <sync_window>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <dir_next+0x11a>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e068      	b.n	8007d8c <dir_next+0x1ec>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007cc8:	461a      	mov	r2, r3
 8007cca:	2100      	movs	r1, #0
 8007ccc:	f7ff f820 	bl	8006d10 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681c      	ldr	r4, [r3, #0]
 8007cd8:	6979      	ldr	r1, [r7, #20]
 8007cda:	4610      	mov	r0, r2
 8007cdc:	f7ff fb43 	bl	8007366 <clust2sect>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	613b      	str	r3, [r7, #16]
 8007cea:	e018      	b.n	8007d1e <dir_next+0x17e>
						dp->fs->wflag = 1;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7ff fa0e 	bl	800711c <sync_window>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d001      	beq.n	8007d0a <dir_next+0x16a>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e040      	b.n	8007d8c <dir_next+0x1ec>
						dp->fs->winsect++;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8007d12:	3201      	adds	r2, #1
 8007d14:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	613b      	str	r3, [r7, #16]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007d26:	461a      	mov	r2, r3
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d3de      	bcc.n	8007cec <dir_next+0x14c>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f8d3 142c 	ldr.w	r1, [r3, #1068]	; 0x42c
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	693a      	ldr	r2, [r7, #16]
 8007d3c:	1a8a      	subs	r2, r1, r2
 8007d3e:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	60da      	str	r2, [r3, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	6979      	ldr	r1, [r7, #20]
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7ff fb09 	bl	8007366 <clust2sect>
 8007d54:	4602      	mov	r2, r0
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4618      	mov	r0, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007d70:	095b      	lsrs	r3, r3, #5
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	461a      	mov	r2, r3
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d7c:	fb02 f201 	mul.w	r2, r2, r1
 8007d80:	1a9b      	subs	r3, r3, r2
 8007d82:	015b      	lsls	r3, r3, #5
 8007d84:	18c2      	adds	r2, r0, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	371c      	adds	r7, #28
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd90      	pop	{r4, r7, pc}

08007d94 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8007d9e:	2100      	movs	r1, #0
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f7ff fe5e 	bl	8007a62 <dir_sdi>
 8007da6:	4603      	mov	r3, r0
 8007da8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007daa:	7bfb      	ldrb	r3, [r7, #15]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d12d      	bne.n	8007e0c <dir_alloc+0x78>
		n = 0;
 8007db0:	2300      	movs	r3, #0
 8007db2:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	f7ff f9f5 	bl	80071ae <move_window>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007dc8:	7bfb      	ldrb	r3, [r7, #15]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d11d      	bne.n	8007e0a <dir_alloc+0x76>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	2be5      	cmp	r3, #229	; 0xe5
 8007dd6:	d004      	beq.n	8007de2 <dir_alloc+0x4e>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d107      	bne.n	8007df2 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	3301      	adds	r3, #1
 8007de6:	60bb      	str	r3, [r7, #8]
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d102      	bne.n	8007df6 <dir_alloc+0x62>
 8007df0:	e00c      	b.n	8007e0c <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007df2:	2300      	movs	r3, #0
 8007df4:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8007df6:	2101      	movs	r1, #1
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f7ff fed1 	bl	8007ba0 <dir_next>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d0d5      	beq.n	8007db4 <dir_alloc+0x20>
 8007e08:	e000      	b.n	8007e0c <dir_alloc+0x78>
			if (res != FR_OK) break;
 8007e0a:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007e0c:	7bfb      	ldrb	r3, [r7, #15]
 8007e0e:	2b04      	cmp	r3, #4
 8007e10:	d101      	bne.n	8007e16 <dir_alloc+0x82>
 8007e12:	2307      	movs	r3, #7
 8007e14:	73fb      	strb	r3, [r7, #15]
	return res;
 8007e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3710      	adds	r7, #16
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	331b      	adds	r3, #27
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	021b      	lsls	r3, r3, #8
 8007e32:	b21a      	sxth	r2, r3
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	331a      	adds	r3, #26
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	b21b      	sxth	r3, r3
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	b21b      	sxth	r3, r3
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8007e4a:	2b03      	cmp	r3, #3
 8007e4c:	d10f      	bne.n	8007e6e <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	3315      	adds	r3, #21
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	021b      	lsls	r3, r3, #8
 8007e56:	b21a      	sxth	r2, r3
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	3314      	adds	r3, #20
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	b21b      	sxth	r3, r3
 8007e60:	4313      	orrs	r3, r2
 8007e62:	b21b      	sxth	r3, r3
 8007e64:	b29b      	uxth	r3, r3
 8007e66:	041b      	lsls	r3, r3, #16
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	60fb      	str	r3, [r7, #12]

	return cl;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bc80      	pop	{r7}
 8007e78:	4770      	bx	lr

08007e7a <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b083      	sub	sp, #12
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	331a      	adds	r3, #26
 8007e88:	683a      	ldr	r2, [r7, #0]
 8007e8a:	b2d2      	uxtb	r2, r2
 8007e8c:	701a      	strb	r2, [r3, #0]
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	331b      	adds	r3, #27
 8007e9a:	b2d2      	uxtb	r2, r2
 8007e9c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	0c1a      	lsrs	r2, r3, #16
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	3314      	adds	r3, #20
 8007ea6:	b2d2      	uxtb	r2, r2
 8007ea8:	701a      	strb	r2, [r3, #0]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	0c1b      	lsrs	r3, r3, #16
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	0a1b      	lsrs	r3, r3, #8
 8007eb2:	b29a      	uxth	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3315      	adds	r3, #21
 8007eb8:	b2d2      	uxtb	r2, r2
 8007eba:	701a      	strb	r2, [r3, #0]
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr
	...

08007ec8 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eda:	1e5a      	subs	r2, r3, #1
 8007edc:	4613      	mov	r3, r2
 8007ede:	005b      	lsls	r3, r3, #1
 8007ee0:	4413      	add	r3, r2
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4413      	add	r3, r2
 8007ee6:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	613b      	str	r3, [r7, #16]
 8007eec:	2301      	movs	r3, #1
 8007eee:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8007ef0:	4a2b      	ldr	r2, [pc, #172]	; (8007fa0 <cmp_lfn+0xd8>)
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	683a      	ldr	r2, [r7, #0]
 8007efc:	4413      	add	r3, r2
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	021b      	lsls	r3, r3, #8
 8007f02:	b21a      	sxth	r2, r3
 8007f04:	4926      	ldr	r1, [pc, #152]	; (8007fa0 <cmp_lfn+0xd8>)
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	440b      	add	r3, r1
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	440b      	add	r3, r1
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	b21b      	sxth	r3, r3
 8007f16:	4313      	orrs	r3, r2
 8007f18:	b21b      	sxth	r3, r3
 8007f1a:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8007f1c:	89fb      	ldrh	r3, [r7, #14]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d019      	beq.n	8007f56 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8007f22:	89bb      	ldrh	r3, [r7, #12]
 8007f24:	4618      	mov	r0, r3
 8007f26:	f001 ff11 	bl	8009d4c <ff_wtoupper>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2bfe      	cmp	r3, #254	; 0xfe
 8007f32:	d80e      	bhi.n	8007f52 <cmp_lfn+0x8a>
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	1c5a      	adds	r2, r3, #1
 8007f38:	617a      	str	r2, [r7, #20]
 8007f3a:	005b      	lsls	r3, r3, #1
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	4413      	add	r3, r2
 8007f40:	881b      	ldrh	r3, [r3, #0]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f001 ff02 	bl	8009d4c <ff_wtoupper>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	89fb      	ldrh	r3, [r7, #14]
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d008      	beq.n	8007f64 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8007f52:	2300      	movs	r3, #0
 8007f54:	e01f      	b.n	8007f96 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8007f56:	89bb      	ldrh	r3, [r7, #12]
 8007f58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d001      	beq.n	8007f64 <cmp_lfn+0x9c>
 8007f60:	2300      	movs	r3, #0
 8007f62:	e018      	b.n	8007f96 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	3301      	adds	r3, #1
 8007f68:	613b      	str	r3, [r7, #16]
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	2b0c      	cmp	r3, #12
 8007f6e:	d9bf      	bls.n	8007ef0 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00b      	beq.n	8007f94 <cmp_lfn+0xcc>
 8007f7c:	89fb      	ldrh	r3, [r7, #14]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d008      	beq.n	8007f94 <cmp_lfn+0xcc>
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	005b      	lsls	r3, r3, #1
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	4413      	add	r3, r2
 8007f8a:	881b      	ldrh	r3, [r3, #0]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d001      	beq.n	8007f94 <cmp_lfn+0xcc>
		return 0;
 8007f90:	2300      	movs	r3, #0
 8007f92:	e000      	b.n	8007f96 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8007f94:	2301      	movs	r3, #1
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3718      	adds	r7, #24
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	0800a7e4 	.word	0x0800a7e4

08007fa4 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b089      	sub	sp, #36	; 0x24
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	4611      	mov	r1, r2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	71fb      	strb	r3, [r7, #7]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	330d      	adds	r3, #13
 8007fbe:	79ba      	ldrb	r2, [r7, #6]
 8007fc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	330b      	adds	r3, #11
 8007fc6:	220f      	movs	r2, #15
 8007fc8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	330c      	adds	r3, #12
 8007fce:	2200      	movs	r2, #0
 8007fd0:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	331a      	adds	r3, #26
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	701a      	strb	r2, [r3, #0]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	331b      	adds	r3, #27
 8007fde:	2200      	movs	r2, #0
 8007fe0:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8007fe2:	79fb      	ldrb	r3, [r7, #7]
 8007fe4:	1e5a      	subs	r2, r3, #1
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	005b      	lsls	r3, r3, #1
 8007fea:	4413      	add	r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	4413      	add	r3, r2
 8007ff0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	82fb      	strh	r3, [r7, #22]
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8007ffa:	8afb      	ldrh	r3, [r7, #22]
 8007ffc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008000:	4293      	cmp	r3, r2
 8008002:	d007      	beq.n	8008014 <fit_lfn+0x70>
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	61fa      	str	r2, [r7, #28]
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	4413      	add	r3, r2
 8008010:	881b      	ldrh	r3, [r3, #0]
 8008012:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8008014:	4a1c      	ldr	r2, [pc, #112]	; (8008088 <fit_lfn+0xe4>)
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	4413      	add	r3, r2
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	461a      	mov	r2, r3
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	4413      	add	r3, r2
 8008022:	8afa      	ldrh	r2, [r7, #22]
 8008024:	b2d2      	uxtb	r2, r2
 8008026:	701a      	strb	r2, [r3, #0]
 8008028:	8afb      	ldrh	r3, [r7, #22]
 800802a:	0a1b      	lsrs	r3, r3, #8
 800802c:	b299      	uxth	r1, r3
 800802e:	4a16      	ldr	r2, [pc, #88]	; (8008088 <fit_lfn+0xe4>)
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	4413      	add	r3, r2
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	3301      	adds	r3, #1
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	4413      	add	r3, r2
 800803c:	b2ca      	uxtb	r2, r1
 800803e:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8008040:	8afb      	ldrh	r3, [r7, #22]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d102      	bne.n	800804c <fit_lfn+0xa8>
 8008046:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800804a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	3301      	adds	r3, #1
 8008050:	61bb      	str	r3, [r7, #24]
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	2b0c      	cmp	r3, #12
 8008056:	d9d0      	bls.n	8007ffa <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8008058:	8afb      	ldrh	r3, [r7, #22]
 800805a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800805e:	4293      	cmp	r3, r2
 8008060:	d006      	beq.n	8008070 <fit_lfn+0xcc>
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	005b      	lsls	r3, r3, #1
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	4413      	add	r3, r2
 800806a:	881b      	ldrh	r3, [r3, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d103      	bne.n	8008078 <fit_lfn+0xd4>
 8008070:	79fb      	ldrb	r3, [r7, #7]
 8008072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008076:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	79fa      	ldrb	r2, [r7, #7]
 800807c:	701a      	strb	r2, [r3, #0]
}
 800807e:	bf00      	nop
 8008080:	3724      	adds	r7, #36	; 0x24
 8008082:	46bd      	mov	sp, r7
 8008084:	bc80      	pop	{r7}
 8008086:	4770      	bx	lr
 8008088:	0800a7e4 	.word	0x0800a7e4

0800808c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b08c      	sub	sp, #48	; 0x30
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
 8008098:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800809a:	220b      	movs	r2, #11
 800809c:	68b9      	ldr	r1, [r7, #8]
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f7fe fe18 	bl	8006cd4 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	2b05      	cmp	r3, #5
 80080a8:	d92b      	bls.n	8008102 <gen_numname+0x76>
		sr = seq;
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80080ae:	e022      	b.n	80080f6 <gen_numname+0x6a>
			wc = *lfn++;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	1c9a      	adds	r2, r3, #2
 80080b4:	607a      	str	r2, [r7, #4]
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80080ba:	2300      	movs	r3, #0
 80080bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80080be:	e017      	b.n	80080f0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	005a      	lsls	r2, r3, #1
 80080c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	4413      	add	r3, r2
 80080cc:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80080ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80080d0:	085b      	lsrs	r3, r3, #1
 80080d2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d005      	beq.n	80080ea <gen_numname+0x5e>
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80080e4:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80080e8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80080ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ec:	3301      	adds	r3, #1
 80080ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80080f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f2:	2b0f      	cmp	r3, #15
 80080f4:	d9e4      	bls.n	80080c0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	881b      	ldrh	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1d8      	bne.n	80080b0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008102:	2307      	movs	r3, #7
 8008104:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	b2db      	uxtb	r3, r3
 800810a:	f003 030f 	and.w	r3, r3, #15
 800810e:	b2db      	uxtb	r3, r3
 8008110:	3330      	adds	r3, #48	; 0x30
 8008112:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008116:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800811a:	2b39      	cmp	r3, #57	; 0x39
 800811c:	d904      	bls.n	8008128 <gen_numname+0x9c>
 800811e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008122:	3307      	adds	r3, #7
 8008124:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800812a:	1e5a      	subs	r2, r3, #1
 800812c:	62ba      	str	r2, [r7, #40]	; 0x28
 800812e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008132:	4413      	add	r3, r2
 8008134:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008138:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	091b      	lsrs	r3, r3, #4
 8008140:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1de      	bne.n	8008106 <gen_numname+0x7a>
	ns[i] = '~';
 8008148:	f107 0214 	add.w	r2, r7, #20
 800814c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814e:	4413      	add	r3, r2
 8008150:	227e      	movs	r2, #126	; 0x7e
 8008152:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008154:	2300      	movs	r3, #0
 8008156:	627b      	str	r3, [r7, #36]	; 0x24
 8008158:	e002      	b.n	8008160 <gen_numname+0xd4>
 800815a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815c:	3301      	adds	r3, #1
 800815e:	627b      	str	r3, [r7, #36]	; 0x24
 8008160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008164:	429a      	cmp	r2, r3
 8008166:	d205      	bcs.n	8008174 <gen_numname+0xe8>
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816c:	4413      	add	r3, r2
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	2b20      	cmp	r3, #32
 8008172:	d1f2      	bne.n	800815a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	2b07      	cmp	r3, #7
 8008178:	d808      	bhi.n	800818c <gen_numname+0x100>
 800817a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800817c:	1c5a      	adds	r2, r3, #1
 800817e:	62ba      	str	r2, [r7, #40]	; 0x28
 8008180:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008184:	4413      	add	r3, r2
 8008186:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800818a:	e000      	b.n	800818e <gen_numname+0x102>
 800818c:	2120      	movs	r1, #32
 800818e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	627a      	str	r2, [r7, #36]	; 0x24
 8008194:	68fa      	ldr	r2, [r7, #12]
 8008196:	4413      	add	r3, r2
 8008198:	460a      	mov	r2, r1
 800819a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	2b07      	cmp	r3, #7
 80081a0:	d9e8      	bls.n	8008174 <gen_numname+0xe8>
}
 80081a2:	bf00      	nop
 80081a4:	bf00      	nop
 80081a6:	3730      	adds	r7, #48	; 0x30
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80081b4:	2300      	movs	r3, #0
 80081b6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80081b8:	230b      	movs	r3, #11
 80081ba:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 80081bc:	7bfb      	ldrb	r3, [r7, #15]
 80081be:	b2da      	uxtb	r2, r3
 80081c0:	0852      	lsrs	r2, r2, #1
 80081c2:	01db      	lsls	r3, r3, #7
 80081c4:	4313      	orrs	r3, r2
 80081c6:	b2da      	uxtb	r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	1c59      	adds	r1, r3, #1
 80081cc:	6079      	str	r1, [r7, #4]
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	4413      	add	r3, r2
 80081d2:	73fb      	strb	r3, [r7, #15]
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	3b01      	subs	r3, #1
 80081d8:	60bb      	str	r3, [r7, #8]
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d1ed      	bne.n	80081bc <sum_sfn+0x10>
	return sum;
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3714      	adds	r7, #20
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bc80      	pop	{r7}
 80081ea:	4770      	bx	lr

080081ec <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80081f4:	2100      	movs	r1, #0
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f7ff fc33 	bl	8007a62 <dir_sdi>
 80081fc:	4603      	mov	r3, r0
 80081fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008200:	7dfb      	ldrb	r3, [r7, #23]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <dir_find+0x1e>
 8008206:	7dfb      	ldrb	r3, [r7, #23]
 8008208:	e0a0      	b.n	800834c <dir_find+0x160>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800820a:	23ff      	movs	r3, #255	; 0xff
 800820c:	753b      	strb	r3, [r7, #20]
 800820e:	7d3b      	ldrb	r3, [r7, #20]
 8008210:	757b      	strb	r3, [r7, #21]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008218:	849a      	strh	r2, [r3, #36]	; 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	4619      	mov	r1, r3
 8008224:	4610      	mov	r0, r2
 8008226:	f7fe ffc2 	bl	80071ae <move_window>
 800822a:	4603      	mov	r3, r0
 800822c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800822e:	7dfb      	ldrb	r3, [r7, #23]
 8008230:	2b00      	cmp	r3, #0
 8008232:	f040 8085 	bne.w	8008340 <dir_find+0x154>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008242:	7dbb      	ldrb	r3, [r7, #22]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d102      	bne.n	800824e <dir_find+0x62>
 8008248:	2304      	movs	r3, #4
 800824a:	75fb      	strb	r3, [r7, #23]
 800824c:	e07d      	b.n	800834a <dir_find+0x15e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	330b      	adds	r3, #11
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008258:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800825a:	7dbb      	ldrb	r3, [r7, #22]
 800825c:	2be5      	cmp	r3, #229	; 0xe5
 800825e:	d007      	beq.n	8008270 <dir_find+0x84>
 8008260:	7bfb      	ldrb	r3, [r7, #15]
 8008262:	f003 0308 	and.w	r3, r3, #8
 8008266:	2b00      	cmp	r3, #0
 8008268:	d009      	beq.n	800827e <dir_find+0x92>
 800826a:	7bfb      	ldrb	r3, [r7, #15]
 800826c:	2b0f      	cmp	r3, #15
 800826e:	d006      	beq.n	800827e <dir_find+0x92>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8008270:	23ff      	movs	r3, #255	; 0xff
 8008272:	757b      	strb	r3, [r7, #21]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800827a:	849a      	strh	r2, [r3, #36]	; 0x24
 800827c:	e055      	b.n	800832a <dir_find+0x13e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800827e:	7bfb      	ldrb	r3, [r7, #15]
 8008280:	2b0f      	cmp	r3, #15
 8008282:	d12f      	bne.n	80082e4 <dir_find+0xf8>
				if (dp->lfn) {
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a1b      	ldr	r3, [r3, #32]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d04e      	beq.n	800832a <dir_find+0x13e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800828c:	7dbb      	ldrb	r3, [r7, #22]
 800828e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00c      	beq.n	80082b0 <dir_find+0xc4>
						sum = dir[LDIR_Chksum];
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	7b5b      	ldrb	r3, [r3, #13]
 800829a:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 800829c:	7dbb      	ldrb	r3, [r7, #22]
 800829e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082a2:	75bb      	strb	r3, [r7, #22]
 80082a4:	7dbb      	ldrb	r3, [r7, #22]
 80082a6:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	88da      	ldrh	r2, [r3, #6]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	849a      	strh	r2, [r3, #36]	; 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80082b0:	7dba      	ldrb	r2, [r7, #22]
 80082b2:	7d7b      	ldrb	r3, [r7, #21]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d112      	bne.n	80082de <dir_find+0xf2>
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	330d      	adds	r3, #13
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	7d3a      	ldrb	r2, [r7, #20]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d10c      	bne.n	80082de <dir_find+0xf2>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	6939      	ldr	r1, [r7, #16]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7ff fdfc 	bl	8007ec8 <cmp_lfn>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <dir_find+0xf2>
 80082d6:	7d7b      	ldrb	r3, [r7, #21]
 80082d8:	3b01      	subs	r3, #1
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	e000      	b.n	80082e0 <dir_find+0xf4>
 80082de:	23ff      	movs	r3, #255	; 0xff
 80082e0:	757b      	strb	r3, [r7, #21]
 80082e2:	e022      	b.n	800832a <dir_find+0x13e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80082e4:	7d7b      	ldrb	r3, [r7, #21]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d107      	bne.n	80082fa <dir_find+0x10e>
 80082ea:	6938      	ldr	r0, [r7, #16]
 80082ec:	f7ff ff5e 	bl	80081ac <sum_sfn>
 80082f0:	4603      	mov	r3, r0
 80082f2:	461a      	mov	r2, r3
 80082f4:	7d3b      	ldrb	r3, [r7, #20]
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d024      	beq.n	8008344 <dir_find+0x158>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	330b      	adds	r3, #11
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d109      	bne.n	800831e <dir_find+0x132>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	220b      	movs	r2, #11
 8008310:	4619      	mov	r1, r3
 8008312:	6938      	ldr	r0, [r7, #16]
 8008314:	f7fe fd16 	bl	8006d44 <mem_cmp>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d014      	beq.n	8008348 <dir_find+0x15c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800831e:	23ff      	movs	r3, #255	; 0xff
 8008320:	757b      	strb	r3, [r7, #21]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008328:	849a      	strh	r2, [r3, #36]	; 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800832a:	2100      	movs	r1, #0
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f7ff fc37 	bl	8007ba0 <dir_next>
 8008332:	4603      	mov	r3, r0
 8008334:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008336:	7dfb      	ldrb	r3, [r7, #23]
 8008338:	2b00      	cmp	r3, #0
 800833a:	f43f af6e 	beq.w	800821a <dir_find+0x2e>
 800833e:	e004      	b.n	800834a <dir_find+0x15e>
		if (res != FR_OK) break;
 8008340:	bf00      	nop
 8008342:	e002      	b.n	800834a <dir_find+0x15e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8008344:	bf00      	nop
 8008346:	e000      	b.n	800834a <dir_find+0x15e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8008348:	bf00      	nop

	return res;
 800834a:	7dfb      	ldrb	r3, [r7, #23]
}
 800834c:	4618      	mov	r0, r3
 800834e:	3718      	adds	r7, #24
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b08c      	sub	sp, #48	; 0x30
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	699b      	ldr	r3, [r3, #24]
 8008360:	623b      	str	r3, [r7, #32]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a1b      	ldr	r3, [r3, #32]
 8008366:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8008368:	f107 030c 	add.w	r3, r7, #12
 800836c:	220c      	movs	r2, #12
 800836e:	6a39      	ldr	r1, [r7, #32]
 8008370:	4618      	mov	r0, r3
 8008372:	f7fe fcaf 	bl	8006cd4 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008376:	7dfb      	ldrb	r3, [r7, #23]
 8008378:	f003 0301 	and.w	r3, r3, #1
 800837c:	2b00      	cmp	r3, #0
 800837e:	d035      	beq.n	80083ec <dir_register+0x98>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8008380:	6a3b      	ldr	r3, [r7, #32]
 8008382:	330b      	adds	r3, #11
 8008384:	2200      	movs	r2, #0
 8008386:	701a      	strb	r2, [r3, #0]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	621a      	str	r2, [r3, #32]
		for (n = 1; n < 100; n++) {
 800838e:	2301      	movs	r3, #1
 8008390:	62bb      	str	r3, [r7, #40]	; 0x28
 8008392:	e013      	b.n	80083bc <dir_register+0x68>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8008394:	f107 010c 	add.w	r1, r7, #12
 8008398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800839a:	69fa      	ldr	r2, [r7, #28]
 800839c:	6a38      	ldr	r0, [r7, #32]
 800839e:	f7ff fe75 	bl	800808c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7ff ff22 	bl	80081ec <dir_find>
 80083a8:	4603      	mov	r3, r0
 80083aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80083ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d106      	bne.n	80083c4 <dir_register+0x70>
		for (n = 1; n < 100; n++) {
 80083b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b8:	3301      	adds	r3, #1
 80083ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80083bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083be:	2b63      	cmp	r3, #99	; 0x63
 80083c0:	d9e8      	bls.n	8008394 <dir_register+0x40>
 80083c2:	e000      	b.n	80083c6 <dir_register+0x72>
			if (res != FR_OK) break;
 80083c4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80083c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c8:	2b64      	cmp	r3, #100	; 0x64
 80083ca:	d101      	bne.n	80083d0 <dir_register+0x7c>
 80083cc:	2307      	movs	r3, #7
 80083ce:	e0b5      	b.n	800853c <dir_register+0x1e8>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80083d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083d4:	2b04      	cmp	r3, #4
 80083d6:	d002      	beq.n	80083de <dir_register+0x8a>
 80083d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083dc:	e0ae      	b.n	800853c <dir_register+0x1e8>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 80083de:	6a3b      	ldr	r3, [r7, #32]
 80083e0:	330b      	adds	r3, #11
 80083e2:	7dfa      	ldrb	r2, [r7, #23]
 80083e4:	701a      	strb	r2, [r3, #0]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	69fa      	ldr	r2, [r7, #28]
 80083ea:	621a      	str	r2, [r3, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 80083ec:	7dfb      	ldrb	r3, [r7, #23]
 80083ee:	f003 0302 	and.w	r3, r3, #2
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d014      	beq.n	8008420 <dir_register+0xcc>
		for (n = 0; lfn[n]; n++) ;
 80083f6:	2300      	movs	r3, #0
 80083f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80083fa:	e002      	b.n	8008402 <dir_register+0xae>
 80083fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fe:	3301      	adds	r3, #1
 8008400:	62bb      	str	r3, [r7, #40]	; 0x28
 8008402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008404:	005b      	lsls	r3, r3, #1
 8008406:	69fa      	ldr	r2, [r7, #28]
 8008408:	4413      	add	r3, r2
 800840a:	881b      	ldrh	r3, [r3, #0]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1f5      	bne.n	80083fc <dir_register+0xa8>
		nent = (n + 25) / 13;
 8008410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008412:	3319      	adds	r3, #25
 8008414:	4a4b      	ldr	r2, [pc, #300]	; (8008544 <dir_register+0x1f0>)
 8008416:	fba2 2303 	umull	r2, r3, r2, r3
 800841a:	089b      	lsrs	r3, r3, #2
 800841c:	627b      	str	r3, [r7, #36]	; 0x24
 800841e:	e001      	b.n	8008424 <dir_register+0xd0>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8008420:	2301      	movs	r3, #1
 8008422:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008424:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7ff fcb4 	bl	8007d94 <dir_alloc>
 800842c:	4603      	mov	r3, r0
 800842e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008432:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008436:	2b00      	cmp	r3, #0
 8008438:	d14c      	bne.n	80084d4 <dir_register+0x180>
 800843a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843c:	3b01      	subs	r3, #1
 800843e:	627b      	str	r3, [r7, #36]	; 0x24
 8008440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008442:	2b00      	cmp	r3, #0
 8008444:	d046      	beq.n	80084d4 <dir_register+0x180>
		res = dir_sdi(dp, dp->index - nent);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	88db      	ldrh	r3, [r3, #6]
 800844a:	461a      	mov	r2, r3
 800844c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff fb05 	bl	8007a62 <dir_sdi>
 8008458:	4603      	mov	r3, r0
 800845a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800845e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008462:	2b00      	cmp	r3, #0
 8008464:	d136      	bne.n	80084d4 <dir_register+0x180>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	4618      	mov	r0, r3
 800846c:	f7ff fe9e 	bl	80081ac <sum_sfn>
 8008470:	4603      	mov	r3, r0
 8008472:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	4619      	mov	r1, r3
 800847e:	4610      	mov	r0, r2
 8008480:	f7fe fe95 	bl	80071ae <move_window>
 8008484:	4603      	mov	r3, r0
 8008486:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800848a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800848e:	2b00      	cmp	r3, #0
 8008490:	d11f      	bne.n	80084d2 <dir_register+0x17e>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a18      	ldr	r0, [r3, #32]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6959      	ldr	r1, [r3, #20]
 800849a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849c:	b2da      	uxtb	r2, r3
 800849e:	7efb      	ldrb	r3, [r7, #27]
 80084a0:	f7ff fd80 	bl	8007fa4 <fit_lfn>
				dp->fs->wflag = 1;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				res = dir_next(dp, 0);	/* Next entry */
 80084ae:	2100      	movs	r1, #0
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f7ff fb75 	bl	8007ba0 <dir_next>
 80084b6:	4603      	mov	r3, r0
 80084b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80084bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d107      	bne.n	80084d4 <dir_register+0x180>
 80084c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c6:	3b01      	subs	r3, #1
 80084c8:	627b      	str	r3, [r7, #36]	; 0x24
 80084ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1d1      	bne.n	8008474 <dir_register+0x120>
 80084d0:	e000      	b.n	80084d4 <dir_register+0x180>
				if (res != FR_OK) break;
 80084d2:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80084d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d12d      	bne.n	8008538 <dir_register+0x1e4>
		res = move_window(dp->fs, dp->sect);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	691b      	ldr	r3, [r3, #16]
 80084e4:	4619      	mov	r1, r3
 80084e6:	4610      	mov	r0, r2
 80084e8:	f7fe fe61 	bl	80071ae <move_window>
 80084ec:	4603      	mov	r3, r0
 80084ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80084f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d11e      	bne.n	8008538 <dir_register+0x1e4>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	695b      	ldr	r3, [r3, #20]
 80084fe:	2220      	movs	r2, #32
 8008500:	2100      	movs	r1, #0
 8008502:	4618      	mov	r0, r3
 8008504:	f7fe fc04 	bl	8006d10 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6958      	ldr	r0, [r3, #20]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	699b      	ldr	r3, [r3, #24]
 8008510:	220b      	movs	r2, #11
 8008512:	4619      	mov	r1, r3
 8008514:	f7fe fbde 	bl	8006cd4 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	330b      	adds	r3, #11
 800851e:	781a      	ldrb	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	330c      	adds	r3, #12
 8008526:	f002 0218 	and.w	r2, r2, #24
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
		}
	}

	return res;
 8008538:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800853c:	4618      	mov	r0, r3
 800853e:	3730      	adds	r7, #48	; 0x30
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}
 8008544:	4ec4ec4f 	.word	0x4ec4ec4f

08008548 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b08a      	sub	sp, #40	; 0x28
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	613b      	str	r3, [r7, #16]
 8008558:	e002      	b.n	8008560 <create_name+0x18>
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	3301      	adds	r3, #1
 800855e:	613b      	str	r3, [r7, #16]
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	2b2f      	cmp	r3, #47	; 0x2f
 8008566:	d0f8      	beq.n	800855a <create_name+0x12>
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	2b5c      	cmp	r3, #92	; 0x5c
 800856e:	d0f4      	beq.n	800855a <create_name+0x12>
	lfn = dp->lfn;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a1b      	ldr	r3, [r3, #32]
 8008574:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8008576:	2300      	movs	r3, #0
 8008578:	617b      	str	r3, [r7, #20]
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	1c5a      	adds	r2, r3, #1
 8008582:	61ba      	str	r2, [r7, #24]
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	4413      	add	r3, r2
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 800858c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800858e:	2b1f      	cmp	r3, #31
 8008590:	d92f      	bls.n	80085f2 <create_name+0xaa>
 8008592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008594:	2b2f      	cmp	r3, #47	; 0x2f
 8008596:	d02c      	beq.n	80085f2 <create_name+0xaa>
 8008598:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800859a:	2b5c      	cmp	r3, #92	; 0x5c
 800859c:	d029      	beq.n	80085f2 <create_name+0xaa>
		if (di >= _MAX_LFN)				/* Reject too long name */
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	2bfe      	cmp	r3, #254	; 0xfe
 80085a2:	d901      	bls.n	80085a8 <create_name+0x60>
			return FR_INVALID_NAME;
 80085a4:	2306      	movs	r3, #6
 80085a6:	e176      	b.n	8008896 <create_name+0x34e>
#if !_LFN_UNICODE
		w &= 0xFF;
 80085a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80085ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085b0:	2101      	movs	r1, #1
 80085b2:	4618      	mov	r0, r3
 80085b4:	f001 fb90 	bl	8009cd8 <ff_convert>
 80085b8:	4603      	mov	r3, r0
 80085ba:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80085bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <create_name+0x7e>
 80085c2:	2306      	movs	r3, #6
 80085c4:	e167      	b.n	8008896 <create_name+0x34e>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 80085c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085c8:	2b7f      	cmp	r3, #127	; 0x7f
 80085ca:	d809      	bhi.n	80085e0 <create_name+0x98>
 80085cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085ce:	4619      	mov	r1, r3
 80085d0:	48b3      	ldr	r0, [pc, #716]	; (80088a0 <create_name+0x358>)
 80085d2:	f7fe fbdd 	bl	8006d90 <chk_chr>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d001      	beq.n	80085e0 <create_name+0x98>
			return FR_INVALID_NAME;
 80085dc:	2306      	movs	r3, #6
 80085de:	e15a      	b.n	8008896 <create_name+0x34e>
		lfn[di++] = w;					/* Store the Unicode character */
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	617a      	str	r2, [r7, #20]
 80085e6:	005b      	lsls	r3, r3, #1
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	4413      	add	r3, r2
 80085ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80085ee:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80085f0:	e7c5      	b.n	800857e <create_name+0x36>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80085f2:	693a      	ldr	r2, [r7, #16]
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	441a      	add	r2, r3
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80085fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085fe:	2b1f      	cmp	r3, #31
 8008600:	d801      	bhi.n	8008606 <create_name+0xbe>
 8008602:	2304      	movs	r3, #4
 8008604:	e000      	b.n	8008608 <create_name+0xc0>
 8008606:	2300      	movs	r3, #0
 8008608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800860c:	e011      	b.n	8008632 <create_name+0xea>
		w = lfn[di - 1];
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008614:	3b01      	subs	r3, #1
 8008616:	005b      	lsls	r3, r3, #1
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	4413      	add	r3, r2
 800861c:	881b      	ldrh	r3, [r3, #0]
 800861e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008620:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008622:	2b20      	cmp	r3, #32
 8008624:	d002      	beq.n	800862c <create_name+0xe4>
 8008626:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008628:	2b2e      	cmp	r3, #46	; 0x2e
 800862a:	d106      	bne.n	800863a <create_name+0xf2>
		di--;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	3b01      	subs	r3, #1
 8008630:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d1ea      	bne.n	800860e <create_name+0xc6>
 8008638:	e000      	b.n	800863c <create_name+0xf4>
		if (w != ' ' && w != '.') break;
 800863a:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d101      	bne.n	8008646 <create_name+0xfe>
 8008642:	2306      	movs	r3, #6
 8008644:	e127      	b.n	8008896 <create_name+0x34e>

	lfn[di] = 0;						/* LFN is created */
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	005b      	lsls	r3, r3, #1
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	4413      	add	r3, r2
 800864e:	2200      	movs	r2, #0
 8008650:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	220b      	movs	r2, #11
 8008658:	2120      	movs	r1, #32
 800865a:	4618      	mov	r0, r3
 800865c:	f7fe fb58 	bl	8006d10 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008660:	2300      	movs	r3, #0
 8008662:	61bb      	str	r3, [r7, #24]
 8008664:	e002      	b.n	800866c <create_name+0x124>
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	3301      	adds	r3, #1
 800866a:	61bb      	str	r3, [r7, #24]
 800866c:	69bb      	ldr	r3, [r7, #24]
 800866e:	005b      	lsls	r3, r3, #1
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	4413      	add	r3, r2
 8008674:	881b      	ldrh	r3, [r3, #0]
 8008676:	2b20      	cmp	r3, #32
 8008678:	d0f5      	beq.n	8008666 <create_name+0x11e>
 800867a:	69bb      	ldr	r3, [r7, #24]
 800867c:	005b      	lsls	r3, r3, #1
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	4413      	add	r3, r2
 8008682:	881b      	ldrh	r3, [r3, #0]
 8008684:	2b2e      	cmp	r3, #46	; 0x2e
 8008686:	d0ee      	beq.n	8008666 <create_name+0x11e>
	if (si) cf |= NS_LOSS | NS_LFN;
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d009      	beq.n	80086a2 <create_name+0x15a>
 800868e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008692:	f043 0303 	orr.w	r3, r3, #3
 8008696:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800869a:	e002      	b.n	80086a2 <create_name+0x15a>
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	3b01      	subs	r3, #1
 80086a0:	617b      	str	r3, [r7, #20]
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d009      	beq.n	80086bc <create_name+0x174>
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80086ae:	3b01      	subs	r3, #1
 80086b0:	005b      	lsls	r3, r3, #1
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	4413      	add	r3, r2
 80086b6:	881b      	ldrh	r3, [r3, #0]
 80086b8:	2b2e      	cmp	r3, #46	; 0x2e
 80086ba:	d1ef      	bne.n	800869c <create_name+0x154>

	b = i = 0; ni = 8;
 80086bc:	2300      	movs	r3, #0
 80086be:	623b      	str	r3, [r7, #32]
 80086c0:	2300      	movs	r3, #0
 80086c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80086c6:	2308      	movs	r3, #8
 80086c8:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	1c5a      	adds	r2, r3, #1
 80086ce:	61ba      	str	r2, [r7, #24]
 80086d0:	005b      	lsls	r3, r3, #1
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	4413      	add	r3, r2
 80086d6:	881b      	ldrh	r3, [r3, #0]
 80086d8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80086da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 808f 	beq.w	8008800 <create_name+0x2b8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80086e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086e4:	2b20      	cmp	r3, #32
 80086e6:	d006      	beq.n	80086f6 <create_name+0x1ae>
 80086e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086ea:	2b2e      	cmp	r3, #46	; 0x2e
 80086ec:	d10a      	bne.n	8008704 <create_name+0x1bc>
 80086ee:	69ba      	ldr	r2, [r7, #24]
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d006      	beq.n	8008704 <create_name+0x1bc>
			cf |= NS_LOSS | NS_LFN; continue;
 80086f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086fa:	f043 0303 	orr.w	r3, r3, #3
 80086fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008702:	e07c      	b.n	80087fe <create_name+0x2b6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8008704:	6a3a      	ldr	r2, [r7, #32]
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	429a      	cmp	r2, r3
 800870a:	d203      	bcs.n	8008714 <create_name+0x1cc>
 800870c:	69ba      	ldr	r2, [r7, #24]
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	429a      	cmp	r2, r3
 8008712:	d123      	bne.n	800875c <create_name+0x214>
			if (ni == 11) {				/* Long extension */
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	2b0b      	cmp	r3, #11
 8008718:	d106      	bne.n	8008728 <create_name+0x1e0>
				cf |= NS_LOSS | NS_LFN; break;
 800871a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800871e:	f043 0303 	orr.w	r3, r3, #3
 8008722:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008726:	e06e      	b.n	8008806 <create_name+0x2be>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8008728:	69ba      	ldr	r2, [r7, #24]
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	429a      	cmp	r2, r3
 800872e:	d005      	beq.n	800873c <create_name+0x1f4>
 8008730:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008734:	f043 0303 	orr.w	r3, r3, #3
 8008738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800873c:	69ba      	ldr	r2, [r7, #24]
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	429a      	cmp	r2, r3
 8008742:	d85f      	bhi.n	8008804 <create_name+0x2bc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	61bb      	str	r3, [r7, #24]
 8008748:	2308      	movs	r3, #8
 800874a:	623b      	str	r3, [r7, #32]
 800874c:	230b      	movs	r3, #11
 800874e:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008750:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800875a:	e050      	b.n	80087fe <create_name+0x2b6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800875c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800875e:	2b7f      	cmp	r3, #127	; 0x7f
 8008760:	d914      	bls.n	800878c <create_name+0x244>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008762:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008764:	2100      	movs	r1, #0
 8008766:	4618      	mov	r0, r3
 8008768:	f001 fab6 	bl	8009cd8 <ff_convert>
 800876c:	4603      	mov	r3, r0
 800876e:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008770:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008772:	2b00      	cmp	r3, #0
 8008774:	d004      	beq.n	8008780 <create_name+0x238>
 8008776:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008778:	3b80      	subs	r3, #128	; 0x80
 800877a:	4a4a      	ldr	r2, [pc, #296]	; (80088a4 <create_name+0x35c>)
 800877c:	5cd3      	ldrb	r3, [r2, r3]
 800877e:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008784:	f043 0302 	orr.w	r3, r3, #2
 8008788:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800878c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800878e:	2b00      	cmp	r3, #0
 8008790:	d007      	beq.n	80087a2 <create_name+0x25a>
 8008792:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008794:	4619      	mov	r1, r3
 8008796:	4844      	ldr	r0, [pc, #272]	; (80088a8 <create_name+0x360>)
 8008798:	f7fe fafa 	bl	8006d90 <chk_chr>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d008      	beq.n	80087b4 <create_name+0x26c>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80087a2:	235f      	movs	r3, #95	; 0x5f
 80087a4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80087a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087aa:	f043 0303 	orr.w	r3, r3, #3
 80087ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80087b2:	e01b      	b.n	80087ec <create_name+0x2a4>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80087b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087b6:	2b40      	cmp	r3, #64	; 0x40
 80087b8:	d909      	bls.n	80087ce <create_name+0x286>
 80087ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087bc:	2b5a      	cmp	r3, #90	; 0x5a
 80087be:	d806      	bhi.n	80087ce <create_name+0x286>
					b |= 2;
 80087c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80087c4:	f043 0302 	orr.w	r3, r3, #2
 80087c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80087cc:	e00e      	b.n	80087ec <create_name+0x2a4>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80087ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087d0:	2b60      	cmp	r3, #96	; 0x60
 80087d2:	d90b      	bls.n	80087ec <create_name+0x2a4>
 80087d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087d6:	2b7a      	cmp	r3, #122	; 0x7a
 80087d8:	d808      	bhi.n	80087ec <create_name+0x2a4>
						b |= 1; w -= 0x20;
 80087da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80087de:	f043 0301 	orr.w	r3, r3, #1
 80087e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80087e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087e8:	3b20      	subs	r3, #32
 80087ea:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	699a      	ldr	r2, [r3, #24]
 80087f0:	6a3b      	ldr	r3, [r7, #32]
 80087f2:	1c59      	adds	r1, r3, #1
 80087f4:	6239      	str	r1, [r7, #32]
 80087f6:	4413      	add	r3, r2
 80087f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80087fa:	b2d2      	uxtb	r2, r2
 80087fc:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 80087fe:	e764      	b.n	80086ca <create_name+0x182>
		if (!w) break;					/* Break on end of the LFN */
 8008800:	bf00      	nop
 8008802:	e000      	b.n	8008806 <create_name+0x2be>
			if (si > di) break;			/* No extension */
 8008804:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	699b      	ldr	r3, [r3, #24]
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	2be5      	cmp	r3, #229	; 0xe5
 800880e:	d103      	bne.n	8008818 <create_name+0x2d0>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	2205      	movs	r2, #5
 8008816:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8008818:	69fb      	ldr	r3, [r7, #28]
 800881a:	2b08      	cmp	r3, #8
 800881c:	d104      	bne.n	8008828 <create_name+0x2e0>
 800881e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8008828:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800882c:	f003 030c 	and.w	r3, r3, #12
 8008830:	2b0c      	cmp	r3, #12
 8008832:	d005      	beq.n	8008840 <create_name+0x2f8>
 8008834:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008838:	f003 0303 	and.w	r3, r3, #3
 800883c:	2b03      	cmp	r3, #3
 800883e:	d105      	bne.n	800884c <create_name+0x304>
		cf |= NS_LFN;
 8008840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008844:	f043 0302 	orr.w	r3, r3, #2
 8008848:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800884c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008850:	f003 0302 	and.w	r3, r3, #2
 8008854:	2b00      	cmp	r3, #0
 8008856:	d117      	bne.n	8008888 <create_name+0x340>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008858:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800885c:	f003 0303 	and.w	r3, r3, #3
 8008860:	2b01      	cmp	r3, #1
 8008862:	d105      	bne.n	8008870 <create_name+0x328>
 8008864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008868:	f043 0310 	orr.w	r3, r3, #16
 800886c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008870:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008874:	f003 030c 	and.w	r3, r3, #12
 8008878:	2b04      	cmp	r3, #4
 800887a:	d105      	bne.n	8008888 <create_name+0x340>
 800887c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008880:	f043 0308 	orr.w	r3, r3, #8
 8008884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	699b      	ldr	r3, [r3, #24]
 800888c:	330b      	adds	r3, #11
 800888e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008892:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008894:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8008896:	4618      	mov	r0, r3
 8008898:	3728      	adds	r7, #40	; 0x28
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	0800a704 	.word	0x0800a704
 80088a4:	0800a764 	.word	0x0800a764
 80088a8:	0800a710 	.word	0x0800a710

080088ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	2b2f      	cmp	r3, #47	; 0x2f
 80088bc:	d003      	beq.n	80088c6 <follow_path+0x1a>
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	2b5c      	cmp	r3, #92	; 0x5c
 80088c4:	d102      	bne.n	80088cc <follow_path+0x20>
		path++;
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	3301      	adds	r3, #1
 80088ca:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	2b1f      	cmp	r3, #31
 80088d8:	d809      	bhi.n	80088ee <follow_path+0x42>
		res = dir_sdi(dp, 0);
 80088da:	2100      	movs	r1, #0
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f7ff f8c0 	bl	8007a62 <dir_sdi>
 80088e2:	4603      	mov	r3, r0
 80088e4:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	615a      	str	r2, [r3, #20]
 80088ec:	e041      	b.n	8008972 <follow_path+0xc6>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80088ee:	463b      	mov	r3, r7
 80088f0:	4619      	mov	r1, r3
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7ff fe28 	bl	8008548 <create_name>
 80088f8:	4603      	mov	r3, r0
 80088fa:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80088fc:	7bfb      	ldrb	r3, [r7, #15]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d132      	bne.n	8008968 <follow_path+0xbc>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7ff fc72 	bl	80081ec <dir_find>
 8008908:	4603      	mov	r3, r0
 800890a:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	7adb      	ldrb	r3, [r3, #11]
 8008912:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8008914:	7bfb      	ldrb	r3, [r7, #15]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00a      	beq.n	8008930 <follow_path+0x84>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800891a:	7bfb      	ldrb	r3, [r7, #15]
 800891c:	2b04      	cmp	r3, #4
 800891e:	d125      	bne.n	800896c <follow_path+0xc0>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008920:	7bbb      	ldrb	r3, [r7, #14]
 8008922:	f003 0304 	and.w	r3, r3, #4
 8008926:	2b00      	cmp	r3, #0
 8008928:	d120      	bne.n	800896c <follow_path+0xc0>
 800892a:	2305      	movs	r3, #5
 800892c:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800892e:	e01d      	b.n	800896c <follow_path+0xc0>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008930:	7bbb      	ldrb	r3, [r7, #14]
 8008932:	f003 0304 	and.w	r3, r3, #4
 8008936:	2b00      	cmp	r3, #0
 8008938:	d11a      	bne.n	8008970 <follow_path+0xc4>
			dir = dp->dir;						/* Follow the sub-directory */
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	330b      	adds	r3, #11
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	f003 0310 	and.w	r3, r3, #16
 800894a:	2b00      	cmp	r3, #0
 800894c:	d102      	bne.n	8008954 <follow_path+0xa8>
				res = FR_NO_PATH; break;
 800894e:	2305      	movs	r3, #5
 8008950:	73fb      	strb	r3, [r7, #15]
 8008952:	e00e      	b.n	8008972 <follow_path+0xc6>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68b9      	ldr	r1, [r7, #8]
 800895a:	4618      	mov	r0, r3
 800895c:	f7ff fa60 	bl	8007e20 <ld_clust>
 8008960:	4602      	mov	r2, r0
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008966:	e7c2      	b.n	80088ee <follow_path+0x42>
			if (res != FR_OK) break;
 8008968:	bf00      	nop
 800896a:	e002      	b.n	8008972 <follow_path+0xc6>
				break;
 800896c:	bf00      	nop
 800896e:	e000      	b.n	8008972 <follow_path+0xc6>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008970:	bf00      	nop
		}
	}

	return res;
 8008972:	7bfb      	ldrb	r3, [r7, #15]
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800897c:	b480      	push	{r7}
 800897e:	b087      	sub	sp, #28
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008984:	f04f 33ff 	mov.w	r3, #4294967295
 8008988:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d031      	beq.n	80089f6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	617b      	str	r3, [r7, #20]
 8008998:	e002      	b.n	80089a0 <get_ldnumber+0x24>
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	3301      	adds	r3, #1
 800899e:	617b      	str	r3, [r7, #20]
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	2b1f      	cmp	r3, #31
 80089a6:	d903      	bls.n	80089b0 <get_ldnumber+0x34>
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	2b3a      	cmp	r3, #58	; 0x3a
 80089ae:	d1f4      	bne.n	800899a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	2b3a      	cmp	r3, #58	; 0x3a
 80089b6:	d11c      	bne.n	80089f2 <get_ldnumber+0x76>
			tp = *path;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	1c5a      	adds	r2, r3, #1
 80089c2:	60fa      	str	r2, [r7, #12]
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	3b30      	subs	r3, #48	; 0x30
 80089c8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	2b09      	cmp	r3, #9
 80089ce:	d80e      	bhi.n	80089ee <get_ldnumber+0x72>
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d10a      	bne.n	80089ee <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d107      	bne.n	80089ee <get_ldnumber+0x72>
					vol = (int)i;
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	3301      	adds	r3, #1
 80089e6:	617b      	str	r3, [r7, #20]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	697a      	ldr	r2, [r7, #20]
 80089ec:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	e002      	b.n	80089f8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80089f2:	2300      	movs	r3, #0
 80089f4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80089f6:	693b      	ldr	r3, [r7, #16]
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	371c      	adds	r7, #28
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bc80      	pop	{r7}
 8008a00:	4770      	bx	lr
	...

08008a04 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b082      	sub	sp, #8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f04f 32ff 	mov.w	r2, #4294967295
 8008a1c:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8008a20:	6839      	ldr	r1, [r7, #0]
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7fe fbc3 	bl	80071ae <move_window>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d001      	beq.n	8008a32 <check_fs+0x2e>
		return 3;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e04a      	b.n	8008ac8 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008a38:	3301      	adds	r3, #1
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	021b      	lsls	r3, r3, #8
 8008a3e:	b21a      	sxth	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8008a46:	b21b      	sxth	r3, r3
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	b21b      	sxth	r3, r3
 8008a4c:	4a20      	ldr	r2, [pc, #128]	; (8008ad0 <check_fs+0xcc>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d001      	beq.n	8008a56 <check_fs+0x52>
		return 2;
 8008a52:	2302      	movs	r3, #2
 8008a54:	e038      	b.n	8008ac8 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	3336      	adds	r3, #54	; 0x36
 8008a5a:	3303      	adds	r3, #3
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	061a      	lsls	r2, r3, #24
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	3336      	adds	r3, #54	; 0x36
 8008a64:	3302      	adds	r3, #2
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	041b      	lsls	r3, r3, #16
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	3236      	adds	r2, #54	; 0x36
 8008a70:	3201      	adds	r2, #1
 8008a72:	7812      	ldrb	r2, [r2, #0]
 8008a74:	0212      	lsls	r2, r2, #8
 8008a76:	4313      	orrs	r3, r2
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008a84:	4a13      	ldr	r2, [pc, #76]	; (8008ad4 <check_fs+0xd0>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d101      	bne.n	8008a8e <check_fs+0x8a>
		return 0;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	e01c      	b.n	8008ac8 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	3352      	adds	r3, #82	; 0x52
 8008a92:	3303      	adds	r3, #3
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	061a      	lsls	r2, r3, #24
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	3352      	adds	r3, #82	; 0x52
 8008a9c:	3302      	adds	r3, #2
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	041b      	lsls	r3, r3, #16
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	3252      	adds	r2, #82	; 0x52
 8008aa8:	3201      	adds	r2, #1
 8008aaa:	7812      	ldrb	r2, [r2, #0]
 8008aac:	0212      	lsls	r2, r2, #8
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008abc:	4a05      	ldr	r2, [pc, #20]	; (8008ad4 <check_fs+0xd0>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d101      	bne.n	8008ac6 <check_fs+0xc2>
		return 0;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	e000      	b.n	8008ac8 <check_fs+0xc4>

	return 1;
 8008ac6:	2301      	movs	r3, #1
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3708      	adds	r7, #8
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	ffffaa55 	.word	0xffffaa55
 8008ad4:	00544146 	.word	0x00544146

08008ad8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b096      	sub	sp, #88	; 0x58
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008aec:	68b8      	ldr	r0, [r7, #8]
 8008aee:	f7ff ff45 	bl	800897c <get_ldnumber>
 8008af2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	da01      	bge.n	8008afe <find_volume+0x26>
 8008afa:	230b      	movs	r3, #11
 8008afc:	e2de      	b.n	80090bc <find_volume+0x5e4>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008afe:	4ab1      	ldr	r2, [pc, #708]	; (8008dc4 <find_volume+0x2ec>)
 8008b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b06:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d101      	bne.n	8008b12 <find_volume+0x3a>
 8008b0e:	230c      	movs	r3, #12
 8008b10:	e2d4      	b.n	80090bc <find_volume+0x5e4>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b16:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8008b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1a:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d01b      	beq.n	8008b5a <find_volume+0x82>
		stat = disk_status(fs->drv);
 8008b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b24:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f7fe f835 	bl	8006b98 <disk_status>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008b34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10c      	bne.n	8008b5a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8008b40:	79fb      	ldrb	r3, [r7, #7]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d007      	beq.n	8008b56 <find_volume+0x7e>
 8008b46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b4a:	f003 0304 	and.w	r3, r3, #4
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d001      	beq.n	8008b56 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8008b52:	230a      	movs	r3, #10
 8008b54:	e2b2      	b.n	80090bc <find_volume+0x5e4>
			return FR_OK;				/* The file system object is valid */
 8008b56:	2300      	movs	r3, #0
 8008b58:	e2b0      	b.n	80090bc <find_volume+0x5e4>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b64:	b2da      	uxtb	r2, r3
 8008b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b68:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b6e:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8008b72:	4618      	mov	r0, r3
 8008b74:	f7fe f82a 	bl	8006bcc <disk_initialize>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8008b7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d001      	beq.n	8008b8e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008b8a:	2303      	movs	r3, #3
 8008b8c:	e296      	b.n	80090bc <find_volume+0x5e4>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8008b8e:	79fb      	ldrb	r3, [r7, #7]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d007      	beq.n	8008ba4 <find_volume+0xcc>
 8008b94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b98:	f003 0304 	and.w	r3, r3, #4
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d001      	beq.n	8008ba4 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8008ba0:	230a      	movs	r3, #10
 8008ba2:	e28b      	b.n	80090bc <find_volume+0x5e4>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba6:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8008baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bac:	f203 430a 	addw	r3, r3, #1034	; 0x40a
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	2102      	movs	r1, #2
 8008bb4:	f7fe f870 	bl	8006c98 <disk_ioctl>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d10b      	bne.n	8008bd6 <find_volume+0xfe>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8008bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc0:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008bc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bc8:	d305      	bcc.n	8008bd6 <find_volume+0xfe>
 8008bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bcc:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bd4:	d901      	bls.n	8008bda <find_volume+0x102>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e270      	b.n	80090bc <find_volume+0x5e4>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8008bde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008be0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008be2:	f7ff ff0f 	bl	8008a04 <check_fs>
 8008be6:	4603      	mov	r3, r0
 8008be8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8008bec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d155      	bne.n	8008ca0 <find_volume+0x1c8>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	643b      	str	r3, [r7, #64]	; 0x40
 8008bf8:	e029      	b.n	8008c4e <find_volume+0x176>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8008bfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008c04:	4413      	add	r3, r2
 8008c06:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8008c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0a:	3304      	adds	r3, #4
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d012      	beq.n	8008c38 <find_volume+0x160>
 8008c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c14:	330b      	adds	r3, #11
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	061a      	lsls	r2, r3, #24
 8008c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1c:	330a      	adds	r3, #10
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	041b      	lsls	r3, r3, #16
 8008c22:	4313      	orrs	r3, r2
 8008c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c26:	3209      	adds	r2, #9
 8008c28:	7812      	ldrb	r2, [r2, #0]
 8008c2a:	0212      	lsls	r2, r2, #8
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c30:	3208      	adds	r2, #8
 8008c32:	7812      	ldrb	r2, [r2, #0]
 8008c34:	431a      	orrs	r2, r3
 8008c36:	e000      	b.n	8008c3a <find_volume+0x162>
 8008c38:	2200      	movs	r2, #0
 8008c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008c42:	440b      	add	r3, r1
 8008c44:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8008c48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	643b      	str	r3, [r7, #64]	; 0x40
 8008c4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c50:	2b03      	cmp	r3, #3
 8008c52:	d9d2      	bls.n	8008bfa <find_volume+0x122>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8008c54:	2300      	movs	r3, #0
 8008c56:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008c58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d002      	beq.n	8008c64 <find_volume+0x18c>
 8008c5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c60:	3b01      	subs	r3, #1
 8008c62:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8008c64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008c6c:	4413      	add	r3, r2
 8008c6e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008c72:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8008c74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d005      	beq.n	8008c86 <find_volume+0x1ae>
 8008c7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c7c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008c7e:	f7ff fec1 	bl	8008a04 <check_fs>
 8008c82:	4603      	mov	r3, r0
 8008c84:	e000      	b.n	8008c88 <find_volume+0x1b0>
 8008c86:	2302      	movs	r3, #2
 8008c88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8008c8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d005      	beq.n	8008ca0 <find_volume+0x1c8>
 8008c94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c96:	3301      	adds	r3, #1
 8008c98:	643b      	str	r3, [r7, #64]	; 0x40
 8008c9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c9c:	2b03      	cmp	r3, #3
 8008c9e:	d9e1      	bls.n	8008c64 <find_volume+0x18c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008ca0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ca4:	2b03      	cmp	r3, #3
 8008ca6:	d101      	bne.n	8008cac <find_volume+0x1d4>
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e207      	b.n	80090bc <find_volume+0x5e4>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8008cac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d001      	beq.n	8008cb8 <find_volume+0x1e0>
 8008cb4:	230d      	movs	r3, #13
 8008cb6:	e201      	b.n	80090bc <find_volume+0x5e4>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cba:	7b1b      	ldrb	r3, [r3, #12]
 8008cbc:	021b      	lsls	r3, r3, #8
 8008cbe:	b21a      	sxth	r2, r3
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc2:	7adb      	ldrb	r3, [r3, #11]
 8008cc4:	b21b      	sxth	r3, r3
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	b21a      	sxth	r2, r3
 8008cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ccc:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008cd0:	b21b      	sxth	r3, r3
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d001      	beq.n	8008cda <find_volume+0x202>
		return FR_NO_FILESYSTEM;
 8008cd6:	230d      	movs	r3, #13
 8008cd8:	e1f0      	b.n	80090bc <find_volume+0x5e4>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8008cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cdc:	7ddb      	ldrb	r3, [r3, #23]
 8008cde:	021b      	lsls	r3, r3, #8
 8008ce0:	b21a      	sxth	r2, r3
 8008ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce4:	7d9b      	ldrb	r3, [r3, #22]
 8008ce6:	b21b      	sxth	r3, r3
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	b21b      	sxth	r3, r3
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8008cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d112      	bne.n	8008d1c <find_volume+0x244>
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8008cfc:	061a      	lsls	r2, r3, #24
 8008cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d00:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8008d04:	041b      	lsls	r3, r3, #16
 8008d06:	4313      	orrs	r3, r2
 8008d08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d0a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8008d0e:	0212      	lsls	r2, r2, #8
 8008d10:	4313      	orrs	r3, r2
 8008d12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d14:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8008d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d20:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8008d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d26:	7c1a      	ldrb	r2, [r3, #16]
 8008d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d2a:	f883 2403 	strb.w	r2, [r3, #1027]	; 0x403
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8008d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d30:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d006      	beq.n	8008d46 <find_volume+0x26e>
 8008d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d3a:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d001      	beq.n	8008d46 <find_volume+0x26e>
		return FR_NO_FILESYSTEM;
 8008d42:	230d      	movs	r3, #13
 8008d44:	e1ba      	b.n	80090bc <find_volume+0x5e4>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8008d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d48:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d50:	fb02 f303 	mul.w	r3, r2, r3
 8008d54:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8008d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d58:	7b5a      	ldrb	r2, [r3, #13]
 8008d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8008d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d62:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d00a      	beq.n	8008d80 <find_volume+0x2a8>
 8008d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d6c:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8008d70:	461a      	mov	r2, r3
 8008d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d74:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	4013      	ands	r3, r2
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d001      	beq.n	8008d84 <find_volume+0x2ac>
		return FR_NO_FILESYSTEM;
 8008d80:	230d      	movs	r3, #13
 8008d82:	e19b      	b.n	80090bc <find_volume+0x5e4>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d86:	7c9b      	ldrb	r3, [r3, #18]
 8008d88:	021b      	lsls	r3, r3, #8
 8008d8a:	b21a      	sxth	r2, r3
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d8e:	7c5b      	ldrb	r3, [r3, #17]
 8008d90:	b21b      	sxth	r3, r3
 8008d92:	4313      	orrs	r3, r2
 8008d94:	b21b      	sxth	r3, r3
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9a:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8008d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da0:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8008da4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008da6:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8008daa:	0952      	lsrs	r2, r2, #5
 8008dac:	b292      	uxth	r2, r2
 8008dae:	fbb3 f1f2 	udiv	r1, r3, r2
 8008db2:	fb02 f201 	mul.w	r2, r2, r1
 8008db6:	1a9b      	subs	r3, r3, r2
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d004      	beq.n	8008dc8 <find_volume+0x2f0>
		return FR_NO_FILESYSTEM;
 8008dbe:	230d      	movs	r3, #13
 8008dc0:	e17c      	b.n	80090bc <find_volume+0x5e4>
 8008dc2:	bf00      	nop
 8008dc4:	200000ac 	.word	0x200000ac

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8008dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dca:	7d1b      	ldrb	r3, [r3, #20]
 8008dcc:	021b      	lsls	r3, r3, #8
 8008dce:	b21a      	sxth	r2, r3
 8008dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd2:	7cdb      	ldrb	r3, [r3, #19]
 8008dd4:	b21b      	sxth	r3, r3
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	b21b      	sxth	r3, r3
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8008dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d112      	bne.n	8008e0a <find_volume+0x332>
 8008de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008dea:	061a      	lsls	r2, r3, #24
 8008dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dee:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8008df2:	041b      	lsls	r3, r3, #16
 8008df4:	4313      	orrs	r3, r2
 8008df6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008df8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8008dfc:	0212      	lsls	r2, r2, #8
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e02:	f892 2020 	ldrb.w	r2, [r2, #32]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8008e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0c:	7bdb      	ldrb	r3, [r3, #15]
 8008e0e:	021b      	lsls	r3, r3, #8
 8008e10:	b21a      	sxth	r2, r3
 8008e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e14:	7b9b      	ldrb	r3, [r3, #14]
 8008e16:	b21b      	sxth	r3, r3
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	b21b      	sxth	r3, r3
 8008e1c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8008e1e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d101      	bne.n	8008e28 <find_volume+0x350>
 8008e24:	230d      	movs	r3, #13
 8008e26:	e149      	b.n	80090bc <find_volume+0x5e4>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8008e28:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e2c:	4413      	add	r3, r2
 8008e2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e30:	f8b2 1408 	ldrh.w	r1, [r2, #1032]	; 0x408
 8008e34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e36:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8008e3a:	0952      	lsrs	r2, r2, #5
 8008e3c:	b292      	uxth	r2, r2
 8008e3e:	fbb1 f2f2 	udiv	r2, r1, r2
 8008e42:	b292      	uxth	r2, r2
 8008e44:	4413      	add	r3, r2
 8008e46:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008e48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d201      	bcs.n	8008e54 <find_volume+0x37c>
 8008e50:	230d      	movs	r3, #13
 8008e52:	e133      	b.n	80090bc <find_volume+0x5e4>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8008e54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e5c:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 8008e60:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e64:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8008e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d101      	bne.n	8008e70 <find_volume+0x398>
 8008e6c:	230d      	movs	r3, #13
 8008e6e:	e125      	b.n	80090bc <find_volume+0x5e4>
	fmt = FS_FAT12;
 8008e70:	2301      	movs	r3, #1
 8008e72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8008e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e78:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d902      	bls.n	8008e86 <find_volume+0x3ae>
 8008e80:	2302      	movs	r3, #2
 8008e82:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d902      	bls.n	8008e96 <find_volume+0x3be>
 8008e90:	2303      	movs	r3, #3
 8008e92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8008e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e98:	1c9a      	adds	r2, r3, #2
 8008e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e9c:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
	fs->volbase = bsect;								/* Volume start sector */
 8008ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008ea4:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8008ea8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008eaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008eac:	441a      	add	r2, r3
 8008eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eb0:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
	fs->database = bsect + sysect;						/* Data start sector */
 8008eb4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eb8:	441a      	add	r2, r3
 8008eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ebc:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
	if (fmt == FS_FAT32) {
 8008ec0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ec4:	2b03      	cmp	r3, #3
 8008ec6:	d121      	bne.n	8008f0c <find_volume+0x434>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8008ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eca:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d001      	beq.n	8008ed6 <find_volume+0x3fe>
 8008ed2:	230d      	movs	r3, #13
 8008ed4:	e0f2      	b.n	80090bc <find_volume+0x5e4>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8008ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008edc:	061a      	lsls	r2, r3, #24
 8008ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8008ee4:	041b      	lsls	r3, r3, #16
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008eea:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8008eee:	0212      	lsls	r2, r2, #8
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ef4:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8008ef8:	431a      	orrs	r2, r3
 8008efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008efc:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8008f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f02:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	647b      	str	r3, [r7, #68]	; 0x44
 8008f0a:	e025      	b.n	8008f58 <find_volume+0x480>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8008f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f0e:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d101      	bne.n	8008f1a <find_volume+0x442>
 8008f16:	230d      	movs	r3, #13
 8008f18:	e0d0      	b.n	80090bc <find_volume+0x5e4>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8008f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f1c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8008f20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f22:	441a      	add	r2, r3
 8008f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f26:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008f2a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f2e:	2b02      	cmp	r3, #2
 8008f30:	d104      	bne.n	8008f3c <find_volume+0x464>
 8008f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f34:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8008f38:	005b      	lsls	r3, r3, #1
 8008f3a:	e00c      	b.n	8008f56 <find_volume+0x47e>
 8008f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f3e:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
 8008f42:	4613      	mov	r3, r2
 8008f44:	005b      	lsls	r3, r3, #1
 8008f46:	4413      	add	r3, r2
 8008f48:	085a      	lsrs	r2, r3, #1
 8008f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f4c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8008f50:	f003 0301 	and.w	r3, r3, #1
 8008f54:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8008f56:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8008f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f5a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8008f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f60:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008f64:	4619      	mov	r1, r3
 8008f66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f68:	440b      	add	r3, r1
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008f6e:	f8b1 140a 	ldrh.w	r1, [r1, #1034]	; 0x40a
 8008f72:	fbb3 f3f1 	udiv	r3, r3, r1
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d201      	bcs.n	8008f7e <find_volume+0x4a6>
		return FR_NO_FILESYSTEM;
 8008f7a:	230d      	movs	r3, #13
 8008f7c:	e09e      	b.n	80090bc <find_volume+0x5e4>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8008f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f80:	f04f 32ff 	mov.w	r2, #4294967295
 8008f84:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
 8008f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8a:	f8d3 2410 	ldr.w	r2, [r3, #1040]	; 0x410
 8008f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f90:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8008f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f96:	2280      	movs	r2, #128	; 0x80
 8008f98:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8008f9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008fa0:	2b03      	cmp	r3, #3
 8008fa2:	d177      	bne.n	8009094 <find_volume+0x5bc>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8008fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b21a      	sxth	r2, r3
 8008fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008fb4:	b21b      	sxth	r3, r3
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	b21b      	sxth	r3, r3
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d16a      	bne.n	8009094 <find_volume+0x5bc>
		&& move_window(fs, bsect + 1) == FR_OK)
 8008fbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008fc6:	f7fe f8f2 	bl	80071ae <move_window>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d161      	bne.n	8009094 <find_volume+0x5bc>
	{
		fs->fsi_flag = 0;
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fda:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8008fde:	021b      	lsls	r3, r3, #8
 8008fe0:	b21a      	sxth	r2, r3
 8008fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe4:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8008fe8:	b21b      	sxth	r3, r3
 8008fea:	4313      	orrs	r3, r2
 8008fec:	b21b      	sxth	r3, r3
 8008fee:	4a35      	ldr	r2, [pc, #212]	; (80090c4 <find_volume+0x5ec>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d14f      	bne.n	8009094 <find_volume+0x5bc>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8008ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff6:	78db      	ldrb	r3, [r3, #3]
 8008ff8:	061a      	lsls	r2, r3, #24
 8008ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffc:	789b      	ldrb	r3, [r3, #2]
 8008ffe:	041b      	lsls	r3, r3, #16
 8009000:	4313      	orrs	r3, r2
 8009002:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009004:	7852      	ldrb	r2, [r2, #1]
 8009006:	0212      	lsls	r2, r2, #8
 8009008:	4313      	orrs	r3, r2
 800900a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800900c:	7812      	ldrb	r2, [r2, #0]
 800900e:	4313      	orrs	r3, r2
 8009010:	4a2d      	ldr	r2, [pc, #180]	; (80090c8 <find_volume+0x5f0>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d13e      	bne.n	8009094 <find_volume+0x5bc>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8009016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009018:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800901c:	061a      	lsls	r2, r3, #24
 800901e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009020:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8009024:	041b      	lsls	r3, r3, #16
 8009026:	4313      	orrs	r3, r2
 8009028:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800902a:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800902e:	0212      	lsls	r2, r2, #8
 8009030:	4313      	orrs	r3, r2
 8009032:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009034:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8009038:	4313      	orrs	r3, r2
 800903a:	4a24      	ldr	r2, [pc, #144]	; (80090cc <find_volume+0x5f4>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d129      	bne.n	8009094 <find_volume+0x5bc>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8009040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009042:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8009046:	061a      	lsls	r2, r3, #24
 8009048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800904a:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800904e:	041b      	lsls	r3, r3, #16
 8009050:	4313      	orrs	r3, r2
 8009052:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009054:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8009058:	0212      	lsls	r2, r2, #8
 800905a:	4313      	orrs	r3, r2
 800905c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800905e:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8009062:	431a      	orrs	r2, r3
 8009064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009066:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800906a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800906c:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8009070:	061a      	lsls	r2, r3, #24
 8009072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009074:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8009078:	041b      	lsls	r3, r3, #16
 800907a:	4313      	orrs	r3, r2
 800907c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800907e:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8009082:	0212      	lsls	r2, r2, #8
 8009084:	4313      	orrs	r3, r2
 8009086:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009088:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800908c:	431a      	orrs	r2, r3
 800908e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009090:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8009094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009096:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800909a:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
	fs->id = ++Fsid;	/* File system mount ID */
 800909e:	4b0c      	ldr	r3, [pc, #48]	; (80090d0 <find_volume+0x5f8>)
 80090a0:	881b      	ldrh	r3, [r3, #0]
 80090a2:	3301      	adds	r3, #1
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	4b0a      	ldr	r3, [pc, #40]	; (80090d0 <find_volume+0x5f8>)
 80090a8:	801a      	strh	r2, [r3, #0]
 80090aa:	4b09      	ldr	r3, [pc, #36]	; (80090d0 <find_volume+0x5f8>)
 80090ac:	881a      	ldrh	r2, [r3, #0]
 80090ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090b0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 80090b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80090b6:	f7fe f807 	bl	80070c8 <clear_lock>
#endif

	return FR_OK;
 80090ba:	2300      	movs	r3, #0
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3758      	adds	r7, #88	; 0x58
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	ffffaa55 	.word	0xffffaa55
 80090c8:	41615252 	.word	0x41615252
 80090cc:	61417272 	.word	0x61417272
 80090d0:	200000b0 	.word	0x200000b0

080090d4 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d01d      	beq.n	8009122 <validate+0x4e>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d019      	beq.n	8009122 <validate+0x4e>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d013      	beq.n	8009122 <validate+0x4e>
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	889b      	ldrh	r3, [r3, #4]
 8009106:	429a      	cmp	r2, r3
 8009108:	d10b      	bne.n	8009122 <validate+0x4e>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8009112:	4618      	mov	r0, r3
 8009114:	f7fd fd40 	bl	8006b98 <disk_status>
 8009118:	4603      	mov	r3, r0
 800911a:	f003 0301 	and.w	r3, r3, #1
 800911e:	2b00      	cmp	r3, #0
 8009120:	d001      	beq.n	8009126 <validate+0x52>
		return FR_INVALID_OBJECT;
 8009122:	2309      	movs	r3, #9
 8009124:	e000      	b.n	8009128 <validate+0x54>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b088      	sub	sp, #32
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	4613      	mov	r3, r2
 800913c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8009142:	f107 0310 	add.w	r3, r7, #16
 8009146:	4618      	mov	r0, r3
 8009148:	f7ff fc18 	bl	800897c <get_ldnumber>
 800914c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	2b00      	cmp	r3, #0
 8009152:	da01      	bge.n	8009158 <f_mount+0x28>
 8009154:	230b      	movs	r3, #11
 8009156:	e02d      	b.n	80091b4 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009158:	4a18      	ldr	r2, [pc, #96]	; (80091bc <f_mount+0x8c>)
 800915a:	69fb      	ldr	r3, [r7, #28]
 800915c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009160:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009162:	69bb      	ldr	r3, [r7, #24]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d006      	beq.n	8009176 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8009168:	69b8      	ldr	r0, [r7, #24]
 800916a:	f7fd ffad 	bl	80070c8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	2200      	movs	r2, #0
 8009172:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
	}

	if (fs) {
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d003      	beq.n	8009184 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	490d      	ldr	r1, [pc, #52]	; (80091bc <f_mount+0x8c>)
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <f_mount+0x6a>
 8009194:	79fb      	ldrb	r3, [r7, #7]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d001      	beq.n	800919e <f_mount+0x6e>
 800919a:	2300      	movs	r3, #0
 800919c:	e00a      	b.n	80091b4 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800919e:	f107 0108 	add.w	r1, r7, #8
 80091a2:	f107 030c 	add.w	r3, r7, #12
 80091a6:	2200      	movs	r2, #0
 80091a8:	4618      	mov	r0, r3
 80091aa:	f7ff fc95 	bl	8008ad8 <find_volume>
 80091ae:	4603      	mov	r3, r0
 80091b0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80091b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3720      	adds	r7, #32
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	200000ac 	.word	0x200000ac

080091c0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b096      	sub	sp, #88	; 0x58
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	4613      	mov	r3, r2
 80091cc:	71fb      	strb	r3, [r7, #7]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d101      	bne.n	80091d8 <f_open+0x18>
 80091d4:	2309      	movs	r3, #9
 80091d6:	e16d      	b.n	80094b4 <f_open+0x2f4>
	fp->fs = 0;			/* Clear file object */
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2200      	movs	r2, #0
 80091dc:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80091de:	79fb      	ldrb	r3, [r7, #7]
 80091e0:	f003 031f 	and.w	r3, r3, #31
 80091e4:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80091e6:	79fb      	ldrb	r3, [r7, #7]
 80091e8:	f023 0301 	bic.w	r3, r3, #1
 80091ec:	b2da      	uxtb	r2, r3
 80091ee:	f107 0108 	add.w	r1, r7, #8
 80091f2:	f107 0320 	add.w	r3, r7, #32
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7ff fc6e 	bl	8008ad8 <find_volume>
 80091fc:	4603      	mov	r3, r0
 80091fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8009202:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009206:	2b00      	cmp	r3, #0
 8009208:	f040 8152 	bne.w	80094b0 <f_open+0x2f0>
		INIT_BUF(dj);
 800920c:	f107 0314 	add.w	r3, r7, #20
 8009210:	63bb      	str	r3, [r7, #56]	; 0x38
 8009212:	4baa      	ldr	r3, [pc, #680]	; (80094bc <f_open+0x2fc>)
 8009214:	643b      	str	r3, [r7, #64]	; 0x40
		res = follow_path(&dj, path);	/* Follow the file path */
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	f107 0320 	add.w	r3, r7, #32
 800921c:	4611      	mov	r1, r2
 800921e:	4618      	mov	r0, r3
 8009220:	f7ff fb44 	bl	80088ac <follow_path>
 8009224:	4603      	mov	r3, r0
 8009226:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		dir = dj.dir;
 800922a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800922c:	653b      	str	r3, [r7, #80]	; 0x50
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800922e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009232:	2b00      	cmp	r3, #0
 8009234:	d118      	bne.n	8009268 <f_open+0xa8>
			if (!dir)	/* Default directory itself */
 8009236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009238:	2b00      	cmp	r3, #0
 800923a:	d103      	bne.n	8009244 <f_open+0x84>
				res = FR_INVALID_NAME;
 800923c:	2306      	movs	r3, #6
 800923e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8009242:	e011      	b.n	8009268 <f_open+0xa8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009244:	79fb      	ldrb	r3, [r7, #7]
 8009246:	f023 0301 	bic.w	r3, r3, #1
 800924a:	2b00      	cmp	r3, #0
 800924c:	bf14      	ite	ne
 800924e:	2301      	movne	r3, #1
 8009250:	2300      	moveq	r3, #0
 8009252:	b2db      	uxtb	r3, r3
 8009254:	461a      	mov	r2, r3
 8009256:	f107 0320 	add.w	r3, r7, #32
 800925a:	4611      	mov	r1, r2
 800925c:	4618      	mov	r0, r3
 800925e:	f7fd fdb1 	bl	8006dc4 <chk_lock>
 8009262:	4603      	mov	r3, r0
 8009264:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009268:	79fb      	ldrb	r3, [r7, #7]
 800926a:	f003 031c 	and.w	r3, r3, #28
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 809a 	beq.w	80093a8 <f_open+0x1e8>
			if (res != FR_OK) {					/* No file, create new */
 8009274:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009278:	2b00      	cmp	r3, #0
 800927a:	d019      	beq.n	80092b0 <f_open+0xf0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800927c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009280:	2b04      	cmp	r3, #4
 8009282:	d10e      	bne.n	80092a2 <f_open+0xe2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009284:	f7fd fe08 	bl	8006e98 <enq_lock>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d006      	beq.n	800929c <f_open+0xdc>
 800928e:	f107 0320 	add.w	r3, r7, #32
 8009292:	4618      	mov	r0, r3
 8009294:	f7ff f85e 	bl	8008354 <dir_register>
 8009298:	4603      	mov	r3, r0
 800929a:	e000      	b.n	800929e <f_open+0xde>
 800929c:	2312      	movs	r3, #18
 800929e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80092a2:	79fb      	ldrb	r3, [r7, #7]
 80092a4:	f043 0308 	orr.w	r3, r3, #8
 80092a8:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 80092aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092ac:	653b      	str	r3, [r7, #80]	; 0x50
 80092ae:	e012      	b.n	80092d6 <f_open+0x116>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80092b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092b2:	330b      	adds	r3, #11
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	f003 0311 	and.w	r3, r3, #17
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d003      	beq.n	80092c6 <f_open+0x106>
					res = FR_DENIED;
 80092be:	2307      	movs	r3, #7
 80092c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80092c4:	e007      	b.n	80092d6 <f_open+0x116>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80092c6:	79fb      	ldrb	r3, [r7, #7]
 80092c8:	f003 0304 	and.w	r3, r3, #4
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d002      	beq.n	80092d6 <f_open+0x116>
						res = FR_EXIST;
 80092d0:	2308      	movs	r3, #8
 80092d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80092d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092da:	2b00      	cmp	r3, #0
 80092dc:	f040 8082 	bne.w	80093e4 <f_open+0x224>
 80092e0:	79fb      	ldrb	r3, [r7, #7]
 80092e2:	f003 0308 	and.w	r3, r3, #8
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d07c      	beq.n	80093e4 <f_open+0x224>
				dw = GET_FATTIME();				/* Created time */
 80092ea:	f7fd fbef 	bl	8006acc <get_fattime>
 80092ee:	64f8      	str	r0, [r7, #76]	; 0x4c
				ST_DWORD(dir + DIR_CrtTime, dw);
 80092f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092f2:	330e      	adds	r3, #14
 80092f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80092f6:	b2d2      	uxtb	r2, r2
 80092f8:	701a      	strb	r2, [r3, #0]
 80092fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	0a1b      	lsrs	r3, r3, #8
 8009300:	b29a      	uxth	r2, r3
 8009302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009304:	330f      	adds	r3, #15
 8009306:	b2d2      	uxtb	r2, r2
 8009308:	701a      	strb	r2, [r3, #0]
 800930a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800930c:	0c1a      	lsrs	r2, r3, #16
 800930e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009310:	3310      	adds	r3, #16
 8009312:	b2d2      	uxtb	r2, r2
 8009314:	701a      	strb	r2, [r3, #0]
 8009316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009318:	0e1a      	lsrs	r2, r3, #24
 800931a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800931c:	3311      	adds	r3, #17
 800931e:	b2d2      	uxtb	r2, r2
 8009320:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8009322:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009324:	330b      	adds	r3, #11
 8009326:	2200      	movs	r2, #0
 8009328:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800932a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800932c:	331c      	adds	r3, #28
 800932e:	2200      	movs	r2, #0
 8009330:	701a      	strb	r2, [r3, #0]
 8009332:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009334:	331d      	adds	r3, #29
 8009336:	2200      	movs	r2, #0
 8009338:	701a      	strb	r2, [r3, #0]
 800933a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800933c:	331e      	adds	r3, #30
 800933e:	2200      	movs	r2, #0
 8009340:	701a      	strb	r2, [r3, #0]
 8009342:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009344:	331f      	adds	r3, #31
 8009346:	2200      	movs	r2, #0
 8009348:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800934a:	6a3b      	ldr	r3, [r7, #32]
 800934c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800934e:	4618      	mov	r0, r3
 8009350:	f7fe fd66 	bl	8007e20 <ld_clust>
 8009354:	64b8      	str	r0, [r7, #72]	; 0x48
				st_clust(dir, 0);				/* cluster = 0 */
 8009356:	2100      	movs	r1, #0
 8009358:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800935a:	f7fe fd8e 	bl	8007e7a <st_clust>
				dj.fs->wflag = 1;
 800935e:	6a3b      	ldr	r3, [r7, #32]
 8009360:	2201      	movs	r2, #1
 8009362:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				if (cl) {						/* Remove the cluster chain if exist */
 8009366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009368:	2b00      	cmp	r3, #0
 800936a:	d03b      	beq.n	80093e4 <f_open+0x224>
					dw = dj.fs->winsect;
 800936c:	6a3b      	ldr	r3, [r7, #32]
 800936e:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 8009372:	64fb      	str	r3, [r7, #76]	; 0x4c
					res = remove_chain(dj.fs, cl);
 8009374:	6a3b      	ldr	r3, [r7, #32]
 8009376:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009378:	4618      	mov	r0, r3
 800937a:	f7fe fa43 	bl	8007804 <remove_chain>
 800937e:	4603      	mov	r3, r0
 8009380:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res == FR_OK) {
 8009384:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009388:	2b00      	cmp	r3, #0
 800938a:	d12b      	bne.n	80093e4 <f_open+0x224>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800938c:	6a3b      	ldr	r3, [r7, #32]
 800938e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009390:	3a01      	subs	r2, #1
 8009392:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
						res = move_window(dj.fs, dw);
 8009396:	6a3b      	ldr	r3, [r7, #32]
 8009398:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800939a:	4618      	mov	r0, r3
 800939c:	f7fd ff07 	bl	80071ae <move_window>
 80093a0:	4603      	mov	r3, r0
 80093a2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80093a6:	e01d      	b.n	80093e4 <f_open+0x224>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80093a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d119      	bne.n	80093e4 <f_open+0x224>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80093b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093b2:	330b      	adds	r3, #11
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	f003 0310 	and.w	r3, r3, #16
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d003      	beq.n	80093c6 <f_open+0x206>
					res = FR_NO_FILE;
 80093be:	2304      	movs	r3, #4
 80093c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80093c4:	e00e      	b.n	80093e4 <f_open+0x224>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80093c6:	79fb      	ldrb	r3, [r7, #7]
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d009      	beq.n	80093e4 <f_open+0x224>
 80093d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093d2:	330b      	adds	r3, #11
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d002      	beq.n	80093e4 <f_open+0x224>
						res = FR_DENIED;
 80093de:	2307      	movs	r3, #7
 80093e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				}
			}
		}
		if (res == FR_OK) {
 80093e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d129      	bne.n	8009440 <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80093ec:	79fb      	ldrb	r3, [r7, #7]
 80093ee:	f003 0308 	and.w	r3, r3, #8
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d003      	beq.n	80093fe <f_open+0x23e>
				mode |= FA__WRITTEN;
 80093f6:	79fb      	ldrb	r3, [r7, #7]
 80093f8:	f043 0320 	orr.w	r3, r3, #32
 80093fc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80093fe:	6a3b      	ldr	r3, [r7, #32]
 8009400:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800940c:	621a      	str	r2, [r3, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800940e:	79fb      	ldrb	r3, [r7, #7]
 8009410:	f023 0301 	bic.w	r3, r3, #1
 8009414:	2b00      	cmp	r3, #0
 8009416:	bf14      	ite	ne
 8009418:	2301      	movne	r3, #1
 800941a:	2300      	moveq	r3, #0
 800941c:	b2db      	uxtb	r3, r3
 800941e:	461a      	mov	r2, r3
 8009420:	f107 0320 	add.w	r3, r7, #32
 8009424:	4611      	mov	r1, r2
 8009426:	4618      	mov	r0, r3
 8009428:	f7fd fd5a 	bl	8006ee0 <inc_lock>
 800942c:	4602      	mov	r2, r0
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	629a      	str	r2, [r3, #40]	; 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009436:	2b00      	cmp	r3, #0
 8009438:	d102      	bne.n	8009440 <f_open+0x280>
 800943a:	2302      	movs	r3, #2
 800943c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8009440:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009444:	2b00      	cmp	r3, #0
 8009446:	d133      	bne.n	80094b0 <f_open+0x2f0>
			fp->flag = mode;					/* File access mode */
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	79fa      	ldrb	r2, [r7, #7]
 800944c:	719a      	strb	r2, [r3, #6]
			fp->err = 0;						/* Clear error flag */
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8009454:	6a3b      	ldr	r3, [r7, #32]
 8009456:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009458:	4618      	mov	r0, r3
 800945a:	f7fe fce1 	bl	8007e20 <ld_clust>
 800945e:	4602      	mov	r2, r0
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8009464:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009466:	331f      	adds	r3, #31
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	061a      	lsls	r2, r3, #24
 800946c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800946e:	331e      	adds	r3, #30
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	041b      	lsls	r3, r3, #16
 8009474:	4313      	orrs	r3, r2
 8009476:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009478:	321d      	adds	r2, #29
 800947a:	7812      	ldrb	r2, [r2, #0]
 800947c:	0212      	lsls	r2, r2, #8
 800947e:	4313      	orrs	r3, r2
 8009480:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009482:	321c      	adds	r2, #28
 8009484:	7812      	ldrb	r2, [r2, #0]
 8009486:	431a      	orrs	r2, r3
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2200      	movs	r2, #0
 800949c:	625a      	str	r2, [r3, #36]	; 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800949e:	6a3a      	ldr	r2, [r7, #32]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 80094b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3758      	adds	r7, #88	; 0x58
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}
 80094bc:	200000cc 	.word	0x200000cc

080094c0 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b08c      	sub	sp, #48	; 0x30
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
 80094cc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2200      	movs	r2, #0
 80094d6:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 80094d8:	68f8      	ldr	r0, [r7, #12]
 80094da:	f7ff fdfb 	bl	80090d4 <validate>
 80094de:	4603      	mov	r3, r0
 80094e0:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80094e2:	7ffb      	ldrb	r3, [r7, #31]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d001      	beq.n	80094ec <f_read+0x2c>
 80094e8:	7ffb      	ldrb	r3, [r7, #31]
 80094ea:	e13a      	b.n	8009762 <f_read+0x2a2>
	if (fp->err)								/* Check error */
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	79db      	ldrb	r3, [r3, #7]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <f_read+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	79db      	ldrb	r3, [r3, #7]
 80094f8:	e133      	b.n	8009762 <f_read+0x2a2>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	799b      	ldrb	r3, [r3, #6]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	2b00      	cmp	r3, #0
 8009504:	d101      	bne.n	800950a <f_read+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8009506:	2307      	movs	r3, #7
 8009508:	e12b      	b.n	8009762 <f_read+0x2a2>
	remain = fp->fsize - fp->fptr;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	68da      	ldr	r2, [r3, #12]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	1ad3      	subs	r3, r2, r3
 8009514:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	429a      	cmp	r2, r3
 800951c:	f240 811c 	bls.w	8009758 <f_read+0x298>
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009524:	e118      	b.n	8009758 <f_read+0x298>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	6812      	ldr	r2, [r2, #0]
 800952e:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8009532:	fbb3 f1f2 	udiv	r1, r3, r2
 8009536:	fb02 f201 	mul.w	r2, r2, r1
 800953a:	1a9b      	subs	r3, r3, r2
 800953c:	2b00      	cmp	r3, #0
 800953e:	f040 80bc 	bne.w	80096ba <f_read+0x1fa>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	6812      	ldr	r2, [r2, #0]
 800954a:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800954e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009552:	b2da      	uxtb	r2, r3
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 800955c:	3b01      	subs	r3, #1
 800955e:	b2db      	uxtb	r3, r3
 8009560:	4013      	ands	r3, r2
 8009562:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 8009564:	7dfb      	ldrb	r3, [r7, #23]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d130      	bne.n	80095cc <f_read+0x10c>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d103      	bne.n	800957a <f_read+0xba>
					clst = fp->sclust;			/* Follow from the origin */
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009578:	e014      	b.n	80095a4 <f_read+0xe4>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957e:	2b00      	cmp	r3, #0
 8009580:	d007      	beq.n	8009592 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	4619      	mov	r1, r3
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f7fe fa32 	bl	80079f2 <clmt_clust>
 800958e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009590:	e008      	b.n	80095a4 <f_read+0xe4>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	695b      	ldr	r3, [r3, #20]
 800959a:	4619      	mov	r1, r3
 800959c:	4610      	mov	r0, r2
 800959e:	f7fd ff03 	bl	80073a8 <get_fat>
 80095a2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 80095a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d804      	bhi.n	80095b4 <f_read+0xf4>
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2202      	movs	r2, #2
 80095ae:	71da      	strb	r2, [r3, #7]
 80095b0:	2302      	movs	r3, #2
 80095b2:	e0d6      	b.n	8009762 <f_read+0x2a2>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80095b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ba:	d104      	bne.n	80095c6 <f_read+0x106>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2201      	movs	r2, #1
 80095c0:	71da      	strb	r2, [r3, #7]
 80095c2:	2301      	movs	r3, #1
 80095c4:	e0cd      	b.n	8009762 <f_read+0x2a2>
				fp->clust = clst;				/* Update current cluster */
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095ca:	615a      	str	r2, [r3, #20]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	695b      	ldr	r3, [r3, #20]
 80095d4:	4619      	mov	r1, r3
 80095d6:	4610      	mov	r0, r2
 80095d8:	f7fd fec5 	bl	8007366 <clust2sect>
 80095dc:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d104      	bne.n	80095ee <f_read+0x12e>
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2202      	movs	r2, #2
 80095e8:	71da      	strb	r2, [r3, #7]
 80095ea:	2302      	movs	r3, #2
 80095ec:	e0b9      	b.n	8009762 <f_read+0x2a2>
			sect += csect;
 80095ee:	7dfb      	ldrb	r3, [r7, #23]
 80095f0:	693a      	ldr	r2, [r7, #16]
 80095f2:	4413      	add	r3, r2
 80095f4:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80095fe:	461a      	mov	r2, r3
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	fbb3 f3f2 	udiv	r3, r3, r2
 8009606:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960a:	2b00      	cmp	r3, #0
 800960c:	d052      	beq.n	80096b4 <f_read+0x1f4>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800960e:	7dfa      	ldrb	r2, [r7, #23]
 8009610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009612:	4413      	add	r3, r2
 8009614:	68fa      	ldr	r2, [r7, #12]
 8009616:	6812      	ldr	r2, [r2, #0]
 8009618:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 800961c:	4293      	cmp	r3, r2
 800961e:	d907      	bls.n	8009630 <f_read+0x170>
					cc = fp->fs->csize - csect;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8009628:	461a      	mov	r2, r3
 800962a:	7dfb      	ldrb	r3, [r7, #23]
 800962c:	1ad3      	subs	r3, r2, r3
 800962e:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8009638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800963a:	693a      	ldr	r2, [r7, #16]
 800963c:	6a39      	ldr	r1, [r7, #32]
 800963e:	f7fd faeb 	bl	8006c18 <disk_read>
 8009642:	4603      	mov	r3, r0
 8009644:	2b00      	cmp	r3, #0
 8009646:	d004      	beq.n	8009652 <f_read+0x192>
					ABORT(fp->fs, FR_DISK_ERR);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2201      	movs	r2, #1
 800964c:	71da      	strb	r2, [r3, #7]
 800964e:	2301      	movs	r3, #1
 8009650:	e087      	b.n	8009762 <f_read+0x2a2>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f893 3404 	ldrb.w	r3, [r3, #1028]	; 0x404
 800965a:	2b00      	cmp	r3, #0
 800965c:	d020      	beq.n	80096a0 <f_read+0x1e0>
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	1ad3      	subs	r3, r2, r3
 800966a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800966c:	429a      	cmp	r2, r3
 800966e:	d917      	bls.n	80096a0 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	1ad3      	subs	r3, r2, r3
 800967c:	68fa      	ldr	r2, [r7, #12]
 800967e:	6812      	ldr	r2, [r2, #0]
 8009680:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8009684:	fb02 f303 	mul.w	r3, r2, r3
 8009688:	6a3a      	ldr	r2, [r7, #32]
 800968a:	18d0      	adds	r0, r2, r3
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4619      	mov	r1, r3
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800969a:	461a      	mov	r2, r3
 800969c:	f7fd fb1a 	bl	8006cd4 <mem_cpy>
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80096a8:	461a      	mov	r2, r3
 80096aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ac:	fb02 f303 	mul.w	r3, r2, r3
 80096b0:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 80096b2:	e03d      	b.n	8009730 <f_read+0x270>
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
					ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	693a      	ldr	r2, [r7, #16]
 80096b8:	619a      	str	r2, [r3, #24]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80096c2:	4618      	mov	r0, r3
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	689b      	ldr	r3, [r3, #8]
 80096c8:	68fa      	ldr	r2, [r7, #12]
 80096ca:	6812      	ldr	r2, [r2, #0]
 80096cc:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80096d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80096d4:	fb02 f201 	mul.w	r2, r2, r1
 80096d8:	1a9b      	subs	r3, r3, r2
 80096da:	1ac3      	subs	r3, r0, r3
 80096dc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 80096de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d901      	bls.n	80096ea <f_read+0x22a>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	699b      	ldr	r3, [r3, #24]
 80096f2:	4619      	mov	r1, r3
 80096f4:	4610      	mov	r0, r2
 80096f6:	f7fd fd5a 	bl	80071ae <move_window>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d004      	beq.n	800970a <f_read+0x24a>
			ABORT(fp->fs, FR_DISK_ERR);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2201      	movs	r2, #1
 8009704:	71da      	strb	r2, [r3, #7]
 8009706:	2301      	movs	r3, #1
 8009708:	e02b      	b.n	8009762 <f_read+0x2a2>
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6819      	ldr	r1, [r3, #0]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	6812      	ldr	r2, [r2, #0]
 8009716:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800971a:	fbb3 f0f2 	udiv	r0, r3, r2
 800971e:	fb02 f200 	mul.w	r2, r2, r0
 8009722:	1a9b      	subs	r3, r3, r2
 8009724:	440b      	add	r3, r1
 8009726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009728:	4619      	mov	r1, r3
 800972a:	6a38      	ldr	r0, [r7, #32]
 800972c:	f7fd fad2 	bl	8006cd4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009730:	6a3a      	ldr	r2, [r7, #32]
 8009732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009734:	4413      	add	r3, r2
 8009736:	623b      	str	r3, [r7, #32]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	689a      	ldr	r2, [r3, #8]
 800973c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973e:	441a      	add	r2, r3
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	609a      	str	r2, [r3, #8]
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800974a:	441a      	add	r2, r3
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	601a      	str	r2, [r3, #0]
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2b00      	cmp	r3, #0
 800975c:	f47f aee3 	bne.w	8009526 <f_read+0x66>
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8009760:	2300      	movs	r3, #0
}
 8009762:	4618      	mov	r0, r3
 8009764:	3730      	adds	r7, #48	; 0x30
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b08a      	sub	sp, #40	; 0x28
 800976e:	af00      	add	r7, sp, #0
 8009770:	60f8      	str	r0, [r7, #12]
 8009772:	60b9      	str	r1, [r7, #8]
 8009774:	607a      	str	r2, [r7, #4]
 8009776:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	2200      	movs	r2, #0
 8009780:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8009782:	68f8      	ldr	r0, [r7, #12]
 8009784:	f7ff fca6 	bl	80090d4 <validate>
 8009788:	4603      	mov	r3, r0
 800978a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800978c:	7dfb      	ldrb	r3, [r7, #23]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d001      	beq.n	8009796 <f_write+0x2c>
 8009792:	7dfb      	ldrb	r3, [r7, #23]
 8009794:	e191      	b.n	8009aba <f_write+0x350>
	if (fp->err)							/* Check error */
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	79db      	ldrb	r3, [r3, #7]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d002      	beq.n	80097a4 <f_write+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	79db      	ldrb	r3, [r3, #7]
 80097a2:	e18a      	b.n	8009aba <f_write+0x350>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	799b      	ldrb	r3, [r3, #6]
 80097a8:	f003 0302 	and.w	r3, r3, #2
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d101      	bne.n	80097b4 <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 80097b0:	2307      	movs	r3, #7
 80097b2:	e182      	b.n	8009aba <f_write+0x350>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	689a      	ldr	r2, [r3, #8]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	441a      	add	r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	f080 8162 	bcs.w	8009a8a <f_write+0x320>
 80097c6:	2300      	movs	r3, #0
 80097c8:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 80097ca:	e15e      	b.n	8009a8a <f_write+0x320>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	6812      	ldr	r2, [r2, #0]
 80097d4:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80097d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80097dc:	fb02 f201 	mul.w	r2, r2, r1
 80097e0:	1a9b      	subs	r3, r3, r2
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	f040 80fd 	bne.w	80099e2 <f_write+0x278>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	68fa      	ldr	r2, [r7, #12]
 80097ee:	6812      	ldr	r2, [r2, #0]
 80097f0:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80097f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80097f8:	b2da      	uxtb	r2, r3
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8009802:	3b01      	subs	r3, #1
 8009804:	b2db      	uxtb	r3, r3
 8009806:	4013      	ands	r3, r2
 8009808:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800980a:	7dbb      	ldrb	r3, [r7, #22]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d145      	bne.n	800989c <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d10d      	bne.n	8009834 <f_write+0xca>
					clst = fp->sclust;		/* Follow from the origin */
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800981e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009820:	2b00      	cmp	r3, #0
 8009822:	d11c      	bne.n	800985e <f_write+0xf4>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2100      	movs	r1, #0
 800982a:	4618      	mov	r0, r3
 800982c:	f7fe f844 	bl	80078b8 <create_chain>
 8009830:	6278      	str	r0, [r7, #36]	; 0x24
 8009832:	e014      	b.n	800985e <f_write+0xf4>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009838:	2b00      	cmp	r3, #0
 800983a:	d007      	beq.n	800984c <f_write+0xe2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	689b      	ldr	r3, [r3, #8]
 8009840:	4619      	mov	r1, r3
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f7fe f8d5 	bl	80079f2 <clmt_clust>
 8009848:	6278      	str	r0, [r7, #36]	; 0x24
 800984a:	e008      	b.n	800985e <f_write+0xf4>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	695b      	ldr	r3, [r3, #20]
 8009854:	4619      	mov	r1, r3
 8009856:	4610      	mov	r0, r2
 8009858:	f7fe f82e 	bl	80078b8 <create_chain>
 800985c:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800985e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009860:	2b00      	cmp	r3, #0
 8009862:	f000 8117 	beq.w	8009a94 <f_write+0x32a>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8009866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009868:	2b01      	cmp	r3, #1
 800986a:	d104      	bne.n	8009876 <f_write+0x10c>
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	2202      	movs	r2, #2
 8009870:	71da      	strb	r2, [r3, #7]
 8009872:	2302      	movs	r3, #2
 8009874:	e121      	b.n	8009aba <f_write+0x350>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8009876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800987c:	d104      	bne.n	8009888 <f_write+0x11e>
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2201      	movs	r2, #1
 8009882:	71da      	strb	r2, [r3, #7]
 8009884:	2301      	movs	r3, #1
 8009886:	e118      	b.n	8009aba <f_write+0x350>
				fp->clust = clst;			/* Update current cluster */
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800988c:	615a      	str	r2, [r3, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d102      	bne.n	800989c <f_write+0x132>
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800989a:	611a      	str	r2, [r3, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	699b      	ldr	r3, [r3, #24]
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d10c      	bne.n	80098c6 <f_write+0x15c>
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7fd fc33 	bl	800711c <sync_window>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d004      	beq.n	80098c6 <f_write+0x15c>
				ABORT(fp->fs, FR_DISK_ERR);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2201      	movs	r2, #1
 80098c0:	71da      	strb	r2, [r3, #7]
 80098c2:	2301      	movs	r3, #1
 80098c4:	e0f9      	b.n	8009aba <f_write+0x350>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681a      	ldr	r2, [r3, #0]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	695b      	ldr	r3, [r3, #20]
 80098ce:	4619      	mov	r1, r3
 80098d0:	4610      	mov	r0, r2
 80098d2:	f7fd fd48 	bl	8007366 <clust2sect>
 80098d6:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d104      	bne.n	80098e8 <f_write+0x17e>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2202      	movs	r2, #2
 80098e2:	71da      	strb	r2, [r3, #7]
 80098e4:	2302      	movs	r3, #2
 80098e6:	e0e8      	b.n	8009aba <f_write+0x350>
			sect += csect;
 80098e8:	7dbb      	ldrb	r3, [r7, #22]
 80098ea:	693a      	ldr	r2, [r7, #16]
 80098ec:	4413      	add	r3, r2
 80098ee:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80098f8:	461a      	mov	r2, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8009900:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d051      	beq.n	80099ac <f_write+0x242>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8009908:	7dba      	ldrb	r2, [r7, #22]
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	4413      	add	r3, r2
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	6812      	ldr	r2, [r2, #0]
 8009912:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 8009916:	4293      	cmp	r3, r2
 8009918:	d907      	bls.n	800992a <f_write+0x1c0>
					cc = fp->fs->csize - csect;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8009922:	461a      	mov	r2, r3
 8009924:	7dbb      	ldrb	r3, [r7, #22]
 8009926:	1ad3      	subs	r3, r2, r3
 8009928:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8009932:	69fb      	ldr	r3, [r7, #28]
 8009934:	693a      	ldr	r2, [r7, #16]
 8009936:	69b9      	ldr	r1, [r7, #24]
 8009938:	f7fd f98e 	bl	8006c58 <disk_write>
 800993c:	4603      	mov	r3, r0
 800993e:	2b00      	cmp	r3, #0
 8009940:	d004      	beq.n	800994c <f_write+0x1e2>
					ABORT(fp->fs, FR_DISK_ERR);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2201      	movs	r2, #1
 8009946:	71da      	strb	r2, [r3, #7]
 8009948:	2301      	movs	r3, #1
 800994a:	e0b6      	b.n	8009aba <f_write+0x350>
#if _FS_MINIMIZE <= 2
#if _FS_TINY
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	69fa      	ldr	r2, [r7, #28]
 800995a:	429a      	cmp	r2, r3
 800995c:	d91c      	bls.n	8009998 <f_write+0x22e>
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4618      	mov	r0, r3
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	68fa      	ldr	r2, [r7, #12]
 8009972:	6812      	ldr	r2, [r2, #0]
 8009974:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8009978:	fb02 f303 	mul.w	r3, r2, r3
 800997c:	69ba      	ldr	r2, [r7, #24]
 800997e:	18d1      	adds	r1, r2, r3
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8009988:	461a      	mov	r2, r3
 800998a:	f7fd f9a3 	bl	8006cd4 <mem_cpy>
					fp->fs->wflag = 0;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2200      	movs	r2, #0
 8009994:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->flag &= ~FA__DIRTY;
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80099a0:	461a      	mov	r2, r3
 80099a2:	69fb      	ldr	r3, [r7, #28]
 80099a4:	fb02 f303 	mul.w	r3, r2, r3
 80099a8:	623b      	str	r3, [r7, #32]
				continue;
 80099aa:	e05a      	b.n	8009a62 <f_write+0x2f8>
			}
#if _FS_TINY
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	689a      	ldr	r2, [r3, #8]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	68db      	ldr	r3, [r3, #12]
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d311      	bcc.n	80099dc <f_write+0x272>
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4618      	mov	r0, r3
 80099be:	f7fd fbad 	bl	800711c <sync_window>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d004      	beq.n	80099d2 <f_write+0x268>
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2201      	movs	r2, #1
 80099cc:	71da      	strb	r2, [r3, #7]
 80099ce:	2301      	movs	r3, #1
 80099d0:	e073      	b.n	8009aba <f_write+0x350>
				fp->fs->winsect = sect;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	693a      	ldr	r2, [r7, #16]
 80099d8:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
				if (fp->fptr < fp->fsize &&
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80099ea:	4618      	mov	r0, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	68fa      	ldr	r2, [r7, #12]
 80099f2:	6812      	ldr	r2, [r2, #0]
 80099f4:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80099f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80099fc:	fb02 f201 	mul.w	r2, r2, r1
 8009a00:	1a9b      	subs	r3, r3, r2
 8009a02:	1ac3      	subs	r3, r0, r3
 8009a04:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8009a06:	6a3a      	ldr	r2, [r7, #32]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d901      	bls.n	8009a12 <f_write+0x2a8>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	623b      	str	r3, [r7, #32]
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	699b      	ldr	r3, [r3, #24]
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	4610      	mov	r0, r2
 8009a1e:	f7fd fbc6 	bl	80071ae <move_window>
 8009a22:	4603      	mov	r3, r0
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d004      	beq.n	8009a32 <f_write+0x2c8>
			ABORT(fp->fs, FR_DISK_ERR);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	71da      	strb	r2, [r3, #7]
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e043      	b.n	8009aba <f_write+0x350>
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	6819      	ldr	r1, [r3, #0]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	689b      	ldr	r3, [r3, #8]
 8009a3a:	68fa      	ldr	r2, [r7, #12]
 8009a3c:	6812      	ldr	r2, [r2, #0]
 8009a3e:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8009a42:	fbb3 f0f2 	udiv	r0, r3, r2
 8009a46:	fb02 f200 	mul.w	r2, r2, r0
 8009a4a:	1a9b      	subs	r3, r3, r2
 8009a4c:	440b      	add	r3, r1
 8009a4e:	6a3a      	ldr	r2, [r7, #32]
 8009a50:	69b9      	ldr	r1, [r7, #24]
 8009a52:	4618      	mov	r0, r3
 8009a54:	f7fd f93e 	bl	8006cd4 <mem_cpy>
		fp->fs->wflag = 1;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8009a62:	69ba      	ldr	r2, [r7, #24]
 8009a64:	6a3b      	ldr	r3, [r7, #32]
 8009a66:	4413      	add	r3, r2
 8009a68:	61bb      	str	r3, [r7, #24]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	689a      	ldr	r2, [r3, #8]
 8009a6e:	6a3b      	ldr	r3, [r7, #32]
 8009a70:	441a      	add	r2, r3
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	609a      	str	r2, [r3, #8]
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	681a      	ldr	r2, [r3, #0]
 8009a7a:	6a3b      	ldr	r3, [r7, #32]
 8009a7c:	441a      	add	r2, r3
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	601a      	str	r2, [r3, #0]
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f47f ae9d 	bne.w	80097cc <f_write+0x62>
 8009a92:	e000      	b.n	8009a96 <f_write+0x32c>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009a94:	bf00      	nop
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	689a      	ldr	r2, [r3, #8]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	68db      	ldr	r3, [r3, #12]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d903      	bls.n	8009aaa <f_write+0x340>
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	689a      	ldr	r2, [r3, #8]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	799b      	ldrb	r3, [r3, #6]
 8009aae:	f043 0320 	orr.w	r3, r3, #32
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8009ab8:	2300      	movs	r3, #0
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3728      	adds	r7, #40	; 0x28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}

08009ac2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009ac2:	b580      	push	{r7, lr}
 8009ac4:	b086      	sub	sp, #24
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f7ff fb02 	bl	80090d4 <validate>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009ad4:	7dfb      	ldrb	r3, [r7, #23]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d178      	bne.n	8009bcc <f_sync+0x10a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	799b      	ldrb	r3, [r3, #6]
 8009ade:	f003 0320 	and.w	r3, r3, #32
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d072      	beq.n	8009bcc <f_sync+0x10a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	4619      	mov	r1, r3
 8009af0:	4610      	mov	r0, r2
 8009af2:	f7fd fb5c 	bl	80071ae <move_window>
 8009af6:	4603      	mov	r3, r0
 8009af8:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8009afa:	7dfb      	ldrb	r3, [r7, #23]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d165      	bne.n	8009bcc <f_sync+0x10a>
				dir = fp->dir_ptr;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	330b      	adds	r3, #11
 8009b0a:	781a      	ldrb	r2, [r3, #0]
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	330b      	adds	r3, #11
 8009b10:	f042 0220 	orr.w	r2, r2, #32
 8009b14:	b2d2      	uxtb	r2, r2
 8009b16:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	68da      	ldr	r2, [r3, #12]
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	331c      	adds	r3, #28
 8009b20:	b2d2      	uxtb	r2, r2
 8009b22:	701a      	strb	r2, [r3, #0]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	68db      	ldr	r3, [r3, #12]
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	0a1b      	lsrs	r3, r3, #8
 8009b2c:	b29a      	uxth	r2, r3
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	331d      	adds	r3, #29
 8009b32:	b2d2      	uxtb	r2, r2
 8009b34:	701a      	strb	r2, [r3, #0]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	0c1a      	lsrs	r2, r3, #16
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	331e      	adds	r3, #30
 8009b40:	b2d2      	uxtb	r2, r2
 8009b42:	701a      	strb	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	0e1a      	lsrs	r2, r3, #24
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	331f      	adds	r3, #31
 8009b4e:	b2d2      	uxtb	r2, r2
 8009b50:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	4619      	mov	r1, r3
 8009b58:	6938      	ldr	r0, [r7, #16]
 8009b5a:	f7fe f98e 	bl	8007e7a <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8009b5e:	f7fc ffb5 	bl	8006acc <get_fattime>
 8009b62:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	3316      	adds	r3, #22
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	b2d2      	uxtb	r2, r2
 8009b6c:	701a      	strb	r2, [r3, #0]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	0a1b      	lsrs	r3, r3, #8
 8009b74:	b29a      	uxth	r2, r3
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	3317      	adds	r3, #23
 8009b7a:	b2d2      	uxtb	r2, r2
 8009b7c:	701a      	strb	r2, [r3, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	0c1a      	lsrs	r2, r3, #16
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	3318      	adds	r3, #24
 8009b86:	b2d2      	uxtb	r2, r2
 8009b88:	701a      	strb	r2, [r3, #0]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	0e1a      	lsrs	r2, r3, #24
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	3319      	adds	r3, #25
 8009b92:	b2d2      	uxtb	r2, r2
 8009b94:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	3312      	adds	r3, #18
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	701a      	strb	r2, [r3, #0]
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	3313      	adds	r3, #19
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	799b      	ldrb	r3, [r3, #6]
 8009baa:	f023 0320 	bic.w	r3, r3, #32
 8009bae:	b2da      	uxtb	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2201      	movs	r2, #1
 8009bba:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				res = sync_fs(fp->fs);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7fd fb21 	bl	800720a <sync_fs>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8009bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3718      	adds	r7, #24
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b084      	sub	sp, #16
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f7ff ff6f 	bl	8009ac2 <f_sync>
 8009be4:	4603      	mov	r3, r0
 8009be6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009be8:	7bfb      	ldrb	r3, [r7, #15]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d114      	bne.n	8009c18 <f_close+0x42>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7ff fa70 	bl	80090d4 <validate>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10c      	bne.n	8009c18 <f_close+0x42>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7fd fa1c 	bl	8007040 <dec_lock>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d102      	bne.n	8009c18 <f_close+0x42>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3710      	adds	r7, #16
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}
	...

08009c24 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b087      	sub	sp, #28
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	4613      	mov	r3, r2
 8009c30:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009c32:	2301      	movs	r3, #1
 8009c34:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009c36:	2300      	movs	r3, #0
 8009c38:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8009c3a:	4b1e      	ldr	r3, [pc, #120]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c3c:	7a5b      	ldrb	r3, [r3, #9]
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d831      	bhi.n	8009ca8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009c44:	4b1b      	ldr	r3, [pc, #108]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c46:	7a5b      	ldrb	r3, [r3, #9]
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	4b19      	ldr	r3, [pc, #100]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c4e:	2100      	movs	r1, #0
 8009c50:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8009c52:	4b18      	ldr	r3, [pc, #96]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c54:	7a5b      	ldrb	r3, [r3, #9]
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	4a16      	ldr	r2, [pc, #88]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4413      	add	r3, r2
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8009c62:	4b14      	ldr	r3, [pc, #80]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c64:	7a5b      	ldrb	r3, [r3, #9]
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	461a      	mov	r2, r3
 8009c6a:	4b12      	ldr	r3, [pc, #72]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c6c:	4413      	add	r3, r2
 8009c6e:	79fa      	ldrb	r2, [r7, #7]
 8009c70:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009c72:	4b10      	ldr	r3, [pc, #64]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c74:	7a5b      	ldrb	r3, [r3, #9]
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	1c5a      	adds	r2, r3, #1
 8009c7a:	b2d1      	uxtb	r1, r2
 8009c7c:	4a0d      	ldr	r2, [pc, #52]	; (8009cb4 <FATFS_LinkDriverEx+0x90>)
 8009c7e:	7251      	strb	r1, [r2, #9]
 8009c80:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009c82:	7dbb      	ldrb	r3, [r7, #22]
 8009c84:	3330      	adds	r3, #48	; 0x30
 8009c86:	b2da      	uxtb	r2, r3
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	223a      	movs	r2, #58	; 0x3a
 8009c92:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	3302      	adds	r3, #2
 8009c98:	222f      	movs	r2, #47	; 0x2f
 8009c9a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	3303      	adds	r3, #3
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8009ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	371c      	adds	r7, #28
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bc80      	pop	{r7}
 8009cb2:	4770      	bx	lr
 8009cb4:	200002cc 	.word	0x200002cc

08009cb8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	6839      	ldr	r1, [r7, #0]
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f7ff ffac 	bl	8009c24 <FATFS_LinkDriverEx>
 8009ccc:	4603      	mov	r3, r0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3708      	adds	r7, #8
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
	...

08009cd8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b085      	sub	sp, #20
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	4603      	mov	r3, r0
 8009ce0:	6039      	str	r1, [r7, #0]
 8009ce2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009ce4:	88fb      	ldrh	r3, [r7, #6]
 8009ce6:	2b7f      	cmp	r3, #127	; 0x7f
 8009ce8:	d802      	bhi.n	8009cf0 <ff_convert+0x18>
		c = chr;
 8009cea:	88fb      	ldrh	r3, [r7, #6]
 8009cec:	81fb      	strh	r3, [r7, #14]
 8009cee:	e025      	b.n	8009d3c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d00b      	beq.n	8009d0e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009cf6:	88fb      	ldrh	r3, [r7, #6]
 8009cf8:	2bff      	cmp	r3, #255	; 0xff
 8009cfa:	d805      	bhi.n	8009d08 <ff_convert+0x30>
 8009cfc:	88fb      	ldrh	r3, [r7, #6]
 8009cfe:	3b80      	subs	r3, #128	; 0x80
 8009d00:	4a11      	ldr	r2, [pc, #68]	; (8009d48 <ff_convert+0x70>)
 8009d02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d06:	e000      	b.n	8009d0a <ff_convert+0x32>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	81fb      	strh	r3, [r7, #14]
 8009d0c:	e016      	b.n	8009d3c <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 8009d0e:	2300      	movs	r3, #0
 8009d10:	81fb      	strh	r3, [r7, #14]
 8009d12:	e009      	b.n	8009d28 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8009d14:	89fb      	ldrh	r3, [r7, #14]
 8009d16:	4a0c      	ldr	r2, [pc, #48]	; (8009d48 <ff_convert+0x70>)
 8009d18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d1c:	88fa      	ldrh	r2, [r7, #6]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d006      	beq.n	8009d30 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8009d22:	89fb      	ldrh	r3, [r7, #14]
 8009d24:	3301      	adds	r3, #1
 8009d26:	81fb      	strh	r3, [r7, #14]
 8009d28:	89fb      	ldrh	r3, [r7, #14]
 8009d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8009d2c:	d9f2      	bls.n	8009d14 <ff_convert+0x3c>
 8009d2e:	e000      	b.n	8009d32 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8009d30:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8009d32:	89fb      	ldrh	r3, [r7, #14]
 8009d34:	3380      	adds	r3, #128	; 0x80
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8009d3c:	89fb      	ldrh	r3, [r7, #14]
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3714      	adds	r7, #20
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bc80      	pop	{r7}
 8009d46:	4770      	bx	lr
 8009d48:	0800a7f4 	.word	0x0800a7f4

08009d4c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	4603      	mov	r3, r0
 8009d54:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8009d56:	2300      	movs	r3, #0
 8009d58:	60fb      	str	r3, [r7, #12]
 8009d5a:	e002      	b.n	8009d62 <ff_wtoupper+0x16>
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	3301      	adds	r3, #1
 8009d60:	60fb      	str	r3, [r7, #12]
 8009d62:	4a0f      	ldr	r2, [pc, #60]	; (8009da0 <ff_wtoupper+0x54>)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d006      	beq.n	8009d7c <ff_wtoupper+0x30>
 8009d6e:	4a0c      	ldr	r2, [pc, #48]	; (8009da0 <ff_wtoupper+0x54>)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d76:	88fa      	ldrh	r2, [r7, #6]
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d1ef      	bne.n	8009d5c <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8009d7c:	4a08      	ldr	r2, [pc, #32]	; (8009da0 <ff_wtoupper+0x54>)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d004      	beq.n	8009d92 <ff_wtoupper+0x46>
 8009d88:	4a06      	ldr	r2, [pc, #24]	; (8009da4 <ff_wtoupper+0x58>)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d90:	e000      	b.n	8009d94 <ff_wtoupper+0x48>
 8009d92:	88fb      	ldrh	r3, [r7, #6]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bc80      	pop	{r7}
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	0800a8f4 	.word	0x0800a8f4
 8009da4:	0800aad4 	.word	0x0800aad4

08009da8 <__errno>:
 8009da8:	4b01      	ldr	r3, [pc, #4]	; (8009db0 <__errno+0x8>)
 8009daa:	6818      	ldr	r0, [r3, #0]
 8009dac:	4770      	bx	lr
 8009dae:	bf00      	nop
 8009db0:	20000024 	.word	0x20000024

08009db4 <__libc_init_array>:
 8009db4:	b570      	push	{r4, r5, r6, lr}
 8009db6:	2600      	movs	r6, #0
 8009db8:	4d0c      	ldr	r5, [pc, #48]	; (8009dec <__libc_init_array+0x38>)
 8009dba:	4c0d      	ldr	r4, [pc, #52]	; (8009df0 <__libc_init_array+0x3c>)
 8009dbc:	1b64      	subs	r4, r4, r5
 8009dbe:	10a4      	asrs	r4, r4, #2
 8009dc0:	42a6      	cmp	r6, r4
 8009dc2:	d109      	bne.n	8009dd8 <__libc_init_array+0x24>
 8009dc4:	f000 fc5c 	bl	800a680 <_init>
 8009dc8:	2600      	movs	r6, #0
 8009dca:	4d0a      	ldr	r5, [pc, #40]	; (8009df4 <__libc_init_array+0x40>)
 8009dcc:	4c0a      	ldr	r4, [pc, #40]	; (8009df8 <__libc_init_array+0x44>)
 8009dce:	1b64      	subs	r4, r4, r5
 8009dd0:	10a4      	asrs	r4, r4, #2
 8009dd2:	42a6      	cmp	r6, r4
 8009dd4:	d105      	bne.n	8009de2 <__libc_init_array+0x2e>
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}
 8009dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ddc:	4798      	blx	r3
 8009dde:	3601      	adds	r6, #1
 8009de0:	e7ee      	b.n	8009dc0 <__libc_init_array+0xc>
 8009de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009de6:	4798      	blx	r3
 8009de8:	3601      	adds	r6, #1
 8009dea:	e7f2      	b.n	8009dd2 <__libc_init_array+0x1e>
 8009dec:	0800ace8 	.word	0x0800ace8
 8009df0:	0800ace8 	.word	0x0800ace8
 8009df4:	0800ace8 	.word	0x0800ace8
 8009df8:	0800acec 	.word	0x0800acec

08009dfc <memset>:
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	4402      	add	r2, r0
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d100      	bne.n	8009e06 <memset+0xa>
 8009e04:	4770      	bx	lr
 8009e06:	f803 1b01 	strb.w	r1, [r3], #1
 8009e0a:	e7f9      	b.n	8009e00 <memset+0x4>

08009e0c <siprintf>:
 8009e0c:	b40e      	push	{r1, r2, r3}
 8009e0e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e12:	b500      	push	{lr}
 8009e14:	b09c      	sub	sp, #112	; 0x70
 8009e16:	ab1d      	add	r3, sp, #116	; 0x74
 8009e18:	9002      	str	r0, [sp, #8]
 8009e1a:	9006      	str	r0, [sp, #24]
 8009e1c:	9107      	str	r1, [sp, #28]
 8009e1e:	9104      	str	r1, [sp, #16]
 8009e20:	4808      	ldr	r0, [pc, #32]	; (8009e44 <siprintf+0x38>)
 8009e22:	4909      	ldr	r1, [pc, #36]	; (8009e48 <siprintf+0x3c>)
 8009e24:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e28:	9105      	str	r1, [sp, #20]
 8009e2a:	6800      	ldr	r0, [r0, #0]
 8009e2c:	a902      	add	r1, sp, #8
 8009e2e:	9301      	str	r3, [sp, #4]
 8009e30:	f000 f868 	bl	8009f04 <_svfiprintf_r>
 8009e34:	2200      	movs	r2, #0
 8009e36:	9b02      	ldr	r3, [sp, #8]
 8009e38:	701a      	strb	r2, [r3, #0]
 8009e3a:	b01c      	add	sp, #112	; 0x70
 8009e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e40:	b003      	add	sp, #12
 8009e42:	4770      	bx	lr
 8009e44:	20000024 	.word	0x20000024
 8009e48:	ffff0208 	.word	0xffff0208

08009e4c <__ssputs_r>:
 8009e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e50:	688e      	ldr	r6, [r1, #8]
 8009e52:	4682      	mov	sl, r0
 8009e54:	429e      	cmp	r6, r3
 8009e56:	460c      	mov	r4, r1
 8009e58:	4690      	mov	r8, r2
 8009e5a:	461f      	mov	r7, r3
 8009e5c:	d838      	bhi.n	8009ed0 <__ssputs_r+0x84>
 8009e5e:	898a      	ldrh	r2, [r1, #12]
 8009e60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e64:	d032      	beq.n	8009ecc <__ssputs_r+0x80>
 8009e66:	6825      	ldr	r5, [r4, #0]
 8009e68:	6909      	ldr	r1, [r1, #16]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	eba5 0901 	sub.w	r9, r5, r1
 8009e70:	6965      	ldr	r5, [r4, #20]
 8009e72:	444b      	add	r3, r9
 8009e74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e7c:	106d      	asrs	r5, r5, #1
 8009e7e:	429d      	cmp	r5, r3
 8009e80:	bf38      	it	cc
 8009e82:	461d      	movcc	r5, r3
 8009e84:	0553      	lsls	r3, r2, #21
 8009e86:	d531      	bpl.n	8009eec <__ssputs_r+0xa0>
 8009e88:	4629      	mov	r1, r5
 8009e8a:	f000 fb53 	bl	800a534 <_malloc_r>
 8009e8e:	4606      	mov	r6, r0
 8009e90:	b950      	cbnz	r0, 8009ea8 <__ssputs_r+0x5c>
 8009e92:	230c      	movs	r3, #12
 8009e94:	f04f 30ff 	mov.w	r0, #4294967295
 8009e98:	f8ca 3000 	str.w	r3, [sl]
 8009e9c:	89a3      	ldrh	r3, [r4, #12]
 8009e9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ea2:	81a3      	strh	r3, [r4, #12]
 8009ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea8:	464a      	mov	r2, r9
 8009eaa:	6921      	ldr	r1, [r4, #16]
 8009eac:	f000 face 	bl	800a44c <memcpy>
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eba:	81a3      	strh	r3, [r4, #12]
 8009ebc:	6126      	str	r6, [r4, #16]
 8009ebe:	444e      	add	r6, r9
 8009ec0:	6026      	str	r6, [r4, #0]
 8009ec2:	463e      	mov	r6, r7
 8009ec4:	6165      	str	r5, [r4, #20]
 8009ec6:	eba5 0509 	sub.w	r5, r5, r9
 8009eca:	60a5      	str	r5, [r4, #8]
 8009ecc:	42be      	cmp	r6, r7
 8009ece:	d900      	bls.n	8009ed2 <__ssputs_r+0x86>
 8009ed0:	463e      	mov	r6, r7
 8009ed2:	4632      	mov	r2, r6
 8009ed4:	4641      	mov	r1, r8
 8009ed6:	6820      	ldr	r0, [r4, #0]
 8009ed8:	f000 fac6 	bl	800a468 <memmove>
 8009edc:	68a3      	ldr	r3, [r4, #8]
 8009ede:	6822      	ldr	r2, [r4, #0]
 8009ee0:	1b9b      	subs	r3, r3, r6
 8009ee2:	4432      	add	r2, r6
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	60a3      	str	r3, [r4, #8]
 8009ee8:	6022      	str	r2, [r4, #0]
 8009eea:	e7db      	b.n	8009ea4 <__ssputs_r+0x58>
 8009eec:	462a      	mov	r2, r5
 8009eee:	f000 fb7b 	bl	800a5e8 <_realloc_r>
 8009ef2:	4606      	mov	r6, r0
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d1e1      	bne.n	8009ebc <__ssputs_r+0x70>
 8009ef8:	4650      	mov	r0, sl
 8009efa:	6921      	ldr	r1, [r4, #16]
 8009efc:	f000 face 	bl	800a49c <_free_r>
 8009f00:	e7c7      	b.n	8009e92 <__ssputs_r+0x46>
	...

08009f04 <_svfiprintf_r>:
 8009f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f08:	4698      	mov	r8, r3
 8009f0a:	898b      	ldrh	r3, [r1, #12]
 8009f0c:	4607      	mov	r7, r0
 8009f0e:	061b      	lsls	r3, r3, #24
 8009f10:	460d      	mov	r5, r1
 8009f12:	4614      	mov	r4, r2
 8009f14:	b09d      	sub	sp, #116	; 0x74
 8009f16:	d50e      	bpl.n	8009f36 <_svfiprintf_r+0x32>
 8009f18:	690b      	ldr	r3, [r1, #16]
 8009f1a:	b963      	cbnz	r3, 8009f36 <_svfiprintf_r+0x32>
 8009f1c:	2140      	movs	r1, #64	; 0x40
 8009f1e:	f000 fb09 	bl	800a534 <_malloc_r>
 8009f22:	6028      	str	r0, [r5, #0]
 8009f24:	6128      	str	r0, [r5, #16]
 8009f26:	b920      	cbnz	r0, 8009f32 <_svfiprintf_r+0x2e>
 8009f28:	230c      	movs	r3, #12
 8009f2a:	603b      	str	r3, [r7, #0]
 8009f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f30:	e0d1      	b.n	800a0d6 <_svfiprintf_r+0x1d2>
 8009f32:	2340      	movs	r3, #64	; 0x40
 8009f34:	616b      	str	r3, [r5, #20]
 8009f36:	2300      	movs	r3, #0
 8009f38:	9309      	str	r3, [sp, #36]	; 0x24
 8009f3a:	2320      	movs	r3, #32
 8009f3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f40:	2330      	movs	r3, #48	; 0x30
 8009f42:	f04f 0901 	mov.w	r9, #1
 8009f46:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a0f0 <_svfiprintf_r+0x1ec>
 8009f4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f52:	4623      	mov	r3, r4
 8009f54:	469a      	mov	sl, r3
 8009f56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f5a:	b10a      	cbz	r2, 8009f60 <_svfiprintf_r+0x5c>
 8009f5c:	2a25      	cmp	r2, #37	; 0x25
 8009f5e:	d1f9      	bne.n	8009f54 <_svfiprintf_r+0x50>
 8009f60:	ebba 0b04 	subs.w	fp, sl, r4
 8009f64:	d00b      	beq.n	8009f7e <_svfiprintf_r+0x7a>
 8009f66:	465b      	mov	r3, fp
 8009f68:	4622      	mov	r2, r4
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	4638      	mov	r0, r7
 8009f6e:	f7ff ff6d 	bl	8009e4c <__ssputs_r>
 8009f72:	3001      	adds	r0, #1
 8009f74:	f000 80aa 	beq.w	800a0cc <_svfiprintf_r+0x1c8>
 8009f78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f7a:	445a      	add	r2, fp
 8009f7c:	9209      	str	r2, [sp, #36]	; 0x24
 8009f7e:	f89a 3000 	ldrb.w	r3, [sl]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 80a2 	beq.w	800a0cc <_svfiprintf_r+0x1c8>
 8009f88:	2300      	movs	r3, #0
 8009f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f92:	f10a 0a01 	add.w	sl, sl, #1
 8009f96:	9304      	str	r3, [sp, #16]
 8009f98:	9307      	str	r3, [sp, #28]
 8009f9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f9e:	931a      	str	r3, [sp, #104]	; 0x68
 8009fa0:	4654      	mov	r4, sl
 8009fa2:	2205      	movs	r2, #5
 8009fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fa8:	4851      	ldr	r0, [pc, #324]	; (800a0f0 <_svfiprintf_r+0x1ec>)
 8009faa:	f000 fa41 	bl	800a430 <memchr>
 8009fae:	9a04      	ldr	r2, [sp, #16]
 8009fb0:	b9d8      	cbnz	r0, 8009fea <_svfiprintf_r+0xe6>
 8009fb2:	06d0      	lsls	r0, r2, #27
 8009fb4:	bf44      	itt	mi
 8009fb6:	2320      	movmi	r3, #32
 8009fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fbc:	0711      	lsls	r1, r2, #28
 8009fbe:	bf44      	itt	mi
 8009fc0:	232b      	movmi	r3, #43	; 0x2b
 8009fc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fc6:	f89a 3000 	ldrb.w	r3, [sl]
 8009fca:	2b2a      	cmp	r3, #42	; 0x2a
 8009fcc:	d015      	beq.n	8009ffa <_svfiprintf_r+0xf6>
 8009fce:	4654      	mov	r4, sl
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	f04f 0c0a 	mov.w	ip, #10
 8009fd6:	9a07      	ldr	r2, [sp, #28]
 8009fd8:	4621      	mov	r1, r4
 8009fda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fde:	3b30      	subs	r3, #48	; 0x30
 8009fe0:	2b09      	cmp	r3, #9
 8009fe2:	d94e      	bls.n	800a082 <_svfiprintf_r+0x17e>
 8009fe4:	b1b0      	cbz	r0, 800a014 <_svfiprintf_r+0x110>
 8009fe6:	9207      	str	r2, [sp, #28]
 8009fe8:	e014      	b.n	800a014 <_svfiprintf_r+0x110>
 8009fea:	eba0 0308 	sub.w	r3, r0, r8
 8009fee:	fa09 f303 	lsl.w	r3, r9, r3
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	46a2      	mov	sl, r4
 8009ff6:	9304      	str	r3, [sp, #16]
 8009ff8:	e7d2      	b.n	8009fa0 <_svfiprintf_r+0x9c>
 8009ffa:	9b03      	ldr	r3, [sp, #12]
 8009ffc:	1d19      	adds	r1, r3, #4
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	9103      	str	r1, [sp, #12]
 800a002:	2b00      	cmp	r3, #0
 800a004:	bfbb      	ittet	lt
 800a006:	425b      	neglt	r3, r3
 800a008:	f042 0202 	orrlt.w	r2, r2, #2
 800a00c:	9307      	strge	r3, [sp, #28]
 800a00e:	9307      	strlt	r3, [sp, #28]
 800a010:	bfb8      	it	lt
 800a012:	9204      	strlt	r2, [sp, #16]
 800a014:	7823      	ldrb	r3, [r4, #0]
 800a016:	2b2e      	cmp	r3, #46	; 0x2e
 800a018:	d10c      	bne.n	800a034 <_svfiprintf_r+0x130>
 800a01a:	7863      	ldrb	r3, [r4, #1]
 800a01c:	2b2a      	cmp	r3, #42	; 0x2a
 800a01e:	d135      	bne.n	800a08c <_svfiprintf_r+0x188>
 800a020:	9b03      	ldr	r3, [sp, #12]
 800a022:	3402      	adds	r4, #2
 800a024:	1d1a      	adds	r2, r3, #4
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	9203      	str	r2, [sp, #12]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	bfb8      	it	lt
 800a02e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a032:	9305      	str	r3, [sp, #20]
 800a034:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a100 <_svfiprintf_r+0x1fc>
 800a038:	2203      	movs	r2, #3
 800a03a:	4650      	mov	r0, sl
 800a03c:	7821      	ldrb	r1, [r4, #0]
 800a03e:	f000 f9f7 	bl	800a430 <memchr>
 800a042:	b140      	cbz	r0, 800a056 <_svfiprintf_r+0x152>
 800a044:	2340      	movs	r3, #64	; 0x40
 800a046:	eba0 000a 	sub.w	r0, r0, sl
 800a04a:	fa03 f000 	lsl.w	r0, r3, r0
 800a04e:	9b04      	ldr	r3, [sp, #16]
 800a050:	3401      	adds	r4, #1
 800a052:	4303      	orrs	r3, r0
 800a054:	9304      	str	r3, [sp, #16]
 800a056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a05a:	2206      	movs	r2, #6
 800a05c:	4825      	ldr	r0, [pc, #148]	; (800a0f4 <_svfiprintf_r+0x1f0>)
 800a05e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a062:	f000 f9e5 	bl	800a430 <memchr>
 800a066:	2800      	cmp	r0, #0
 800a068:	d038      	beq.n	800a0dc <_svfiprintf_r+0x1d8>
 800a06a:	4b23      	ldr	r3, [pc, #140]	; (800a0f8 <_svfiprintf_r+0x1f4>)
 800a06c:	bb1b      	cbnz	r3, 800a0b6 <_svfiprintf_r+0x1b2>
 800a06e:	9b03      	ldr	r3, [sp, #12]
 800a070:	3307      	adds	r3, #7
 800a072:	f023 0307 	bic.w	r3, r3, #7
 800a076:	3308      	adds	r3, #8
 800a078:	9303      	str	r3, [sp, #12]
 800a07a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a07c:	4433      	add	r3, r6
 800a07e:	9309      	str	r3, [sp, #36]	; 0x24
 800a080:	e767      	b.n	8009f52 <_svfiprintf_r+0x4e>
 800a082:	460c      	mov	r4, r1
 800a084:	2001      	movs	r0, #1
 800a086:	fb0c 3202 	mla	r2, ip, r2, r3
 800a08a:	e7a5      	b.n	8009fd8 <_svfiprintf_r+0xd4>
 800a08c:	2300      	movs	r3, #0
 800a08e:	f04f 0c0a 	mov.w	ip, #10
 800a092:	4619      	mov	r1, r3
 800a094:	3401      	adds	r4, #1
 800a096:	9305      	str	r3, [sp, #20]
 800a098:	4620      	mov	r0, r4
 800a09a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a09e:	3a30      	subs	r2, #48	; 0x30
 800a0a0:	2a09      	cmp	r2, #9
 800a0a2:	d903      	bls.n	800a0ac <_svfiprintf_r+0x1a8>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d0c5      	beq.n	800a034 <_svfiprintf_r+0x130>
 800a0a8:	9105      	str	r1, [sp, #20]
 800a0aa:	e7c3      	b.n	800a034 <_svfiprintf_r+0x130>
 800a0ac:	4604      	mov	r4, r0
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0b4:	e7f0      	b.n	800a098 <_svfiprintf_r+0x194>
 800a0b6:	ab03      	add	r3, sp, #12
 800a0b8:	9300      	str	r3, [sp, #0]
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	4638      	mov	r0, r7
 800a0be:	4b0f      	ldr	r3, [pc, #60]	; (800a0fc <_svfiprintf_r+0x1f8>)
 800a0c0:	a904      	add	r1, sp, #16
 800a0c2:	f3af 8000 	nop.w
 800a0c6:	1c42      	adds	r2, r0, #1
 800a0c8:	4606      	mov	r6, r0
 800a0ca:	d1d6      	bne.n	800a07a <_svfiprintf_r+0x176>
 800a0cc:	89ab      	ldrh	r3, [r5, #12]
 800a0ce:	065b      	lsls	r3, r3, #25
 800a0d0:	f53f af2c 	bmi.w	8009f2c <_svfiprintf_r+0x28>
 800a0d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0d6:	b01d      	add	sp, #116	; 0x74
 800a0d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0dc:	ab03      	add	r3, sp, #12
 800a0de:	9300      	str	r3, [sp, #0]
 800a0e0:	462a      	mov	r2, r5
 800a0e2:	4638      	mov	r0, r7
 800a0e4:	4b05      	ldr	r3, [pc, #20]	; (800a0fc <_svfiprintf_r+0x1f8>)
 800a0e6:	a904      	add	r1, sp, #16
 800a0e8:	f000 f87c 	bl	800a1e4 <_printf_i>
 800a0ec:	e7eb      	b.n	800a0c6 <_svfiprintf_r+0x1c2>
 800a0ee:	bf00      	nop
 800a0f0:	0800acb4 	.word	0x0800acb4
 800a0f4:	0800acbe 	.word	0x0800acbe
 800a0f8:	00000000 	.word	0x00000000
 800a0fc:	08009e4d 	.word	0x08009e4d
 800a100:	0800acba 	.word	0x0800acba

0800a104 <_printf_common>:
 800a104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a108:	4616      	mov	r6, r2
 800a10a:	4699      	mov	r9, r3
 800a10c:	688a      	ldr	r2, [r1, #8]
 800a10e:	690b      	ldr	r3, [r1, #16]
 800a110:	4607      	mov	r7, r0
 800a112:	4293      	cmp	r3, r2
 800a114:	bfb8      	it	lt
 800a116:	4613      	movlt	r3, r2
 800a118:	6033      	str	r3, [r6, #0]
 800a11a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a11e:	460c      	mov	r4, r1
 800a120:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a124:	b10a      	cbz	r2, 800a12a <_printf_common+0x26>
 800a126:	3301      	adds	r3, #1
 800a128:	6033      	str	r3, [r6, #0]
 800a12a:	6823      	ldr	r3, [r4, #0]
 800a12c:	0699      	lsls	r1, r3, #26
 800a12e:	bf42      	ittt	mi
 800a130:	6833      	ldrmi	r3, [r6, #0]
 800a132:	3302      	addmi	r3, #2
 800a134:	6033      	strmi	r3, [r6, #0]
 800a136:	6825      	ldr	r5, [r4, #0]
 800a138:	f015 0506 	ands.w	r5, r5, #6
 800a13c:	d106      	bne.n	800a14c <_printf_common+0x48>
 800a13e:	f104 0a19 	add.w	sl, r4, #25
 800a142:	68e3      	ldr	r3, [r4, #12]
 800a144:	6832      	ldr	r2, [r6, #0]
 800a146:	1a9b      	subs	r3, r3, r2
 800a148:	42ab      	cmp	r3, r5
 800a14a:	dc28      	bgt.n	800a19e <_printf_common+0x9a>
 800a14c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a150:	1e13      	subs	r3, r2, #0
 800a152:	6822      	ldr	r2, [r4, #0]
 800a154:	bf18      	it	ne
 800a156:	2301      	movne	r3, #1
 800a158:	0692      	lsls	r2, r2, #26
 800a15a:	d42d      	bmi.n	800a1b8 <_printf_common+0xb4>
 800a15c:	4649      	mov	r1, r9
 800a15e:	4638      	mov	r0, r7
 800a160:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a164:	47c0      	blx	r8
 800a166:	3001      	adds	r0, #1
 800a168:	d020      	beq.n	800a1ac <_printf_common+0xa8>
 800a16a:	6823      	ldr	r3, [r4, #0]
 800a16c:	68e5      	ldr	r5, [r4, #12]
 800a16e:	f003 0306 	and.w	r3, r3, #6
 800a172:	2b04      	cmp	r3, #4
 800a174:	bf18      	it	ne
 800a176:	2500      	movne	r5, #0
 800a178:	6832      	ldr	r2, [r6, #0]
 800a17a:	f04f 0600 	mov.w	r6, #0
 800a17e:	68a3      	ldr	r3, [r4, #8]
 800a180:	bf08      	it	eq
 800a182:	1aad      	subeq	r5, r5, r2
 800a184:	6922      	ldr	r2, [r4, #16]
 800a186:	bf08      	it	eq
 800a188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a18c:	4293      	cmp	r3, r2
 800a18e:	bfc4      	itt	gt
 800a190:	1a9b      	subgt	r3, r3, r2
 800a192:	18ed      	addgt	r5, r5, r3
 800a194:	341a      	adds	r4, #26
 800a196:	42b5      	cmp	r5, r6
 800a198:	d11a      	bne.n	800a1d0 <_printf_common+0xcc>
 800a19a:	2000      	movs	r0, #0
 800a19c:	e008      	b.n	800a1b0 <_printf_common+0xac>
 800a19e:	2301      	movs	r3, #1
 800a1a0:	4652      	mov	r2, sl
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	4638      	mov	r0, r7
 800a1a6:	47c0      	blx	r8
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d103      	bne.n	800a1b4 <_printf_common+0xb0>
 800a1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	e7c4      	b.n	800a142 <_printf_common+0x3e>
 800a1b8:	2030      	movs	r0, #48	; 0x30
 800a1ba:	18e1      	adds	r1, r4, r3
 800a1bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a1c0:	1c5a      	adds	r2, r3, #1
 800a1c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a1c6:	4422      	add	r2, r4
 800a1c8:	3302      	adds	r3, #2
 800a1ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a1ce:	e7c5      	b.n	800a15c <_printf_common+0x58>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	4622      	mov	r2, r4
 800a1d4:	4649      	mov	r1, r9
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	47c0      	blx	r8
 800a1da:	3001      	adds	r0, #1
 800a1dc:	d0e6      	beq.n	800a1ac <_printf_common+0xa8>
 800a1de:	3601      	adds	r6, #1
 800a1e0:	e7d9      	b.n	800a196 <_printf_common+0x92>
	...

0800a1e4 <_printf_i>:
 800a1e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	7e27      	ldrb	r7, [r4, #24]
 800a1ec:	4691      	mov	r9, r2
 800a1ee:	2f78      	cmp	r7, #120	; 0x78
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	469a      	mov	sl, r3
 800a1f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a1f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1fa:	d807      	bhi.n	800a20c <_printf_i+0x28>
 800a1fc:	2f62      	cmp	r7, #98	; 0x62
 800a1fe:	d80a      	bhi.n	800a216 <_printf_i+0x32>
 800a200:	2f00      	cmp	r7, #0
 800a202:	f000 80d9 	beq.w	800a3b8 <_printf_i+0x1d4>
 800a206:	2f58      	cmp	r7, #88	; 0x58
 800a208:	f000 80a4 	beq.w	800a354 <_printf_i+0x170>
 800a20c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a210:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a214:	e03a      	b.n	800a28c <_printf_i+0xa8>
 800a216:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a21a:	2b15      	cmp	r3, #21
 800a21c:	d8f6      	bhi.n	800a20c <_printf_i+0x28>
 800a21e:	a001      	add	r0, pc, #4	; (adr r0, 800a224 <_printf_i+0x40>)
 800a220:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a224:	0800a27d 	.word	0x0800a27d
 800a228:	0800a291 	.word	0x0800a291
 800a22c:	0800a20d 	.word	0x0800a20d
 800a230:	0800a20d 	.word	0x0800a20d
 800a234:	0800a20d 	.word	0x0800a20d
 800a238:	0800a20d 	.word	0x0800a20d
 800a23c:	0800a291 	.word	0x0800a291
 800a240:	0800a20d 	.word	0x0800a20d
 800a244:	0800a20d 	.word	0x0800a20d
 800a248:	0800a20d 	.word	0x0800a20d
 800a24c:	0800a20d 	.word	0x0800a20d
 800a250:	0800a39f 	.word	0x0800a39f
 800a254:	0800a2c1 	.word	0x0800a2c1
 800a258:	0800a381 	.word	0x0800a381
 800a25c:	0800a20d 	.word	0x0800a20d
 800a260:	0800a20d 	.word	0x0800a20d
 800a264:	0800a3c1 	.word	0x0800a3c1
 800a268:	0800a20d 	.word	0x0800a20d
 800a26c:	0800a2c1 	.word	0x0800a2c1
 800a270:	0800a20d 	.word	0x0800a20d
 800a274:	0800a20d 	.word	0x0800a20d
 800a278:	0800a389 	.word	0x0800a389
 800a27c:	680b      	ldr	r3, [r1, #0]
 800a27e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a282:	1d1a      	adds	r2, r3, #4
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	600a      	str	r2, [r1, #0]
 800a288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a28c:	2301      	movs	r3, #1
 800a28e:	e0a4      	b.n	800a3da <_printf_i+0x1f6>
 800a290:	6825      	ldr	r5, [r4, #0]
 800a292:	6808      	ldr	r0, [r1, #0]
 800a294:	062e      	lsls	r6, r5, #24
 800a296:	f100 0304 	add.w	r3, r0, #4
 800a29a:	d50a      	bpl.n	800a2b2 <_printf_i+0xce>
 800a29c:	6805      	ldr	r5, [r0, #0]
 800a29e:	600b      	str	r3, [r1, #0]
 800a2a0:	2d00      	cmp	r5, #0
 800a2a2:	da03      	bge.n	800a2ac <_printf_i+0xc8>
 800a2a4:	232d      	movs	r3, #45	; 0x2d
 800a2a6:	426d      	negs	r5, r5
 800a2a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2ac:	230a      	movs	r3, #10
 800a2ae:	485e      	ldr	r0, [pc, #376]	; (800a428 <_printf_i+0x244>)
 800a2b0:	e019      	b.n	800a2e6 <_printf_i+0x102>
 800a2b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a2b6:	6805      	ldr	r5, [r0, #0]
 800a2b8:	600b      	str	r3, [r1, #0]
 800a2ba:	bf18      	it	ne
 800a2bc:	b22d      	sxthne	r5, r5
 800a2be:	e7ef      	b.n	800a2a0 <_printf_i+0xbc>
 800a2c0:	680b      	ldr	r3, [r1, #0]
 800a2c2:	6825      	ldr	r5, [r4, #0]
 800a2c4:	1d18      	adds	r0, r3, #4
 800a2c6:	6008      	str	r0, [r1, #0]
 800a2c8:	0628      	lsls	r0, r5, #24
 800a2ca:	d501      	bpl.n	800a2d0 <_printf_i+0xec>
 800a2cc:	681d      	ldr	r5, [r3, #0]
 800a2ce:	e002      	b.n	800a2d6 <_printf_i+0xf2>
 800a2d0:	0669      	lsls	r1, r5, #25
 800a2d2:	d5fb      	bpl.n	800a2cc <_printf_i+0xe8>
 800a2d4:	881d      	ldrh	r5, [r3, #0]
 800a2d6:	2f6f      	cmp	r7, #111	; 0x6f
 800a2d8:	bf0c      	ite	eq
 800a2da:	2308      	moveq	r3, #8
 800a2dc:	230a      	movne	r3, #10
 800a2de:	4852      	ldr	r0, [pc, #328]	; (800a428 <_printf_i+0x244>)
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2e6:	6866      	ldr	r6, [r4, #4]
 800a2e8:	2e00      	cmp	r6, #0
 800a2ea:	bfa8      	it	ge
 800a2ec:	6821      	ldrge	r1, [r4, #0]
 800a2ee:	60a6      	str	r6, [r4, #8]
 800a2f0:	bfa4      	itt	ge
 800a2f2:	f021 0104 	bicge.w	r1, r1, #4
 800a2f6:	6021      	strge	r1, [r4, #0]
 800a2f8:	b90d      	cbnz	r5, 800a2fe <_printf_i+0x11a>
 800a2fa:	2e00      	cmp	r6, #0
 800a2fc:	d04d      	beq.n	800a39a <_printf_i+0x1b6>
 800a2fe:	4616      	mov	r6, r2
 800a300:	fbb5 f1f3 	udiv	r1, r5, r3
 800a304:	fb03 5711 	mls	r7, r3, r1, r5
 800a308:	5dc7      	ldrb	r7, [r0, r7]
 800a30a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a30e:	462f      	mov	r7, r5
 800a310:	42bb      	cmp	r3, r7
 800a312:	460d      	mov	r5, r1
 800a314:	d9f4      	bls.n	800a300 <_printf_i+0x11c>
 800a316:	2b08      	cmp	r3, #8
 800a318:	d10b      	bne.n	800a332 <_printf_i+0x14e>
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	07df      	lsls	r7, r3, #31
 800a31e:	d508      	bpl.n	800a332 <_printf_i+0x14e>
 800a320:	6923      	ldr	r3, [r4, #16]
 800a322:	6861      	ldr	r1, [r4, #4]
 800a324:	4299      	cmp	r1, r3
 800a326:	bfde      	ittt	le
 800a328:	2330      	movle	r3, #48	; 0x30
 800a32a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a32e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a332:	1b92      	subs	r2, r2, r6
 800a334:	6122      	str	r2, [r4, #16]
 800a336:	464b      	mov	r3, r9
 800a338:	4621      	mov	r1, r4
 800a33a:	4640      	mov	r0, r8
 800a33c:	f8cd a000 	str.w	sl, [sp]
 800a340:	aa03      	add	r2, sp, #12
 800a342:	f7ff fedf 	bl	800a104 <_printf_common>
 800a346:	3001      	adds	r0, #1
 800a348:	d14c      	bne.n	800a3e4 <_printf_i+0x200>
 800a34a:	f04f 30ff 	mov.w	r0, #4294967295
 800a34e:	b004      	add	sp, #16
 800a350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a354:	4834      	ldr	r0, [pc, #208]	; (800a428 <_printf_i+0x244>)
 800a356:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a35a:	680e      	ldr	r6, [r1, #0]
 800a35c:	6823      	ldr	r3, [r4, #0]
 800a35e:	f856 5b04 	ldr.w	r5, [r6], #4
 800a362:	061f      	lsls	r7, r3, #24
 800a364:	600e      	str	r6, [r1, #0]
 800a366:	d514      	bpl.n	800a392 <_printf_i+0x1ae>
 800a368:	07d9      	lsls	r1, r3, #31
 800a36a:	bf44      	itt	mi
 800a36c:	f043 0320 	orrmi.w	r3, r3, #32
 800a370:	6023      	strmi	r3, [r4, #0]
 800a372:	b91d      	cbnz	r5, 800a37c <_printf_i+0x198>
 800a374:	6823      	ldr	r3, [r4, #0]
 800a376:	f023 0320 	bic.w	r3, r3, #32
 800a37a:	6023      	str	r3, [r4, #0]
 800a37c:	2310      	movs	r3, #16
 800a37e:	e7af      	b.n	800a2e0 <_printf_i+0xfc>
 800a380:	6823      	ldr	r3, [r4, #0]
 800a382:	f043 0320 	orr.w	r3, r3, #32
 800a386:	6023      	str	r3, [r4, #0]
 800a388:	2378      	movs	r3, #120	; 0x78
 800a38a:	4828      	ldr	r0, [pc, #160]	; (800a42c <_printf_i+0x248>)
 800a38c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a390:	e7e3      	b.n	800a35a <_printf_i+0x176>
 800a392:	065e      	lsls	r6, r3, #25
 800a394:	bf48      	it	mi
 800a396:	b2ad      	uxthmi	r5, r5
 800a398:	e7e6      	b.n	800a368 <_printf_i+0x184>
 800a39a:	4616      	mov	r6, r2
 800a39c:	e7bb      	b.n	800a316 <_printf_i+0x132>
 800a39e:	680b      	ldr	r3, [r1, #0]
 800a3a0:	6826      	ldr	r6, [r4, #0]
 800a3a2:	1d1d      	adds	r5, r3, #4
 800a3a4:	6960      	ldr	r0, [r4, #20]
 800a3a6:	600d      	str	r5, [r1, #0]
 800a3a8:	0635      	lsls	r5, r6, #24
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	d501      	bpl.n	800a3b2 <_printf_i+0x1ce>
 800a3ae:	6018      	str	r0, [r3, #0]
 800a3b0:	e002      	b.n	800a3b8 <_printf_i+0x1d4>
 800a3b2:	0671      	lsls	r1, r6, #25
 800a3b4:	d5fb      	bpl.n	800a3ae <_printf_i+0x1ca>
 800a3b6:	8018      	strh	r0, [r3, #0]
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4616      	mov	r6, r2
 800a3bc:	6123      	str	r3, [r4, #16]
 800a3be:	e7ba      	b.n	800a336 <_printf_i+0x152>
 800a3c0:	680b      	ldr	r3, [r1, #0]
 800a3c2:	1d1a      	adds	r2, r3, #4
 800a3c4:	600a      	str	r2, [r1, #0]
 800a3c6:	681e      	ldr	r6, [r3, #0]
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	4630      	mov	r0, r6
 800a3cc:	6862      	ldr	r2, [r4, #4]
 800a3ce:	f000 f82f 	bl	800a430 <memchr>
 800a3d2:	b108      	cbz	r0, 800a3d8 <_printf_i+0x1f4>
 800a3d4:	1b80      	subs	r0, r0, r6
 800a3d6:	6060      	str	r0, [r4, #4]
 800a3d8:	6863      	ldr	r3, [r4, #4]
 800a3da:	6123      	str	r3, [r4, #16]
 800a3dc:	2300      	movs	r3, #0
 800a3de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3e2:	e7a8      	b.n	800a336 <_printf_i+0x152>
 800a3e4:	4632      	mov	r2, r6
 800a3e6:	4649      	mov	r1, r9
 800a3e8:	4640      	mov	r0, r8
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	47d0      	blx	sl
 800a3ee:	3001      	adds	r0, #1
 800a3f0:	d0ab      	beq.n	800a34a <_printf_i+0x166>
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	079b      	lsls	r3, r3, #30
 800a3f6:	d413      	bmi.n	800a420 <_printf_i+0x23c>
 800a3f8:	68e0      	ldr	r0, [r4, #12]
 800a3fa:	9b03      	ldr	r3, [sp, #12]
 800a3fc:	4298      	cmp	r0, r3
 800a3fe:	bfb8      	it	lt
 800a400:	4618      	movlt	r0, r3
 800a402:	e7a4      	b.n	800a34e <_printf_i+0x16a>
 800a404:	2301      	movs	r3, #1
 800a406:	4632      	mov	r2, r6
 800a408:	4649      	mov	r1, r9
 800a40a:	4640      	mov	r0, r8
 800a40c:	47d0      	blx	sl
 800a40e:	3001      	adds	r0, #1
 800a410:	d09b      	beq.n	800a34a <_printf_i+0x166>
 800a412:	3501      	adds	r5, #1
 800a414:	68e3      	ldr	r3, [r4, #12]
 800a416:	9903      	ldr	r1, [sp, #12]
 800a418:	1a5b      	subs	r3, r3, r1
 800a41a:	42ab      	cmp	r3, r5
 800a41c:	dcf2      	bgt.n	800a404 <_printf_i+0x220>
 800a41e:	e7eb      	b.n	800a3f8 <_printf_i+0x214>
 800a420:	2500      	movs	r5, #0
 800a422:	f104 0619 	add.w	r6, r4, #25
 800a426:	e7f5      	b.n	800a414 <_printf_i+0x230>
 800a428:	0800acc5 	.word	0x0800acc5
 800a42c:	0800acd6 	.word	0x0800acd6

0800a430 <memchr>:
 800a430:	4603      	mov	r3, r0
 800a432:	b510      	push	{r4, lr}
 800a434:	b2c9      	uxtb	r1, r1
 800a436:	4402      	add	r2, r0
 800a438:	4293      	cmp	r3, r2
 800a43a:	4618      	mov	r0, r3
 800a43c:	d101      	bne.n	800a442 <memchr+0x12>
 800a43e:	2000      	movs	r0, #0
 800a440:	e003      	b.n	800a44a <memchr+0x1a>
 800a442:	7804      	ldrb	r4, [r0, #0]
 800a444:	3301      	adds	r3, #1
 800a446:	428c      	cmp	r4, r1
 800a448:	d1f6      	bne.n	800a438 <memchr+0x8>
 800a44a:	bd10      	pop	{r4, pc}

0800a44c <memcpy>:
 800a44c:	440a      	add	r2, r1
 800a44e:	4291      	cmp	r1, r2
 800a450:	f100 33ff 	add.w	r3, r0, #4294967295
 800a454:	d100      	bne.n	800a458 <memcpy+0xc>
 800a456:	4770      	bx	lr
 800a458:	b510      	push	{r4, lr}
 800a45a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a45e:	4291      	cmp	r1, r2
 800a460:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a464:	d1f9      	bne.n	800a45a <memcpy+0xe>
 800a466:	bd10      	pop	{r4, pc}

0800a468 <memmove>:
 800a468:	4288      	cmp	r0, r1
 800a46a:	b510      	push	{r4, lr}
 800a46c:	eb01 0402 	add.w	r4, r1, r2
 800a470:	d902      	bls.n	800a478 <memmove+0x10>
 800a472:	4284      	cmp	r4, r0
 800a474:	4623      	mov	r3, r4
 800a476:	d807      	bhi.n	800a488 <memmove+0x20>
 800a478:	1e43      	subs	r3, r0, #1
 800a47a:	42a1      	cmp	r1, r4
 800a47c:	d008      	beq.n	800a490 <memmove+0x28>
 800a47e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a482:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a486:	e7f8      	b.n	800a47a <memmove+0x12>
 800a488:	4601      	mov	r1, r0
 800a48a:	4402      	add	r2, r0
 800a48c:	428a      	cmp	r2, r1
 800a48e:	d100      	bne.n	800a492 <memmove+0x2a>
 800a490:	bd10      	pop	{r4, pc}
 800a492:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a496:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a49a:	e7f7      	b.n	800a48c <memmove+0x24>

0800a49c <_free_r>:
 800a49c:	b538      	push	{r3, r4, r5, lr}
 800a49e:	4605      	mov	r5, r0
 800a4a0:	2900      	cmp	r1, #0
 800a4a2:	d043      	beq.n	800a52c <_free_r+0x90>
 800a4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4a8:	1f0c      	subs	r4, r1, #4
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	bfb8      	it	lt
 800a4ae:	18e4      	addlt	r4, r4, r3
 800a4b0:	f000 f8d0 	bl	800a654 <__malloc_lock>
 800a4b4:	4a1e      	ldr	r2, [pc, #120]	; (800a530 <_free_r+0x94>)
 800a4b6:	6813      	ldr	r3, [r2, #0]
 800a4b8:	4610      	mov	r0, r2
 800a4ba:	b933      	cbnz	r3, 800a4ca <_free_r+0x2e>
 800a4bc:	6063      	str	r3, [r4, #4]
 800a4be:	6014      	str	r4, [r2, #0]
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4c6:	f000 b8cb 	b.w	800a660 <__malloc_unlock>
 800a4ca:	42a3      	cmp	r3, r4
 800a4cc:	d90a      	bls.n	800a4e4 <_free_r+0x48>
 800a4ce:	6821      	ldr	r1, [r4, #0]
 800a4d0:	1862      	adds	r2, r4, r1
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	bf01      	itttt	eq
 800a4d6:	681a      	ldreq	r2, [r3, #0]
 800a4d8:	685b      	ldreq	r3, [r3, #4]
 800a4da:	1852      	addeq	r2, r2, r1
 800a4dc:	6022      	streq	r2, [r4, #0]
 800a4de:	6063      	str	r3, [r4, #4]
 800a4e0:	6004      	str	r4, [r0, #0]
 800a4e2:	e7ed      	b.n	800a4c0 <_free_r+0x24>
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	b10b      	cbz	r3, 800a4ee <_free_r+0x52>
 800a4ea:	42a3      	cmp	r3, r4
 800a4ec:	d9fa      	bls.n	800a4e4 <_free_r+0x48>
 800a4ee:	6811      	ldr	r1, [r2, #0]
 800a4f0:	1850      	adds	r0, r2, r1
 800a4f2:	42a0      	cmp	r0, r4
 800a4f4:	d10b      	bne.n	800a50e <_free_r+0x72>
 800a4f6:	6820      	ldr	r0, [r4, #0]
 800a4f8:	4401      	add	r1, r0
 800a4fa:	1850      	adds	r0, r2, r1
 800a4fc:	4283      	cmp	r3, r0
 800a4fe:	6011      	str	r1, [r2, #0]
 800a500:	d1de      	bne.n	800a4c0 <_free_r+0x24>
 800a502:	6818      	ldr	r0, [r3, #0]
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	4401      	add	r1, r0
 800a508:	6011      	str	r1, [r2, #0]
 800a50a:	6053      	str	r3, [r2, #4]
 800a50c:	e7d8      	b.n	800a4c0 <_free_r+0x24>
 800a50e:	d902      	bls.n	800a516 <_free_r+0x7a>
 800a510:	230c      	movs	r3, #12
 800a512:	602b      	str	r3, [r5, #0]
 800a514:	e7d4      	b.n	800a4c0 <_free_r+0x24>
 800a516:	6820      	ldr	r0, [r4, #0]
 800a518:	1821      	adds	r1, r4, r0
 800a51a:	428b      	cmp	r3, r1
 800a51c:	bf01      	itttt	eq
 800a51e:	6819      	ldreq	r1, [r3, #0]
 800a520:	685b      	ldreq	r3, [r3, #4]
 800a522:	1809      	addeq	r1, r1, r0
 800a524:	6021      	streq	r1, [r4, #0]
 800a526:	6063      	str	r3, [r4, #4]
 800a528:	6054      	str	r4, [r2, #4]
 800a52a:	e7c9      	b.n	800a4c0 <_free_r+0x24>
 800a52c:	bd38      	pop	{r3, r4, r5, pc}
 800a52e:	bf00      	nop
 800a530:	200002d8 	.word	0x200002d8

0800a534 <_malloc_r>:
 800a534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a536:	1ccd      	adds	r5, r1, #3
 800a538:	f025 0503 	bic.w	r5, r5, #3
 800a53c:	3508      	adds	r5, #8
 800a53e:	2d0c      	cmp	r5, #12
 800a540:	bf38      	it	cc
 800a542:	250c      	movcc	r5, #12
 800a544:	2d00      	cmp	r5, #0
 800a546:	4606      	mov	r6, r0
 800a548:	db01      	blt.n	800a54e <_malloc_r+0x1a>
 800a54a:	42a9      	cmp	r1, r5
 800a54c:	d903      	bls.n	800a556 <_malloc_r+0x22>
 800a54e:	230c      	movs	r3, #12
 800a550:	6033      	str	r3, [r6, #0]
 800a552:	2000      	movs	r0, #0
 800a554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a556:	f000 f87d 	bl	800a654 <__malloc_lock>
 800a55a:	4921      	ldr	r1, [pc, #132]	; (800a5e0 <_malloc_r+0xac>)
 800a55c:	680a      	ldr	r2, [r1, #0]
 800a55e:	4614      	mov	r4, r2
 800a560:	b99c      	cbnz	r4, 800a58a <_malloc_r+0x56>
 800a562:	4f20      	ldr	r7, [pc, #128]	; (800a5e4 <_malloc_r+0xb0>)
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	b923      	cbnz	r3, 800a572 <_malloc_r+0x3e>
 800a568:	4621      	mov	r1, r4
 800a56a:	4630      	mov	r0, r6
 800a56c:	f000 f862 	bl	800a634 <_sbrk_r>
 800a570:	6038      	str	r0, [r7, #0]
 800a572:	4629      	mov	r1, r5
 800a574:	4630      	mov	r0, r6
 800a576:	f000 f85d 	bl	800a634 <_sbrk_r>
 800a57a:	1c43      	adds	r3, r0, #1
 800a57c:	d123      	bne.n	800a5c6 <_malloc_r+0x92>
 800a57e:	230c      	movs	r3, #12
 800a580:	4630      	mov	r0, r6
 800a582:	6033      	str	r3, [r6, #0]
 800a584:	f000 f86c 	bl	800a660 <__malloc_unlock>
 800a588:	e7e3      	b.n	800a552 <_malloc_r+0x1e>
 800a58a:	6823      	ldr	r3, [r4, #0]
 800a58c:	1b5b      	subs	r3, r3, r5
 800a58e:	d417      	bmi.n	800a5c0 <_malloc_r+0x8c>
 800a590:	2b0b      	cmp	r3, #11
 800a592:	d903      	bls.n	800a59c <_malloc_r+0x68>
 800a594:	6023      	str	r3, [r4, #0]
 800a596:	441c      	add	r4, r3
 800a598:	6025      	str	r5, [r4, #0]
 800a59a:	e004      	b.n	800a5a6 <_malloc_r+0x72>
 800a59c:	6863      	ldr	r3, [r4, #4]
 800a59e:	42a2      	cmp	r2, r4
 800a5a0:	bf0c      	ite	eq
 800a5a2:	600b      	streq	r3, [r1, #0]
 800a5a4:	6053      	strne	r3, [r2, #4]
 800a5a6:	4630      	mov	r0, r6
 800a5a8:	f000 f85a 	bl	800a660 <__malloc_unlock>
 800a5ac:	f104 000b 	add.w	r0, r4, #11
 800a5b0:	1d23      	adds	r3, r4, #4
 800a5b2:	f020 0007 	bic.w	r0, r0, #7
 800a5b6:	1ac2      	subs	r2, r0, r3
 800a5b8:	d0cc      	beq.n	800a554 <_malloc_r+0x20>
 800a5ba:	1a1b      	subs	r3, r3, r0
 800a5bc:	50a3      	str	r3, [r4, r2]
 800a5be:	e7c9      	b.n	800a554 <_malloc_r+0x20>
 800a5c0:	4622      	mov	r2, r4
 800a5c2:	6864      	ldr	r4, [r4, #4]
 800a5c4:	e7cc      	b.n	800a560 <_malloc_r+0x2c>
 800a5c6:	1cc4      	adds	r4, r0, #3
 800a5c8:	f024 0403 	bic.w	r4, r4, #3
 800a5cc:	42a0      	cmp	r0, r4
 800a5ce:	d0e3      	beq.n	800a598 <_malloc_r+0x64>
 800a5d0:	1a21      	subs	r1, r4, r0
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f000 f82e 	bl	800a634 <_sbrk_r>
 800a5d8:	3001      	adds	r0, #1
 800a5da:	d1dd      	bne.n	800a598 <_malloc_r+0x64>
 800a5dc:	e7cf      	b.n	800a57e <_malloc_r+0x4a>
 800a5de:	bf00      	nop
 800a5e0:	200002d8 	.word	0x200002d8
 800a5e4:	200002dc 	.word	0x200002dc

0800a5e8 <_realloc_r>:
 800a5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ea:	4607      	mov	r7, r0
 800a5ec:	4614      	mov	r4, r2
 800a5ee:	460e      	mov	r6, r1
 800a5f0:	b921      	cbnz	r1, 800a5fc <_realloc_r+0x14>
 800a5f2:	4611      	mov	r1, r2
 800a5f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a5f8:	f7ff bf9c 	b.w	800a534 <_malloc_r>
 800a5fc:	b922      	cbnz	r2, 800a608 <_realloc_r+0x20>
 800a5fe:	f7ff ff4d 	bl	800a49c <_free_r>
 800a602:	4625      	mov	r5, r4
 800a604:	4628      	mov	r0, r5
 800a606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a608:	f000 f830 	bl	800a66c <_malloc_usable_size_r>
 800a60c:	42a0      	cmp	r0, r4
 800a60e:	d20f      	bcs.n	800a630 <_realloc_r+0x48>
 800a610:	4621      	mov	r1, r4
 800a612:	4638      	mov	r0, r7
 800a614:	f7ff ff8e 	bl	800a534 <_malloc_r>
 800a618:	4605      	mov	r5, r0
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d0f2      	beq.n	800a604 <_realloc_r+0x1c>
 800a61e:	4631      	mov	r1, r6
 800a620:	4622      	mov	r2, r4
 800a622:	f7ff ff13 	bl	800a44c <memcpy>
 800a626:	4631      	mov	r1, r6
 800a628:	4638      	mov	r0, r7
 800a62a:	f7ff ff37 	bl	800a49c <_free_r>
 800a62e:	e7e9      	b.n	800a604 <_realloc_r+0x1c>
 800a630:	4635      	mov	r5, r6
 800a632:	e7e7      	b.n	800a604 <_realloc_r+0x1c>

0800a634 <_sbrk_r>:
 800a634:	b538      	push	{r3, r4, r5, lr}
 800a636:	2300      	movs	r3, #0
 800a638:	4d05      	ldr	r5, [pc, #20]	; (800a650 <_sbrk_r+0x1c>)
 800a63a:	4604      	mov	r4, r0
 800a63c:	4608      	mov	r0, r1
 800a63e:	602b      	str	r3, [r5, #0]
 800a640:	f7f8 fa46 	bl	8002ad0 <_sbrk>
 800a644:	1c43      	adds	r3, r0, #1
 800a646:	d102      	bne.n	800a64e <_sbrk_r+0x1a>
 800a648:	682b      	ldr	r3, [r5, #0]
 800a64a:	b103      	cbz	r3, 800a64e <_sbrk_r+0x1a>
 800a64c:	6023      	str	r3, [r4, #0]
 800a64e:	bd38      	pop	{r3, r4, r5, pc}
 800a650:	2000104c 	.word	0x2000104c

0800a654 <__malloc_lock>:
 800a654:	4801      	ldr	r0, [pc, #4]	; (800a65c <__malloc_lock+0x8>)
 800a656:	f000 b811 	b.w	800a67c <__retarget_lock_acquire_recursive>
 800a65a:	bf00      	nop
 800a65c:	20001054 	.word	0x20001054

0800a660 <__malloc_unlock>:
 800a660:	4801      	ldr	r0, [pc, #4]	; (800a668 <__malloc_unlock+0x8>)
 800a662:	f000 b80c 	b.w	800a67e <__retarget_lock_release_recursive>
 800a666:	bf00      	nop
 800a668:	20001054 	.word	0x20001054

0800a66c <_malloc_usable_size_r>:
 800a66c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a670:	1f18      	subs	r0, r3, #4
 800a672:	2b00      	cmp	r3, #0
 800a674:	bfbc      	itt	lt
 800a676:	580b      	ldrlt	r3, [r1, r0]
 800a678:	18c0      	addlt	r0, r0, r3
 800a67a:	4770      	bx	lr

0800a67c <__retarget_lock_acquire_recursive>:
 800a67c:	4770      	bx	lr

0800a67e <__retarget_lock_release_recursive>:
 800a67e:	4770      	bx	lr

0800a680 <_init>:
 800a680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a682:	bf00      	nop
 800a684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a686:	bc08      	pop	{r3}
 800a688:	469e      	mov	lr, r3
 800a68a:	4770      	bx	lr

0800a68c <_fini>:
 800a68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a68e:	bf00      	nop
 800a690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a692:	bc08      	pop	{r3}
 800a694:	469e      	mov	lr, r3
 800a696:	4770      	bx	lr
