Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     17797
Number of terminals:      52
Number of snets:          2
Number of nets:           3304

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 327.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 152968.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 40572.
[INFO DRT-0033] via shape region query size = 32400.
[INFO DRT-0033] met2 shape region query size = 10813.
[INFO DRT-0033] via2 shape region query size = 25200.
[INFO DRT-0033] met3 shape region query size = 10837.
[INFO DRT-0033] via3 shape region query size = 25200.
[INFO DRT-0033] met4 shape region query size = 3936.
[INFO DRT-0033] via4 shape region query size = 1152.
[INFO DRT-0033] met5 shape region query size = 336.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1250 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 321 unique inst patterns.
[INFO DRT-0084]   Complete 2423 groups.
#scanned instances     = 17797
#unique  instances     = 327
#stdCellGenAp          = 9545
#stdCellValidPlanarAp  = 69
#stdCellValidViaAp     = 7316
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11453
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:19, elapsed time = 00:00:18, memory = 186.25 (MB), peak = 186.25 (MB)

[INFO DRT-0157] Number of guides:     25157

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8968.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7489.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3727.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 78.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12702 vertical wires in 3 frboxes and 7567 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 803 vertical wires in 3 frboxes and 1901 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 274.96 (MB), peak = 293.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 274.96 (MB), peak = 293.96 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 320.04 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 366.44 (MB).
    Completing 30% with 259 violations.
    elapsed time = 00:00:03, memory = 372.87 (MB).
    Completing 40% with 259 violations.
    elapsed time = 00:00:03, memory = 396.07 (MB).
    Completing 50% with 259 violations.
    elapsed time = 00:00:05, memory = 417.39 (MB).
    Completing 60% with 484 violations.
    elapsed time = 00:00:06, memory = 419.97 (MB).
    Completing 70% with 484 violations.
    elapsed time = 00:00:07, memory = 422.04 (MB).
    Completing 80% with 717 violations.
    elapsed time = 00:00:08, memory = 432.34 (MB).
    Completing 90% with 717 violations.
    elapsed time = 00:00:09, memory = 455.80 (MB).
    Completing 100% with 937 violations.
    elapsed time = 00:00:11, memory = 444.22 (MB).
[INFO DRT-0199]   Number of violations = 1028.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      5      0      0      0
Metal Spacing       23      0    259     19     19
Min Hole             0      0      2      0      0
Recheck              1      0     74     16      0
Short                0      1    599     10      0
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:12, memory = 771.17 (MB), peak = 771.17 (MB)
Total wire length = 156543 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81819 um.
Total wire length on LAYER met2 = 70441 um.
Total wire length on LAYER met3 = 3456 um.
Total wire length on LAYER met4 = 825 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23110.
Up-via summary (total 23110):

------------------------
 FR_MASTERSLICE        0
            li1    11472
           met1    11515
           met2      109
           met3       14
           met4        0
------------------------
                   23110


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1028 violations.
    elapsed time = 00:00:00, memory = 771.17 (MB).
    Completing 20% with 1028 violations.
    elapsed time = 00:00:01, memory = 771.69 (MB).
    Completing 30% with 891 violations.
    elapsed time = 00:00:03, memory = 773.75 (MB).
    Completing 40% with 891 violations.
    elapsed time = 00:00:03, memory = 776.33 (MB).
    Completing 50% with 891 violations.
    elapsed time = 00:00:05, memory = 777.87 (MB).
    Completing 60% with 795 violations.
    elapsed time = 00:00:06, memory = 778.13 (MB).
    Completing 70% with 795 violations.
    elapsed time = 00:00:07, memory = 779.41 (MB).
    Completing 80% with 632 violations.
    elapsed time = 00:00:09, memory = 780.94 (MB).
    Completing 90% with 632 violations.
    elapsed time = 00:00:09, memory = 781.20 (MB).
    Completing 100% with 468 violations.
    elapsed time = 00:00:11, memory = 793.79 (MB).
[INFO DRT-0199]   Number of violations = 468.
Viol/Layer        met1   met2   met3
Metal Spacing       91     10      3
Short              358      6      0
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:12, memory = 796.68 (MB), peak = 806.46 (MB)
Total wire length = 156194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81654 um.
Total wire length on LAYER met2 = 70221 um.
Total wire length on LAYER met3 = 3486 um.
Total wire length on LAYER met4 = 832 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23067.
Up-via summary (total 23067):

------------------------
 FR_MASTERSLICE        0
            li1    11469
           met1    11463
           met2      121
           met3       14
           met4        0
------------------------
                   23067


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 468 violations.
    elapsed time = 00:00:00, memory = 796.68 (MB).
    Completing 20% with 468 violations.
    elapsed time = 00:00:00, memory = 796.68 (MB).
    Completing 30% with 473 violations.
    elapsed time = 00:00:01, memory = 796.68 (MB).
    Completing 40% with 473 violations.
    elapsed time = 00:00:01, memory = 796.68 (MB).
    Completing 50% with 473 violations.
    elapsed time = 00:00:03, memory = 796.94 (MB).
    Completing 60% with 407 violations.
    elapsed time = 00:00:03, memory = 796.94 (MB).
    Completing 70% with 407 violations.
    elapsed time = 00:00:04, memory = 796.94 (MB).
    Completing 80% with 375 violations.
    elapsed time = 00:00:05, memory = 796.94 (MB).
    Completing 90% with 375 violations.
    elapsed time = 00:00:06, memory = 797.45 (MB).
    Completing 100% with 345 violations.
    elapsed time = 00:00:08, memory = 797.95 (MB).
[INFO DRT-0199]   Number of violations = 345.
Viol/Layer        met1   met2   met3
Metal Spacing       61      5     13
Short              261      5      0
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:08, memory = 797.95 (MB), peak = 811.63 (MB)
Total wire length = 156122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81578 um.
Total wire length on LAYER met2 = 70228 um.
Total wire length on LAYER met3 = 3488 um.
Total wire length on LAYER met4 = 826 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23017.
Up-via summary (total 23017):

------------------------
 FR_MASTERSLICE        0
            li1    11469
           met1    11420
           met2      114
           met3       14
           met4        0
------------------------
                   23017


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 345 violations.
    elapsed time = 00:00:00, memory = 797.95 (MB).
    Completing 20% with 345 violations.
    elapsed time = 00:00:00, memory = 797.95 (MB).
    Completing 30% with 240 violations.
    elapsed time = 00:00:01, memory = 797.95 (MB).
    Completing 40% with 240 violations.
    elapsed time = 00:00:01, memory = 797.95 (MB).
    Completing 50% with 240 violations.
    elapsed time = 00:00:02, memory = 798.21 (MB).
    Completing 60% with 157 violations.
    elapsed time = 00:00:02, memory = 800.79 (MB).
    Completing 70% with 157 violations.
    elapsed time = 00:00:02, memory = 800.79 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:04, memory = 800.79 (MB).
    Completing 90% with 74 violations.
    elapsed time = 00:00:04, memory = 800.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 801.81 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:05, memory = 801.81 (MB), peak = 811.63 (MB)
Total wire length = 156156 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80990 um.
Total wire length on LAYER met2 = 70331 um.
Total wire length on LAYER met3 = 4006 um.
Total wire length on LAYER met4 = 828 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23266.
Up-via summary (total 23266):

------------------------
 FR_MASTERSLICE        0
            li1    11469
           met1    11563
           met2      218
           met3       16
           met4        0
------------------------
                   23266


[INFO DRT-0198] Complete detail routing.
Total wire length = 156156 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80990 um.
Total wire length on LAYER met2 = 70331 um.
Total wire length on LAYER met3 = 4006 um.
Total wire length on LAYER met4 = 828 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23266.
Up-via summary (total 23266):

------------------------
 FR_MASTERSLICE        0
            li1    11469
           met1    11563
           met2      218
           met3       16
           met4        0
------------------------
                   23266


[INFO DRT-0267] cpu time = 00:03:55, elapsed time = 00:00:38, memory = 801.81 (MB), peak = 811.63 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               718    2695.08
  Tap cell                              13718   17163.96
  Antenna cell                             90     225.22
  Clock buffer                              4      88.84
  Timing Repair Buffer                    273    1933.10
  Inverter                                 62     265.25
  Sequential cell                          16     439.17
  Multi-Input combinational cell         2916   22684.26
  Total                                 17797   45494.88
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
