#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 19 15:38:07 2025
# Process ID         : 131009
# Current directory  : /home/deck/Documents/Edge_Runner/edge_runners
# Command line       : vivado -mode batch -source simulation/uart_Vivado.tcl -journal Vivado/Journals/vivado.jou -log Vivado/Logs/vivado.log
# Log file           : /home/deck/Documents/Edge_Runner/edge_runners/Vivado/Logs/vivado.log
# Journal file       : /home/deck/Documents/Edge_Runner/edge_runners/Vivado/Journals/vivado.jou
# Running On         : steamdeck
# Platform           : SteamOS
# Operating System   : SteamOS Holo
# Processor Detail   : AMD Custom APU 0405
# CPU Frequency      : 2824.957 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 15531 MB
# Swap memory        : 8839 MB
# Total Virtual      : 24371 MB
# Available Virtual  : 14294 MB
#-----------------------------------------------------------
source simulation/uart_Vivado.tcl
# exec mkdir -p Vivado/Journals
# exec mkdir -p Vivado/Logs
# create_project -force uart_project Vivado/Sims -part xc7z020clg484-1
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/transmitter.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/uart.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/testBench/uart_top_tb.sv
# exec mkdir -p Vivado/Sims/uart_project.sim/sim_1/behav/xsim/
# set_property directory Vivado/Sims [get_filesets sim_1]
# set_property top uart_top_tb [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deck/xlinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
ERROR: [VRFC 10-2989] 'definitions_pkg' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:2]
ERROR: [VRFC 10-2989] 'CLOCK_RATE' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:12]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:15]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:15]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:21]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:21]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:22]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:22]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:36]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:36]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:38]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:39]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:39]
ERROR: [VRFC 10-2989] 'HOLD_TIME' is not declared [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:40]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:40]
ERROR: [VRFC 10-8530] module 'receiver' is ignored due to previous errors [/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.598 ; gain = 0.004 ; free physical = 2262 ; free virtual = 13298
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "simulation/uart_Vivado.tcl" line 24)
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 15:38:19 2025...
