Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Mon Oct  4 18:40:59 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.742
  Slack (ns):             -2.356
  Arrival (ns):            8.918
  Required (ns):           6.562
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_2_inst:ALn
  Delay (ns):              1.437
  Slack (ns):             -2.205
  Arrival (ns):            9.602
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_1_inst:ALn
  Delay (ns):              1.437
  Slack (ns):             -2.205
  Arrival (ns):            9.602
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_0_inst:ALn
  Delay (ns):              1.437
  Slack (ns):             -2.205
  Arrival (ns):            9.602
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_3_inst:ALn
  Delay (ns):              1.436
  Slack (ns):             -2.204
  Arrival (ns):            9.601
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 6
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_9_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 7
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_8_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 8
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_7_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 9
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_6_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 10
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_5_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 11
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_4_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 12
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_11_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 13
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_10_inst:ALn
  Delay (ns):              1.435
  Slack (ns):             -2.203
  Arrival (ns):            9.600
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_3_inst:ALn
  Delay (ns):              1.298
  Slack (ns):             -2.065
  Arrival (ns):            9.463
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 15
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_2_inst:ALn
  Delay (ns):              1.298
  Slack (ns):             -2.065
  Arrival (ns):            9.463
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 16
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_1_inst:ALn
  Delay (ns):              1.298
  Slack (ns):             -2.065
  Arrival (ns):            9.463
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 17
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_0_inst:ALn
  Delay (ns):              1.298
  Slack (ns):             -2.065
  Arrival (ns):            9.463
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 18
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_9_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 19
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_8_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_7_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 21
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_6_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 22
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_5_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 23
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_4_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_11_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_10_inst:ALn
  Delay (ns):              1.296
  Slack (ns):             -2.063
  Arrival (ns):            9.461
  Required (ns):           7.398
  Operating Conditions: slow_lv_ht

Path 26
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.190
  Slack (ns):             -1.956
  Arrival (ns):            9.355
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 27
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.189
  Slack (ns):             -1.955
  Arrival (ns):            9.354
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.189
  Slack (ns):             -1.955
  Arrival (ns):            9.354
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.189
  Slack (ns):             -1.955
  Arrival (ns):            9.354
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_7_inst:ALn
  Delay (ns):              1.188
  Slack (ns):             -1.954
  Arrival (ns):            9.353
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_6_inst:ALn
  Delay (ns):              1.188
  Slack (ns):             -1.954
  Arrival (ns):            9.353
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 32
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_5_inst:ALn
  Delay (ns):              1.188
  Slack (ns):             -1.954
  Arrival (ns):            9.353
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_4_inst:ALn
  Delay (ns):              1.188
  Slack (ns):             -1.954
  Arrival (ns):            9.353
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_9_inst:ALn
  Delay (ns):              1.187
  Slack (ns):             -1.953
  Arrival (ns):            9.352
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_8_inst:ALn
  Delay (ns):              1.187
  Slack (ns):             -1.953
  Arrival (ns):            9.352
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_11_inst:ALn
  Delay (ns):              1.187
  Slack (ns):             -1.953
  Arrival (ns):            9.352
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 37
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_10_inst:ALn
  Delay (ns):              1.187
  Slack (ns):             -1.953
  Arrival (ns):            9.352
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_20:ALn
  Delay (ns):              1.128
  Slack (ns):             -1.934
  Arrival (ns):            9.293
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 39
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[8]:ALn
  Delay (ns):              1.155
  Slack (ns):             -1.934
  Arrival (ns):            9.320
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 40
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   G_1299:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.933
  Arrival (ns):            9.319
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_8:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.933
  Arrival (ns):            9.319
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_5:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.933
  Arrival (ns):            9.319
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_2:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.933
  Arrival (ns):            9.319
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_22:ALn
  Delay (ns):              1.127
  Slack (ns):             -1.933
  Arrival (ns):            9.292
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 45
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.933
  Arrival (ns):            9.319
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[7]:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.933
  Arrival (ns):            9.319
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_3_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.929
  Arrival (ns):            9.330
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 48
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_2_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.929
  Arrival (ns):            9.330
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_1_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.929
  Arrival (ns):            9.330
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 50
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_0_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.929
  Arrival (ns):            9.330
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 51
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_6_inst:ALn
  Delay (ns):              1.164
  Slack (ns):             -1.928
  Arrival (ns):            9.329
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_4_inst:ALn
  Delay (ns):              1.164
  Slack (ns):             -1.928
  Arrival (ns):            9.329
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 53
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_9_inst:ALn
  Delay (ns):              1.163
  Slack (ns):             -1.927
  Arrival (ns):            9.328
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_8_inst:ALn
  Delay (ns):              1.163
  Slack (ns):             -1.927
  Arrival (ns):            9.328
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 55
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_7_inst:ALn
  Delay (ns):              1.163
  Slack (ns):             -1.927
  Arrival (ns):            9.328
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_5_inst:ALn
  Delay (ns):              1.163
  Slack (ns):             -1.927
  Arrival (ns):            9.328
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 57
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_11_inst:ALn
  Delay (ns):              1.163
  Slack (ns):             -1.927
  Arrival (ns):            9.328
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 58
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_10_inst:ALn
  Delay (ns):              1.163
  Slack (ns):             -1.927
  Arrival (ns):            9.328
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 59
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[6]:ALn
  Delay (ns):              1.152
  Slack (ns):             -1.926
  Arrival (ns):            9.317
  Required (ns):           7.391
  Operating Conditions: slow_lv_ht

Path 60
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[2]:ALn
  Delay (ns):              1.152
  Slack (ns):             -1.926
  Arrival (ns):            9.317
  Required (ns):           7.391
  Operating Conditions: slow_lv_ht

Path 61
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[10]:ALn
  Delay (ns):              1.152
  Slack (ns):             -1.926
  Arrival (ns):            9.317
  Required (ns):           7.391
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[8]:ALn
  Delay (ns):              1.151
  Slack (ns):             -1.925
  Arrival (ns):            9.316
  Required (ns):           7.391
  Operating Conditions: slow_lv_ht

Path 63
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/last_raddr[13]:ALn
  Delay (ns):              1.151
  Slack (ns):             -1.925
  Arrival (ns):            9.316
  Required (ns):           7.391
  Operating Conditions: slow_lv_ht

Path 64
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_10:ALn
  Delay (ns):              1.130
  Slack (ns):             -1.925
  Arrival (ns):            9.295
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/BURSTReg[0]:ALn
  Delay (ns):              1.130
  Slack (ns):             -1.925
  Arrival (ns):            9.295
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 66
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[3]:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.925
  Arrival (ns):            9.319
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_7:ALn
  Delay (ns):              1.129
  Slack (ns):             -1.924
  Arrival (ns):            9.294
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 68
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_33:ALn
  Delay (ns):              1.129
  Slack (ns):             -1.924
  Arrival (ns):            9.294
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 69
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_14:ALn
  Delay (ns):              1.129
  Slack (ns):             -1.924
  Arrival (ns):            9.294
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 70
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:ALn
  Delay (ns):              1.129
  Slack (ns):             -1.924
  Arrival (ns):            9.294
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[5]:ALn
  Delay (ns):              1.153
  Slack (ns):             -1.924
  Arrival (ns):            9.318
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[4]:ALn
  Delay (ns):              1.153
  Slack (ns):             -1.924
  Arrival (ns):            9.318
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[28]:ALn
  Delay (ns):              1.153
  Slack (ns):             -1.924
  Arrival (ns):            9.318
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 74
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[19]:ALn
  Delay (ns):              1.154
  Slack (ns):             -1.924
  Arrival (ns):            9.319
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 75
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[10]:ALn
  Delay (ns):              1.153
  Slack (ns):             -1.924
  Arrival (ns):            9.318
  Required (ns):           7.394
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:ALn
  Delay (ns):              1.129
  Slack (ns):             -1.923
  Arrival (ns):            9.294
  Required (ns):           7.371
  Operating Conditions: slow_lv_ht

Path 77
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[4]:ALn
  Delay (ns):              1.128
  Slack (ns):             -1.923
  Arrival (ns):            9.293
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 78
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_18:ALn
  Delay (ns):              1.127
  Slack (ns):             -1.922
  Arrival (ns):            9.292
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_16:ALn
  Delay (ns):              1.128
  Slack (ns):             -1.922
  Arrival (ns):            9.293
  Required (ns):           7.371
  Operating Conditions: slow_lv_ht

Path 80
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[0]:ALn
  Delay (ns):              1.127
  Slack (ns):             -1.921
  Arrival (ns):            9.292
  Required (ns):           7.371
  Operating Conditions: slow_lv_ht

Path 81
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.906
  Arrival (ns):            9.269
  Required (ns):           7.363
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[0]:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.906
  Arrival (ns):            9.269
  Required (ns):           7.363
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[23]:ALn
  Delay (ns):              1.120
  Slack (ns):             -1.906
  Arrival (ns):            9.285
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[1]:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.899
  Arrival (ns):            9.269
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 85
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[1]:ALn
  Delay (ns):              1.104
  Slack (ns):             -1.899
  Arrival (ns):            9.269
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_3:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.898
  Arrival (ns):            9.268
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 87
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_25:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.898
  Arrival (ns):            9.268
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 88
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[8]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.898
  Arrival (ns):            9.268
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.898
  Arrival (ns):            9.268
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.898
  Arrival (ns):            9.268
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[3]:ALn
  Delay (ns):              1.103
  Slack (ns):             -1.898
  Arrival (ns):            9.268
  Required (ns):           7.370
  Operating Conditions: slow_lv_ht

Path 92
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[0]:ALn
  Delay (ns):              1.087
  Slack (ns):             -1.891
  Arrival (ns):            9.252
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 93
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_11:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.890
  Arrival (ns):            9.251
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[6]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.873
  Arrival (ns):            9.255
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[31]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.873
  Arrival (ns):            9.255
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 96
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[30]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.873
  Arrival (ns):            9.255
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 97
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[29]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.873
  Arrival (ns):            9.255
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 98
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[26]:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.873
  Arrival (ns):            9.255
  Required (ns):           7.382
  Operating Conditions: slow_lv_ht

Path 99
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[3]:ALn
  Delay (ns):              1.072
  Slack (ns):             -1.836
  Arrival (ns):            9.237
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

Path 100
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[2]:ALn
  Delay (ns):              1.072
  Slack (ns):             -1.836
  Arrival (ns):            9.237
  Required (ns):           7.401
  Operating Conditions: slow_lv_ht

