<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_xbar_0_synth_1" LaunchDir="C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_ds_0_synth_1" LaunchDir="C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_1_synth_1" LaunchDir="C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_VGA_0_0_synth_1" LaunchDir="C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_VGA_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_auto_ds_0_synth_1"/>
		<Parent Id="system_auto_pc_1_synth_1"/>
		<Parent Id="system_VGA_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_auto_ds_0_synth_1"/>
		<Parent Id="system_auto_pc_1_synth_1"/>
		<Parent Id="system_VGA_0_0_synth_1"/>
	</Run>
</Runs>

