HelpInfo,D:\Microsemi\Libero_SoC\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC\SynplifyPro\bin\assistant
Implementation;Synthesis||FX1171||@N: Found instance Q[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Shifter.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/182||shifter.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\Shifter.v'/linenumber/41
Implementation;Synthesis||FX1171||@N: Found instance Qout[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Shifter.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/183||shifter.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\Shifter.v'/linenumber/55
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist Shifter ||Shifter.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/184||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock Shifter|clk which controls 37 sequential elements including count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Shifter.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/210||shifter.v(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\Shifter.v'/linenumber/27
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Shifter.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/212||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_2 ||Shifter.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/308||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Shifter|clk with period 10.00ns. Please declare a user-defined clock on port clk.||Shifter.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Shifter.srr'/linenumber/357||null;null
Implementation;Place and Route;RootName:Shifter
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||Shifter_layout_log.log;liberoaction://open_report/file/Shifter_layout_log.log||(null);(null)
