C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00"   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synlog\report\registroU00_registroU00_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  topShiftRL00  -implementation  registroU00  -flow mapping  -multisrs  -oedif  "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.edi"   -freq 100.000   "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synwork\registroU00_registroU00_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\syntmp\registroU00_registroU00.plg"  -osyn  "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srm"  -prjdir  "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\"  -prjname  proj_1  -log  "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synlog\registroU00_registroU00_fpga_mapper.srr"  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00" -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synlog\report\registroU00_registroU00_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module topShiftRL00 -implementation registroU00 -flow mapping -multisrs -oedif "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.edi" -freq 100.000 "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synwork\registroU00_registroU00_prem.srd" -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\syntmp\registroU00_registroU00.plg" -osyn "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srm" -prjdir "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\" -prjname proj_1 -log "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synlog\registroU00_registroU00_fpga_mapper.srr" -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:7
file:..\registroU00_registroU00.edi|io:o|time:1616800499|size:90793|exec:0|csum:
file:..\synwork\registroU00_registroU00_prem.srd|io:i|time:1616800493|size:10614|exec:0|csum:CBEAF8252614C25D7ABE8DAA4F53DC4A
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603988454|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\syntmp\registroU00_registroU00.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\registroU00_registroU00.srm|io:o|time:1616800498|size:8060|exec:0|csum:
file:..\synlog\registroU00_registroU00_fpga_mapper.srr|io:o|time:1616800500|size:26887|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604354008|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
