{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@424:445@HdlStmIf", "  assign rx_gt_disperr = rx_gt_disperr_s[((PCORE_NUM_OF_RX_LANES* 4)-1):0];\n  assign rx_gt_notintable = rx_gt_notintable_s[((PCORE_NUM_OF_RX_LANES* 4)-1):0];\n  assign rx_gt_data = rx_gt_data_s[((PCORE_NUM_OF_RX_LANES*32)-1):0];\n\n  generate\n  if (PCORE_NUM_OF_LANES == PCORE_NUM_OF_RX_LANES) begin\n  assign rx_data_p_s = rx_data_p;\n  assign rx_data_n_s = rx_data_n;\n  assign rx_ip_data_s = rx_ip_data;\n  end else begin\n  assign rx_data_p_s[((PCORE_NUM_OF_LANES* 1)-1):(PCORE_NUM_OF_RX_LANES* 1)] = 'd0;\n  assign rx_data_n_s[((PCORE_NUM_OF_LANES* 1)-1):(PCORE_NUM_OF_RX_LANES* 1)] = 'd0;\n  assign rx_ip_data_s[((PCORE_NUM_OF_LANES*32)-1):(PCORE_NUM_OF_RX_LANES*32)] = 'd0;\n  assign rx_data_p_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0] = rx_data_p;\n  assign rx_data_n_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0] = rx_data_n;\n  assign rx_ip_data_s[((PCORE_NUM_OF_RX_LANES*32)-1):0] = rx_ip_data;\n  end\n  endgenerate\n\n  // asymmetric widths -- transmit\n\n  assign tx_data_p = tx_data_p_s[((PCORE_NUM_OF_TX_LANES* 1)-1):0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[429, "  if (PCORE_NUM_OF_LANES == PCORE_NUM_OF_RX_LANES) begin\n"], [430, "  assign rx_data_p_s = rx_data_p;\n"], [431, "  assign rx_data_n_s = rx_data_n;\n"], [432, "  assign rx_ip_data_s = rx_ip_data;\n"], [433, "  end else begin\n"], [434, "  assign rx_data_p_s[((PCORE_NUM_OF_LANES* 1)-1):(PCORE_NUM_OF_RX_LANES* 1)] = 'd0;\n"], [435, "  assign rx_data_n_s[((PCORE_NUM_OF_LANES* 1)-1):(PCORE_NUM_OF_RX_LANES* 1)] = 'd0;\n"], [436, "  assign rx_ip_data_s[((PCORE_NUM_OF_LANES*32)-1):(PCORE_NUM_OF_RX_LANES*32)] = 'd0;\n"], [437, "  assign rx_data_p_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0] = rx_data_p;\n"], [438, "  assign rx_data_n_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0] = rx_data_n;\n"], [439, "  assign rx_ip_data_s[((PCORE_NUM_OF_RX_LANES*32)-1):0] = rx_ip_data;\n"], [440, "  end\n"]], "Add": []}}