VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2022-10-03T08:58:15
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml assignment.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/assignment/build/assignment_dummy.sdc --fix_clusters assignment_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: assignment

# Loading Architecture Description
# Loading Architecture Description took 0.45 seconds (max_rss 27.4 MiB, delta_rss +23.9 MiB)
# Building complex block graph
# Building complex block graph took 0.12 seconds (max_rss 34.2 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 14 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 13
    .input    :       4
    .output   :       1
    BIDIR_CELL:       5
    C_FRAG    :       1
    GND       :       1
    VCC       :       1
  Nets  : 12
    Avg Fanout:     2.4
    Max Fanout:     8.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 41
  Timing Graph Edges: 52
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/assignment/build/assignment_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 34.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: assignment.net
Circuit placement file: assignment.place
Circuit routing file: assignment.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/assignment/build/assignment_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'assignment_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'assignment.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.008688 seconds).
# Load Packing took 0.01 seconds (max_rss 34.5 MiB, delta_rss +0.2 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #6 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #7 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 7
Netlist num_blocks: 8
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 5.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 11


Pb types usage...
  PB-LOGIC          : 1
   LOGIC            : 1
    FRAGS           : 1
     c_frag_modes   : 1
      SINGLE        : 1
       c_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 5
   BIDIR            : 5
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 1
     bidir          : 1
     outpad         : 1
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		5	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.16 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+unkown while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.60 seconds (max_rss 342.2 MiB, delta_rss +307.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.95 seconds (max_rss 389.9 MiB, delta_rss +355.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 41.15 seconds (max_rss 389.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 389.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 41.16 seconds (max_rss 389.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.32 seconds (max_rss 447.4 MiB, delta_rss +57.5 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading assignment_constraints.place.

Successfully read assignment_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 447.4 MiB, delta_rss +0.0 MiB)

There are 24 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 258

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.380155 td_cost: 8.91836e-08
Initial placement estimated Critical Path Delay (CPD): 40.0715 ns
Initial placement estimated setup Total Negative Slack (sTNS): -40.0715 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -40.0715 ns

Initial placement estimated setup slack histogram:
[   -4e-08:   -4e-08) 1 (100.0%) |**************************************************
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 15
Warning 12: Starting t: 4 of 8 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.6e+00   1.144       0.39 9.2649e-08  38.108      -38.1  -38.108   0.533  0.1332   38.0     1.00        15  0.200
   2    0.0 1.5e+00   0.815       0.43 7.9057e-08  45.820      -45.8  -45.820   0.333  0.0178   38.0     1.00        30  0.950
   3    0.0 1.4e+00   1.086       0.44 8.486e-08   40.031        -40  -40.031   0.733  0.1752   33.9     1.77        45  0.950
   4    0.0 1.3e+00   0.953       0.52 9.9635e-08  46.941      -46.9  -46.941   0.533  0.1082   38.0     1.00        60  0.950
   5    0.0 1.3e+00   0.849       0.44 1.0355e-07  51.941      -51.9  -51.941   0.667  0.0689   38.0     1.00        75  0.950
   6    0.0 1.2e+00   0.916       0.47 9.3034e-08  42.831      -42.8  -42.831   0.333  0.2392   38.0     1.00        90  0.950
   7    0.0 1.1e+00   0.929       0.54 1.2549e-07  51.313      -51.3  -51.313   0.667  0.0661   33.9     1.77       105  0.950
   8    0.0 1.1e+00   0.753       0.39 8.0427e-08  50.287      -50.3  -50.287   0.667  0.1499   38.0     1.00       120  0.950
   9    0.0 1.0e+00   0.949       0.49 1.1442e-07  45.518      -45.5  -45.518   0.733  0.0671   38.0     1.00       135  0.950
  10    0.0 9.8e-01   0.953       0.44 9.5011e-08  43.690      -43.7  -43.690   0.400  0.0601   38.0     1.00       150  0.950
  11    0.0 9.4e-01   0.842       0.37 6.8273e-08  38.085      -38.1  -38.085   0.333  0.0837   36.5     1.29       165  0.950
  12    0.0 8.9e-01   1.180       0.44 8.8843e-08  38.721      -38.7  -38.721   0.400  0.1996   32.6     2.02       180  0.950
  13    0.0 8.4e-01   0.881       0.49 1.1073e-07  45.937      -45.9  -45.937   0.733  0.0611   31.3     2.27       195  0.950
  14    0.0 8.0e-01   0.851       0.47 8.9569e-08  47.008        -47  -47.008   0.667  0.0712   38.0     1.00       210  0.950
  15    0.0 7.6e-01   1.013       0.47 9.6721e-08  41.781      -41.8  -41.781   0.533  0.0642   38.0     1.00       225  0.950
  16    0.0 7.2e-01   0.880       0.42 8.8712e-08  49.484      -49.5  -49.484   0.733  0.1485   38.0     1.00       240  0.950
  17    0.0 6.9e-01   0.903       0.42 8.1901e-08  45.722      -45.7  -45.722   0.733  0.1289   38.0     1.00       255  0.950
  18    0.0 6.5e-01   1.213       0.40 8.8654e-08  42.681      -42.7  -42.681   0.667  0.0503   38.0     1.00       270  0.950
  19    0.0 6.2e-01   1.272       0.48 1.0917e-07  40.636      -40.6  -40.636   0.733  0.1541   38.0     1.00       285  0.950
  20    0.0 5.9e-01   1.071       0.44 7.9284e-08  39.419      -39.4  -39.419   0.600  0.1296   38.0     1.00       300  0.950
  21    0.0 5.6e-01   0.968       0.41 6.2814e-08  41.215      -41.2  -41.215   0.467  0.0644   38.0     1.00       315  0.950
  22    0.0 5.3e-01   1.134       0.43 8.5554e-08  40.557      -40.6  -40.557   0.733  0.1221   38.0     1.00       330  0.950
  23    0.0 5.1e-01   1.325       0.41 9.5322e-08  43.278      -43.3  -43.278   0.333  0.1781   38.0     1.00       345  0.950
  24    0.0 4.8e-01   1.079       0.46 9.3806e-08  48.557      -48.6  -48.557   0.600  0.1297   33.9     1.77       360  0.950
  25    0.0 4.6e-01   0.785       0.41 9.1214e-08  48.243      -48.2  -48.243   0.667  0.0592   38.0     1.00       375  0.950
  26    0.0 4.3e-01   1.038       0.41 9.9207e-08  40.431      -40.4  -40.431   0.733  0.0509   38.0     1.00       390  0.950
  27    0.0 4.1e-01   0.994       0.40 9.7945e-08  40.605      -40.6  -40.605   0.600  0.1084   38.0     1.00       405  0.950
  28    0.0 3.9e-01   1.029       0.38 9.1543e-08  39.386      -39.4  -39.386   0.467  0.0818   38.0     1.00       420  0.950
  29    0.0 3.7e-01   1.039       0.45 9.7054e-08  41.291      -41.3  -41.291   0.400  0.0646   38.0     1.00       435  0.950
  30    0.0 3.5e-01   1.226       0.45 9.8576e-08  39.970        -40  -39.970   0.667  0.0646   36.5     1.29       450  0.950
  31    0.0 3.4e-01   0.919       0.44 9.9755e-08  41.324      -41.3  -41.324   0.533  0.1013   38.0     1.00       465  0.950
  32    0.0 3.2e-01   0.840       0.42 8.1588e-08  43.812      -43.8  -43.812   0.667  0.0731   38.0     1.00       480  0.950
  33    0.0 3.0e-01   0.978       0.41 8.4121e-08  39.795      -39.8  -39.795   0.733  0.0621   38.0     1.00       495  0.950
  34    0.0 2.9e-01   1.170       0.42 8.5861e-08  39.193      -39.2  -39.193   0.333  0.1044   38.0     1.00       510  0.950
  35    0.0 2.7e-01   0.981       0.45 9.094e-08   40.453      -40.5  -40.453   0.733  0.0751   33.9     1.77       525  0.950
  36    0.0 2.6e-01   0.993       0.47 9.3329e-08  43.919      -43.9  -43.919   0.667  0.1187   38.0     1.00       540  0.950
  37    0.0 2.5e-01   0.969       0.50 8.3603e-08  40.780      -40.8  -40.780   0.467  0.1254   38.0     1.00       555  0.950
  38    0.0 2.3e-01   0.995       0.39 5.9524e-08  33.205      -33.2  -33.205   0.333  0.1052   38.0     1.00       570  0.950
  39    0.0 2.2e-01   1.144       0.40 6.906e-08   32.904      -32.9  -32.904   0.400  0.0950   33.9     1.77       585  0.950
  40    0.0 2.1e-01   1.295       0.44 8.6376e-08  37.674      -37.7  -37.674   0.333  0.2946   32.6     2.02       600  0.950
  41    0.0 2.0e-01   0.906       0.46 8.3234e-08  51.798      -51.8  -51.798   0.733  0.1954   29.1     2.68       615  0.950
  42    0.0 1.9e-01   1.080       0.40 9.53e-08    38.701      -38.7  -38.701   0.267  0.2060   37.7     1.07       630  0.950
  43    0.0 1.8e-01   1.022       0.38 5.244e-08   40.730      -40.7  -40.730   0.333  0.0338   31.1     2.30       645  0.950
  44    0.0 1.7e-01   0.916       0.33 5.2559e-08  38.925      -38.9  -38.925   0.200  0.0687   27.8     2.93       660  0.950
  45    0.0 1.6e-01   1.191       0.42 8.655e-08   35.844      -35.8  -35.844   0.400  0.1802   21.1     4.19       675  0.950
  46    0.0 1.6e-01   0.857       0.43 8.6602e-08  44.822      -44.8  -44.822   0.600  0.1134   20.3     4.35       690  0.950
  47    0.0 1.5e-01   1.064       0.41 4.9802e-08  38.435      -38.4  -38.435   0.400  0.0993   23.5     3.74       705  0.950
  48    0.0 1.4e-01   0.865       0.35 6.8858e-08  39.543      -39.5  -39.543   0.333  0.0736   22.6     3.92       720  0.950
  49    0.0 1.3e-01   1.077       0.35 6.8099e-08  37.250      -37.2  -37.250   0.400  0.0788   20.2     4.37       735  0.950
  50    0.0 1.3e-01   1.071       0.42 6.0323e-08  39.032        -39  -39.032   0.467  0.0693   19.4     4.52       750  0.950
  51    0.0 1.2e-01   0.937       0.44 6.7335e-08  40.547      -40.5  -40.547   0.267  0.0388   19.9     4.43       765  0.950
  52    0.0 1.1e-01   0.936       0.39 4.8393e-08  41.209      -41.2  -41.209   0.533  0.0426   16.4     5.08       780  0.950
  53    0.0 1.1e-01   1.073       0.40 5.0256e-08  38.144      -38.1  -38.144   0.333  0.0824   18.0     4.79       795  0.950
  54    0.0 1.0e-01   0.827       0.40 6.1102e-08  40.337      -40.3  -40.337   0.467  0.0374   16.1     5.15       810  0.950
  55    0.0 9.8e-02   1.037       0.42 7.4454e-08  37.968        -38  -37.968   0.667  0.0921   16.5     5.07       825  0.950
  56    0.0 9.3e-02   0.961       0.34 6.3747e-08  38.883      -38.9  -38.883   0.267  0.0786   20.2     4.36       840  0.950
  57    0.0 8.8e-02   1.062       0.33 7.6642e-08  36.568      -36.6  -36.568   0.333  0.0486   16.7     5.03       855  0.950
  58    0.0 8.4e-02   0.995       0.33 5.9695e-08  41.560      -41.6  -41.560   0.467  0.0702   14.9     5.36       870  0.950
  59    0.0 8.0e-02   0.827       0.30 6.1195e-08  41.621      -41.6  -41.621   0.133  0.0000   15.3     5.29       885  0.950
  60    0.0 7.6e-02   1.011       0.31 4.9714e-08  41.054      -41.1  -41.054   0.333  0.0202   10.6     6.18       900  0.950
  61    0.0 7.2e-02   1.062       0.33 4.5168e-08  43.975        -44  -43.975   0.400  0.0508    9.5     6.39       915  0.950
  62    0.0 6.8e-02   0.991       0.34 5.1418e-08  42.007        -42  -42.007   0.267  0.0344    9.1     6.46       930  0.950
  63    0.0 6.5e-02   0.979       0.33 6.4005e-08  37.430      -37.4  -37.430   0.333  0.0244    7.5     6.76       945  0.950
  64    0.0 6.2e-02   1.043       0.35 5.4924e-08  39.426      -39.4  -39.426   0.533  0.0334    6.7     6.92       960  0.950
  65    0.0 5.9e-02   0.993       0.36 7.0564e-08  38.129      -38.1  -38.129   0.267  0.0177    7.4     6.80       975  0.950
  66    0.0 5.6e-02   0.961       0.35 6.5836e-08  37.795      -37.8  -37.795   0.200  0.0147    6.1     7.04       990  0.950
  67    0.0 5.3e-02   1.049       0.37 6.1309e-08  39.179      -39.2  -39.179   0.400  0.0177    4.6     7.31      1005  0.950
  68    0.0 5.0e-02   1.022       0.39 5.7792e-08  42.067      -42.1  -42.067   0.267  0.0105    4.4     7.35      1020  0.950
  69    0.0 4.8e-02   0.942       0.37 5.7187e-08  42.067      -42.1  -42.067   0.600  0.0424    3.7     7.49      1035  0.950
  70    0.0 4.5e-02   1.080       0.40 6.478e-08   42.067      -42.1  -42.067   0.467  0.0223    4.3     7.38      1050  0.950
  71    0.0 4.3e-02   0.959       0.41 4.7904e-08  49.155      -49.2  -49.155   0.200  0.0153    4.4     7.36      1065  0.950
  72    0.0 4.1e-02   0.999       0.41 5.023e-08   45.856      -45.9  -45.856   0.267  0.0405    3.3     7.56      1080  0.950
  73    0.0 3.9e-02   1.026       0.40 4.8764e-08  47.232      -47.2  -47.232   0.333  0.0172    2.7     7.67      1095  0.950
  74    0.0 3.7e-02   1.041       0.42 5.3673e-08  46.639      -46.6  -46.639   0.400  0.0095    2.5     7.72      1110  0.950
  75    0.0 3.5e-02   0.966       0.41 4.6247e-08  48.146      -48.1  -48.146   0.333  0.0255    2.4     7.74      1125  0.950
  76    0.0 3.3e-02   1.034       0.41 5.4766e-08  43.931      -43.9  -43.931   0.200  0.0020    2.1     7.79      1140  0.950
  77    0.0 3.2e-02   1.011       0.42 5.5681e-08  43.931      -43.9  -43.931   0.467  0.0444    1.6     7.89      1155  0.950
  78    0.0 3.0e-02   1.004       0.39 4.9822e-08  42.975        -43  -42.975   0.133  0.0121    1.6     7.88      1170  0.950
  79    0.0 2.9e-02   1.022       0.40 4.9113e-08  44.535      -44.5  -44.535   0.333  0.0216    1.1     7.97      1185  0.950
  80    0.0 2.7e-02   1.005       0.40 4.476e-08   44.396      -44.4  -44.396   0.133  0.0070    1.0     8.00      1200  0.950
  81    0.0 2.6e-02   1.027       0.41 4.5509e-08  44.396      -44.4  -44.396   0.267  0.0159    1.0     8.00      1215  0.950
  82    0.0 2.5e-02   1.006       0.41 5.4073e-08  43.026        -43  -43.026   0.200  0.0044    1.0     8.00      1230  0.950
  83    0.0 2.3e-02   1.054       0.42 4.9621e-08  44.396      -44.4  -44.396   0.267  0.0325    1.0     8.00      1245  0.950
  84    0.0 2.2e-02   0.977       0.44 6.0371e-08  45.243      -45.2  -45.243   0.267  0.0171    1.0     8.00      1260  0.950
  85    0.0 2.1e-02   0.980       0.44 6.0577e-08  44.597      -44.6  -44.597   0.333  0.0289    1.0     8.00      1275  0.950
  86    0.0 2.0e-02   1.002       0.44 6.1603e-08  41.558      -41.6  -41.558   0.267  0.0059    1.0     8.00      1290  0.950
  87    0.0 1.9e-02   0.986       0.42 6.0298e-08  41.558      -41.6  -41.558   0.533  0.0223    1.0     8.00      1305  0.950
  88    0.0 1.8e-02   1.013       0.41 6.4846e-08  40.142      -40.1  -40.142   0.333  0.0068    1.1     7.98      1320  0.950
  89    0.0 1.7e-02   1.016       0.41 7.2252e-08  40.142      -40.1  -40.142   0.200  0.0068    1.0     8.00      1335  0.950
  90    0.0 1.6e-02   1.018       0.43 7.5387e-08  40.142      -40.1  -40.142   0.267  0.0236    1.0     8.00      1350  0.950
  91    0.0 1.5e-02   0.990       0.43 7.2503e-08  40.450      -40.4  -40.450   0.467  0.0135    1.0     8.00      1365  0.950
  92    0.0 1.5e-02   1.013       0.43 7.2648e-08  40.781      -40.8  -40.781   0.267  0.0074    1.0     7.99      1380  0.950
  93    0.0 1.4e-02   1.000       0.43 7.7207e-08  40.142      -40.1  -40.142   0.267  0.0080    1.0     8.00      1395  0.950
  94    0.0 1.3e-02   1.003       0.43 7.6861e-08  40.142      -40.1  -40.142   0.400  0.0089    1.0     8.00      1410  0.950
  95    0.0 1.3e-02   0.990       0.41 6.692e-08   40.958        -41  -40.958   0.333  0.0102    1.0     8.00      1425  0.950
  96    0.0 1.2e-02   0.994       0.42 6.9828e-08  40.142      -40.1  -40.142   0.400  0.0137    1.0     8.00      1440  0.950
  97    0.0 1.1e-02   1.002       0.41 6.0961e-08  41.558      -41.6  -41.558   0.200  0.0069    1.0     8.00      1455  0.950
  98    0.0 1.1e-02   1.000       0.41 6.0274e-08  41.558      -41.6  -41.558   0.333  0.0125    1.0     8.00      1470  0.950
  99    0.0 1.0e-02   0.992       0.41 7.0072e-08  40.142      -40.1  -40.142   0.400  0.0120    1.0     8.00      1485  0.950
 100    0.0 9.7e-03   0.977       0.39 4.6173e-08  47.266      -47.3  -47.266   0.200  0.0162    1.0     8.00      1500  0.950
 101    0.0 9.3e-03   0.958       0.38 4.8542e-08  44.632      -44.6  -44.632   0.267  0.0014    1.0     8.00      1515  0.950
 102    0.0 8.8e-03   1.010       0.37 5.8327e-08  42.178      -42.2  -42.178   0.067  0.0000    1.0     8.00      1530  0.950
 103    0.0 7.0e-03   0.974       0.38 4.7993e-08  43.720      -43.7  -43.720   0.267  0.0069    1.0     8.00      1545  0.800
 104    0.0 6.7e-03   0.995       0.37 5.0534e-08  42.178      -42.2  -42.178   0.200  0.0030    1.0     8.00      1560  0.950
 105    0.0 6.3e-03   0.975       0.36 5.278e-08   42.178      -42.2  -42.178   0.200  0.0132    1.0     8.00      1575  0.950
 106    0.0 6.0e-03   0.979       0.35 4.2153e-08  43.086      -43.1  -43.086   0.133  0.0219    1.0     8.00      1590  0.950
 107    0.0 4.8e-03   1.000       0.34 4.0326e-08  43.086      -43.1  -43.086   0.000  0.0000    1.0     8.00      1605  0.800
 108    0.0 3.9e-03   1.003       0.35 4.0241e-08  43.086      -43.1  -43.086   0.067  0.0000    1.0     8.00      1620  0.800
 109    0.0 3.1e-03   1.000       0.35 4.016e-08   43.086      -43.1  -43.086   0.000  0.0000    1.0     8.00      1635  0.800
 110    0.0 2.5e-03   1.000       0.35 4.016e-08   43.086      -43.1  -43.086   0.000  0.0000    1.0     8.00      1650  0.800
 111    0.0 2.0e-03   0.990       0.34 4.0612e-08  43.086      -43.1  -43.086   0.067  0.0000    1.0     8.00      1665  0.800
 112    0.0 1.6e-03   0.981       0.34 3.9655e-08  43.086      -43.1  -43.086   0.067  0.0000    1.0     8.00      1680  0.800
 113    0.0 1.3e-03   1.000       0.34 3.9026e-08  43.086      -43.1  -43.086   0.000  0.0000    1.0     8.00      1695  0.800
 114    0.0 1.0e-03   0.996       0.33 3.9104e-08  43.086      -43.1  -43.086   0.067  0.0000    1.0     8.00      1710  0.800
 115    0.0 8.1e-04   1.000       0.33 3.9192e-08  43.086      -43.1  -43.086   0.000  0.0000    1.0     8.00      1725  0.800
 116    0.0 0.0e+00   1.000       0.33 3.9192e-08  43.086      -43.1  -43.086   0.000  0.0000    1.0     8.00      1740  0.800
## Placement Quench took 0.00 seconds (max_rss 447.4 MiB)

BB estimate of min-dist (placement) wire length: 229

Completed placement consistency check successfully.

Swaps called: 1748

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 43.0863 ns, Fmax: 23.2093 MHz
Placement estimated setup Worst Negative Slack (sWNS): -43.0863 ns
Placement estimated setup Total Negative Slack (sTNS): -43.0863 ns

Placement estimated setup slack histogram:
[ -4.3e-08: -4.3e-08) 1 (100.0%) |**************************************************
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.332688, td_cost: 3.91915e-08, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 5
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 116
Placement total # of swap attempts: 1748
	Swaps accepted:  674 (38.6 %)
	Swaps rejected:  418 (23.9 %)
	Swaps aborted :  656 (37.5 %)
Placement Quench timing analysis took 1.5e-05 seconds (1.0052e-05 STA, 4.948e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00202757 seconds (0.00134157 STA, 0.000685998 slack) (118 full updates: 118 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 118 in 0.000159533 sec
Full Max Req/Worst Slack updates 51 in 6.1923e-05 sec
Incr Max Req/Worst Slack updates 67 in 6.1925e-05 sec
Incr Criticality updates 21 in 3.5519e-05 sec
Full Criticality updates 97 in 0.000158591 sec
# Placement took 1.34 seconds (max_rss 447.4 MiB, delta_rss +57.5 MiB)

Flow timing analysis took 0.00202757 seconds (0.00134157 STA, 0.000685998 slack) (118 full updates: 118 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 45.06 seconds (max_rss 447.4 MiB)
