

================================================================
== Vitis HLS Report for 'Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Sun Nov 16 15:35:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Direct_FIR_DSP
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.440 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      397|      397|  3.970 us|  3.970 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |      395|      395|         5|          1|          1|   392|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|     115|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     1|     115|     136|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_14s_32s_32_4_1_U1  |mac_muladd_16s_14s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_FIR_U  |Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R  |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                           |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_96_p2   |         +|   0|  0|  16|           9|           1|
    |sub_ln30_fu_107_p2  |         -|   0|  0|  16|           8|           9|
    |icmp_ln29_fu_90_p2  |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  50|          27|          20|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |FIR_accu32_fu_36               |   9|          2|   32|         64|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_sig_allocacmp_FIR_accu32_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_2           |   9|          2|    9|         18|
    |i_fu_40                        |   9|          2|    9|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|   84|        168|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |FIR_accu32_fu_36                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_40                           |   9|   0|    9|          0|
    |icmp_ln29_reg_166                 |   1|   0|    1|          0|
    |icmp_ln29_reg_166                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 115|  32|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1|  return value|
|FIR_accu32_out         |  out|   31|      ap_vld|                           FIR_accu32_out|       pointer|
|FIR_accu32_out_ap_vld  |  out|    1|      ap_vld|                           FIR_accu32_out|       pointer|
|H_filter_FIR_address0  |  out|    9|   ap_memory|                             H_filter_FIR|         array|
|H_filter_FIR_ce0       |  out|    1|   ap_memory|                             H_filter_FIR|         array|
|H_filter_FIR_q0        |   in|   16|   ap_memory|                             H_filter_FIR|         array|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:23->FIR_HLS.cpp:13]   --->   Operation 8 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln22 = store i9 0, i9 %i" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 10 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:23->FIR_HLS.cpp:13]   --->   Operation 11 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln29 = icmp_eq  i9 %i_2, i9 392" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln29 = add i9 %i_2, i9 1" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 15 'add' 'add_ln29' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.i.split, void %for.inc24.i.preheader.exitStub" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 16 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %i_2" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 17 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%sub_ln30 = sub i9 391, i9 %i_2" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 18 'sub' 'sub_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %sub_ln30" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 19 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln30" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 20 'getelementptr' 'H_filter_FIR_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 21 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_FIR_addr = getelementptr i14 %b_FIR, i64 0, i64 %zext_ln29" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 22 'getelementptr' 'b_FIR_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 23 'load' 'b_FIR_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln22 = store i9 %add_ln29, i9 %i" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 24 'store' 'store_ln22' <Predicate = (!icmp_ln29)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 25 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 25 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %H_filter_FIR_load" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 26 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:1.23ns O:1.23ns )   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 27 'load' 'b_FIR_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i14 %b_FIR_load" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 28 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%mul_ln30 = mul i30 %sext_ln30_1, i30 %sext_ln30" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 29 'mul' 'mul_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 30 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%mul_ln30 = mul i30 %sext_ln30_1, i30 %sext_ln30" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 30 'mul' 'mul_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%FIR_accu32_2 = load i32 %FIR_accu32" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 31 'load' 'FIR_accu32_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %FIR_accu32_2" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 32 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%mul_ln30 = mul i30 %sext_ln30_1, i30 %sext_ln30" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 33 'mul' 'mul_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%sext_ln30_2 = sext i30 %mul_ln30" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 34 'sext' 'sext_ln30_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_3 = add i32 %sext_ln30_2, i32 %FIR_accu32_2" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 35 'add' 'FIR_accu32_3' <Predicate = (!icmp_ln29)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %FIR_accu32_out, i31 %trunc_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 42 'write' 'write_ln29' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 36 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 392, i64 392, i64 392" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 38 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_3 = add i32 %sext_ln30_2, i32 %FIR_accu32_2" [FIR_HLS.cpp:30->FIR_HLS.cpp:13]   --->   Operation 39 'add' 'FIR_accu32_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %FIR_accu32_3, i32 %FIR_accu32" [FIR_HLS.cpp:23->FIR_HLS.cpp:13]   --->   Operation 40 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 41 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_accu32_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ H_filter_FIR]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_FIR]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_accu32             (alloca           ) [ 011111]
i                      (alloca           ) [ 010000]
store_ln22             (store            ) [ 000000]
store_ln23             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_2                    (load             ) [ 000000]
icmp_ln29              (icmp             ) [ 011110]
add_ln29               (add              ) [ 000000]
br_ln29                (br               ) [ 000000]
zext_ln29              (zext             ) [ 000000]
sub_ln30               (sub              ) [ 000000]
zext_ln30              (zext             ) [ 000000]
H_filter_FIR_addr      (getelementptr    ) [ 011000]
b_FIR_addr             (getelementptr    ) [ 011000]
store_ln22             (store            ) [ 000000]
H_filter_FIR_load      (load             ) [ 000000]
sext_ln30              (sext             ) [ 010110]
b_FIR_load             (load             ) [ 000000]
sext_ln30_1            (sext             ) [ 010110]
FIR_accu32_2           (load             ) [ 010001]
trunc_ln29             (trunc            ) [ 000000]
mul_ln30               (mul              ) [ 000000]
sext_ln30_2            (sext             ) [ 010001]
specpipeline_ln22      (specpipeline     ) [ 000000]
speclooptripcount_ln22 (speclooptripcount) [ 000000]
specloopname_ln29      (specloopname     ) [ 000000]
FIR_accu32_3           (add              ) [ 000000]
store_ln23             (store            ) [ 000000]
br_ln29                (br               ) [ 000000]
write_ln29             (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_accu32_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_accu32_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_filter_FIR">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="FIR_accu32_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln29_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="31" slack="0"/>
<pin id="47" dir="0" index="2" bw="31" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="H_filter_FIR_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="16" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="9" slack="0"/>
<pin id="55" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_FIR_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_FIR_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_FIR_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln22_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="9" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln23_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_2_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln29_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln29_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln29_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sub_ln30_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="9" slack="0"/>
<pin id="110" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln30_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln22_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln30_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln30_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="FIR_accu32_2_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="3"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_2/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln29_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln23_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="4"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="143" class="1007" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30/2 sext_ln30_2/4 FIR_accu32_3/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="FIR_accu32_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="FIR_accu32 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln29_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="170" class="1005" name="H_filter_FIR_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="1"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_addr "/>
</bind>
</comp>

<comp id="175" class="1005" name="b_FIR_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="1"/>
<pin id="177" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_FIR_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="sext_ln30_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="1"/>
<pin id="182" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="185" class="1005" name="sext_ln30_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="30" slack="1"/>
<pin id="187" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="FIR_accu32_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_accu32_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="87" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="122"><net_src comp="96" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="58" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="71" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="148"><net_src comp="127" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="123" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="131" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="155"><net_src comp="36" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="162"><net_src comp="40" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="51" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="178"><net_src comp="64" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="183"><net_src comp="123" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="188"><net_src comp="127" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="193"><net_src comp="131" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="143" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_accu32_out | {4 }
	Port: H_filter_FIR | {}
	Port: b_FIR | {}
 - Input state : 
	Port: Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1 : H_filter_FIR | {1 2 }
	Port: Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1 : b_FIR | {1 2 }
  - Chain level:
	State 1
		store_ln22 : 1
		store_ln23 : 1
		i_2 : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		zext_ln29 : 2
		sub_ln30 : 2
		zext_ln30 : 3
		H_filter_FIR_addr : 4
		H_filter_FIR_load : 5
		b_FIR_addr : 3
		b_FIR_load : 4
		store_ln22 : 3
	State 2
		sext_ln30 : 1
		sext_ln30_1 : 1
		mul_ln30 : 2
	State 3
	State 4
		trunc_ln29 : 1
		sext_ln30_2 : 1
		FIR_accu32_3 : 2
		write_ln29 : 2
	State 5
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln29_fu_90    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln29_fu_96     |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln30_fu_107    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_143       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln29_write_fu_44 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln29_fu_102    |    0    |    0    |    0    |
|          |    zext_ln30_fu_113    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln30_fu_123    |    0    |    0    |    0    |
|          |   sext_ln30_1_fu_127   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln29_fu_134   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    48   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   FIR_accu32_2_reg_190  |   32   |
|    FIR_accu32_reg_152   |   32   |
|H_filter_FIR_addr_reg_170|    9   |
|    b_FIR_addr_reg_175   |    9   |
|        i_reg_159        |    9   |
|    icmp_ln29_reg_166    |    1   |
|   sext_ln30_1_reg_185   |   30   |
|    sext_ln30_reg_180    |   30   |
+-------------------------+--------+
|          Total          |   152  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_71 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|    grp_fu_143    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_143    |  p1  |   3  |  14  |   42   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   110  ||  1.757  ||    0    ||    41   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   41   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   152  |   89   |
+-----------+--------+--------+--------+--------+
