$date
  Fri Jan 21 14:50:20 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux2_tb $end
$var reg 8 ! d0[7:0] $end
$var reg 8 " d1[7:0] $end
$var reg 8 # y[7:0] $end
$var reg 1 $ s $end
$scope module uut $end
$var reg 8 % d0[7:0] $end
$var reg 8 & d1[7:0] $end
$var reg 1 ' s $end
$var reg 8 ( y[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10000000 !
b00000001 "
b00000001 #
1$
b10000000 %
b00000001 &
1'
b00000001 (
#10000000
b10001000 !
b00100001 "
b10001000 #
0$
b10001000 %
b00100001 &
0'
b10001000 (
#20000000
