var searchData=
[
  ['abfsr_0',['ABFSR',['../group___c_m_s_i_s__core___debug_functions.html#gaa104b9e01b129abe3de43c439916f655',1,'SCB_Type']]],
  ['abr_1',['ABR',['../struct_q_u_a_d_s_p_i___type_def.html#a53d4126533b52183ef8105af2e526bd0',1,'QUADSPI_TypeDef']]],
  ['access_20functions_2',['CMSIS Core Register Access Functions',['../group___c_m_s_i_s___core___reg_acc_functions.html',1,'']]],
  ['acpr_3',['ACPR',['../group___c_m_s_i_s__core___debug_functions.html#ga49a770cf0b7ec970f919f8ac22634fff',1,'TPI_Type']]],
  ['acr_4',['ACR',['../struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea',1,'FLASH_TypeDef']]],
  ['activation_5',['HSE Bypass activation',['../group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s.html',1,'']]],
  ['active_20level_20inversion_6',['Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['actlr_7',['ACTLR',['../group___c_m_s_i_s__core___debug_functions.html#gafabed911b9f91f9df848999e1b5d6504',1,'SCnSCB_Type']]],
  ['adc_8',['ADC',['../group___a_d_c.html',1,'']]],
  ['adc_20aliased_20defines_20maintained_20for_20legacy_20purpose_9',['HAL ADC Aliased Defines maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'']]],
  ['adc_20aliased_20macros_20maintained_20for_20legacy_20purpose_10',['HAL ADC Aliased Macros maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___macros.html',1,'']]],
  ['adc_20analog_20watchdog_20awd_20mode_11',['ADC analog watchdog (AWD) mode',['../group___a_d_c__analog__watchdog__mode.html',1,'']]],
  ['adc_20analog_20watchdog_20awd_20number_12',['Analog watchdog - ADC analog watchdog (AWD) number',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html',1,'']]],
  ['adc_20clock_20source_13',['ADC Clock Source',['../group___r_c_c_ex___a_d_c___clock___source.html',1,'']]],
  ['adc_20common_20clock_20source_14',['ADC common - Clock source',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html',1,'']]],
  ['adc_20conversion_20data_20alignment_15',['ADC conversion data alignment',['../group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n.html',1,'']]],
  ['adc_20error_20code_16',['ADC Error Code',['../group___a_d_c___error___code.html',1,'']]],
  ['adc_20event_20type_17',['ADC Event type',['../group___a_d_c___event__type.html',1,'']]],
  ['adc_20exported_20constants_18',['ADC Exported Constants',['../group___a_d_c___exported___constants.html',1,'']]],
  ['adc_20exported_20macros_19',['ADC Exported Macros',['../group___a_d_c___exported___macros.html',1,'']]],
  ['adc_20exported_20types_20',['ADC Exported Types',['../group___a_d_c___exported___types.html',1,'']]],
  ['adc_20extended_20exported_20constants_21',['ADC Extended Exported Constants',['../group___a_d_c_ex___exported___constants.html',1,'']]],
  ['adc_20extended_20exported_20types_22',['ADC Extended Exported Types',['../group___a_d_c_ex___exported___types.html',1,'']]],
  ['adc_20extended_20private_20macros_23',['ADC Extended Private Macros',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html',1,'']]],
  ['adc_20flags_20definition_24',['ADC flags definition',['../group___a_d_c__flags__definition.html',1,'']]],
  ['adc_20group_20injected_20sequencer_20ranks_25',['ADC group injected - Sequencer ranks',['../group___a_d_c___i_n_j___s_e_q___r_a_n_k_s.html',1,'']]],
  ['adc_20group_20injected_20trigger_20edge_20when_20external_20trigger_20is_20selected_26',['ADC group injected trigger edge (when external trigger is selected)',['../group___a_d_c__injected__external__trigger__edge.html',1,'']]],
  ['adc_20group_20injected_20trigger_20source_27',['ADC group injected trigger source',['../group___a_d_c__injected__external__trigger__source.html',1,'']]],
  ['adc_20group_20regular_28',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['adc_20group_20regular_20overrun_20behavior_20on_20conversion_20data_29',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['adc_20group_20regular_20sequencer_20ranks_30',['ADC group regular - Sequencer ranks',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html',1,'']]],
  ['adc_20group_20regular_20trigger_20edge_20when_20external_20trigger_20is_20selected_31',['ADC group regular trigger edge (when external trigger is selected)',['../group___a_d_c__regular__external__trigger__edge.html',1,'']]],
  ['adc_20group_20regular_20trigger_20source_32',['ADC group regular trigger source',['../group___a_d_c__regular__external__trigger__source.html',1,'']]],
  ['adc_20handle_20it_20and_20flags_33',['HAL ADC macro to manage HAL ADC handle, IT and flags.',['../group___a_d_c___h_a_l___e_m___h_a_n_d_l_e___i_t___f_l_a_g.html',1,'']]],
  ['adc_20helper_20macro_34',['HAL ADC helper macro',['../group___a_d_c___h_a_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html',1,'']]],
  ['adc_20instance_20channel_20number_35',['ADC instance - Channel number',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html',1,'']]],
  ['adc_20instance_20groups_36',['ADC instance - Groups',['../group___a_d_c___h_a_l___e_c___g_r_o_u_p_s.html',1,'']]],
  ['adc_20instance_20offset_20number_37',['ADC instance - Offset number',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html',1,'']]],
  ['adc_20instance_20resolution_38',['ADC instance - Resolution',['../group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n.html',1,'']]],
  ['adc_20interrupts_20definition_39',['ADC interrupts definition',['../group___a_d_c__interrupts__definition.html',1,'']]],
  ['adc_20macro_20to_20manage_20hal_20adc_20handle_20it_20and_20flags_40',['HAL ADC macro to manage HAL ADC handle, IT and flags.',['../group___a_d_c___h_a_l___e_m___h_a_n_d_l_e___i_t___f_l_a_g.html',1,'']]],
  ['adc_20private_20constants_41',['ADC Private Constants',['../group___a_d_c___private___constants.html',1,'']]],
  ['adc_20private_20functions_42',['ADC Private Functions',['../group___a_d_c___private___functions.html',1,'']]],
  ['adc_20private_20macros_43',['ADC Private Macros',['../group___a_d_c___private___macros.html',1,'']]],
  ['adc_20sequencer_20end_20of_20unitary_20conversion_20or_20sequence_20conversions_44',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['adc_20sequencer_20scan_20mode_45',['ADC sequencer scan mode',['../group___a_d_c___scan__mode.html',1,'']]],
  ['adc_20states_46',['ADC States',['../group___a_d_c___states.html',1,'']]],
  ['adc1_47',['ADC1',['../group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a',1,'stm32l471xx.h']]],
  ['adc123_5fcommon_48',['ADC123_COMMON',['../group___peripheral__declaration.html#ga813de18391e45c0854aafd470c2d547f',1,'stm32l471xx.h']]],
  ['adc123_5fcommon_5fbase_49',['ADC123_COMMON_BASE',['../group___peripheral__memory__map.html#ga58b9980508ab28022e3be7edc4eda72e',1,'stm32l471xx.h']]],
  ['adc1_5f2_5firqn_50',['ADC1_2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a',1,'stm32l471xx.h']]],
  ['adc1_5fbase_51',['ADC1_BASE',['../group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91',1,'stm32l471xx.h']]],
  ['adc1_5firqhandler_52',['ADC1_IRQHandler',['../group__stm32l471xx.html#gacfad9f182b248bceb2ebedd9ae366546',1,'stm32l471xx.h']]],
  ['adc1_5firqn_53',['ADC1_IRQn',['../group__stm32l471xx.html#gaa7d642ec0ffe7089d01841fe5992321c',1,'stm32l471xx.h']]],
  ['adc2_54',['ADC2',['../group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e',1,'stm32l471xx.h']]],
  ['adc2_5fbase_55',['ADC2_BASE',['../group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6',1,'stm32l471xx.h']]],
  ['adc3_56',['ADC3',['../group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74',1,'stm32l471xx.h']]],
  ['adc3_5fbase_57',['ADC3_BASE',['../group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82',1,'stm32l471xx.h']]],
  ['adc3_5firqn_58',['ADC3_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16',1,'stm32l471xx.h']]],
  ['adc_5fanalogwatchdog_5f1_59',['ADC_ANALOGWATCHDOG_1',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html#gabaeee5ea3af70e86c71414b4a00dda35',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5f2_60',['ADC_ANALOGWATCHDOG_2',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html#gaa4b9d5474c711b6a14d550e16fa1613f',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5f3_61',['ADC_ANALOGWATCHDOG_3',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html#gaf382380a06c26a56a59a79ec81998691',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fall_5finjec_62',['ADC_ANALOGWATCHDOG_ALL_INJEC',['../group___a_d_c__analog__watchdog__mode.html#gacf2ee0d67e728fd6258270b239823713',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fall_5freg_63',['ADC_ANALOGWATCHDOG_ALL_REG',['../group___a_d_c__analog__watchdog__mode.html#gad9d25140644089dd34084cb4dfa7ebd8',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fall_5freginjec_64',['ADC_ANALOGWATCHDOG_ALL_REGINJEC',['../group___a_d_c__analog__watchdog__mode.html#ga8ab72f0e7dfee943acb5cccacff7e4a0',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fnone_65',['ADC_ANALOGWATCHDOG_NONE',['../group___a_d_c__analog__watchdog__mode.html#gad173f9dd01d4585c9b7c8c324de399c0',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fsingle_5finjec_66',['ADC_ANALOGWATCHDOG_SINGLE_INJEC',['../group___a_d_c__analog__watchdog__mode.html#ga47d8850a833f799ceb433491a3d6659c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fsingle_5freg_67',['ADC_ANALOGWATCHDOG_SINGLE_REG',['../group___a_d_c__analog__watchdog__mode.html#gad4cf176e721fd2382fbc7937e352db67',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwatchdog_5fsingle_5freginjec_68',['ADC_ANALOGWATCHDOG_SINGLE_REGINJEC',['../group___a_d_c__analog__watchdog__mode.html#gaa0c246b49622fa85c7df6e11f583dffb',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fanalogwdgconftypedef_69',['ADC_AnalogWDGConfTypeDef',['../struct_a_d_c___analog_w_d_g_conf_type_def.html',1,'']]],
  ['adc_5fawd1_5fevent_70',['ADC_AWD1_EVENT',['../group___a_d_c___event__type.html#ga0e6a24521d8bdc762fd916fb48c45475',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fawd1threshold_5fshift_5fresolution_71',['ADC_AWD1THRESHOLD_SHIFT_RESOLUTION',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga6c3e9028d46712c37d6d8a81de4f7ed7',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fawd23threshold_5fshift_5fresolution_72',['ADC_AWD23THRESHOLD_SHIFT_RESOLUTION',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gae0f47c52259622177abfcd0ce80feee0',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fawd2_5fevent_73',['ADC_AWD2_EVENT',['../group___a_d_c___event__type.html#gae9fee1c6b0da778564b914137604214f',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fawd2cr_5fawd2ch_74',['ADC_AWD2CR_AWD2CH',['../group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f0_75',['ADC_AWD2CR_AWD2CH_0',['../group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f1_76',['ADC_AWD2CR_AWD2CH_1',['../group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f10_77',['ADC_AWD2CR_AWD2CH_10',['../group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f11_78',['ADC_AWD2CR_AWD2CH_11',['../group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f12_79',['ADC_AWD2CR_AWD2CH_12',['../group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f13_80',['ADC_AWD2CR_AWD2CH_13',['../group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f14_81',['ADC_AWD2CR_AWD2CH_14',['../group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f15_82',['ADC_AWD2CR_AWD2CH_15',['../group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f16_83',['ADC_AWD2CR_AWD2CH_16',['../group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f17_84',['ADC_AWD2CR_AWD2CH_17',['../group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f18_85',['ADC_AWD2CR_AWD2CH_18',['../group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f2_86',['ADC_AWD2CR_AWD2CH_2',['../group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f3_87',['ADC_AWD2CR_AWD2CH_3',['../group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f4_88',['ADC_AWD2CR_AWD2CH_4',['../group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f5_89',['ADC_AWD2CR_AWD2CH_5',['../group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f6_90',['ADC_AWD2CR_AWD2CH_6',['../group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f7_91',['ADC_AWD2CR_AWD2CH_7',['../group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f8_92',['ADC_AWD2CR_AWD2CH_8',['../group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f9_93',['ADC_AWD2CR_AWD2CH_9',['../group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5fmsk_94',['ADC_AWD2CR_AWD2CH_Msk',['../group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663',1,'stm32l471xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5fpos_95',['ADC_AWD2CR_AWD2CH_Pos',['../group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f',1,'stm32l471xx.h']]],
  ['adc_5fawd3_5fevent_96',['ADC_AWD3_EVENT',['../group___a_d_c___event__type.html#ga3d44604b80308eb5671bdf23043e6317',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fawd3cr_5fawd3ch_97',['ADC_AWD3CR_AWD3CH',['../group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f0_98',['ADC_AWD3CR_AWD3CH_0',['../group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f1_99',['ADC_AWD3CR_AWD3CH_1',['../group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f10_100',['ADC_AWD3CR_AWD3CH_10',['../group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f11_101',['ADC_AWD3CR_AWD3CH_11',['../group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f12_102',['ADC_AWD3CR_AWD3CH_12',['../group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f13_103',['ADC_AWD3CR_AWD3CH_13',['../group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f14_104',['ADC_AWD3CR_AWD3CH_14',['../group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f15_105',['ADC_AWD3CR_AWD3CH_15',['../group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f16_106',['ADC_AWD3CR_AWD3CH_16',['../group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f17_107',['ADC_AWD3CR_AWD3CH_17',['../group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f18_108',['ADC_AWD3CR_AWD3CH_18',['../group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f2_109',['ADC_AWD3CR_AWD3CH_2',['../group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f3_110',['ADC_AWD3CR_AWD3CH_3',['../group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f4_111',['ADC_AWD3CR_AWD3CH_4',['../group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f5_112',['ADC_AWD3CR_AWD3CH_5',['../group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f6_113',['ADC_AWD3CR_AWD3CH_6',['../group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f7_114',['ADC_AWD3CR_AWD3CH_7',['../group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f8_115',['ADC_AWD3CR_AWD3CH_8',['../group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f9_116',['ADC_AWD3CR_AWD3CH_9',['../group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5fmsk_117',['ADC_AWD3CR_AWD3CH_Msk',['../group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f',1,'stm32l471xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5fpos_118',['ADC_AWD3CR_AWD3CH_Pos',['../group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501',1,'stm32l471xx.h']]],
  ['adc_5fawd_5fevent_119',['ADC_AWD_EVENT',['../group___a_d_c___exported___constants.html#ga2d1d545ea1bfecba7a7081be6ef2cb93',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_120',['ADC_CALFACT_CALFACT_D',['../group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f0_121',['ADC_CALFACT_CALFACT_D_0',['../group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f1_122',['ADC_CALFACT_CALFACT_D_1',['../group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f2_123',['ADC_CALFACT_CALFACT_D_2',['../group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f3_124',['ADC_CALFACT_CALFACT_D_3',['../group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f4_125',['ADC_CALFACT_CALFACT_D_4',['../group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f5_126',['ADC_CALFACT_CALFACT_D_5',['../group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f6_127',['ADC_CALFACT_CALFACT_D_6',['../group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5fmsk_128',['ADC_CALFACT_CALFACT_D_Msk',['../group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5fpos_129',['ADC_CALFACT_CALFACT_D_Pos',['../group___peripheral___registers___bits___definition.html#ga274e339bf532e44124798f83e40f28d4',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_130',['ADC_CALFACT_CALFACT_S',['../group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f0_131',['ADC_CALFACT_CALFACT_S_0',['../group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f1_132',['ADC_CALFACT_CALFACT_S_1',['../group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f2_133',['ADC_CALFACT_CALFACT_S_2',['../group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f3_134',['ADC_CALFACT_CALFACT_S_3',['../group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f4_135',['ADC_CALFACT_CALFACT_S_4',['../group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f5_136',['ADC_CALFACT_CALFACT_S_5',['../group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f6_137',['ADC_CALFACT_CALFACT_S_6',['../group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5fmsk_138',['ADC_CALFACT_CALFACT_S_Msk',['../group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5fpos_139',['ADC_CALFACT_CALFACT_S_Pos',['../group___peripheral___registers___bits___definition.html#ga01e644ee4deb0ad26c2b1711a976cf0e',1,'stm32l471xx.h']]],
  ['adc_5fcalfact_5fdiff_5fget_140',['ADC_CALFACT_DIFF_GET',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga3ecfa68841c7505e3b19cdb326e0bd5e',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcalfact_5fdiff_5fset_141',['ADC_CALFACT_DIFF_SET',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gae65def77105f4d32941ecb8ae786faf9',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fccr_5fckmode_142',['ADC_CCR_CKMODE',['../group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fckmode_5f0_143',['ADC_CCR_CKMODE_0',['../group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fckmode_5f1_144',['ADC_CCR_CKMODE_1',['../group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fckmode_5fmsk_145',['ADC_CCR_CKMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fckmode_5fpos_146',['ADC_CCR_CKMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga069c49f0cca59818caa829dd47a9e46f',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_147',['ADC_CCR_DELAY',['../group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_5f0_148',['ADC_CCR_DELAY_0',['../group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_5f1_149',['ADC_CCR_DELAY_1',['../group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_5f2_150',['ADC_CCR_DELAY_2',['../group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_5f3_151',['ADC_CCR_DELAY_3',['../group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_5fmsk_152',['ADC_CCR_DELAY_Msk',['../group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdelay_5fpos_153',['ADC_CCR_DELAY_Pos',['../group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdmacfg_154',['ADC_CCR_DMACFG',['../group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdmacfg_5fmsk_155',['ADC_CCR_DMACFG_Msk',['../group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdmacfg_5fpos_156',['ADC_CCR_DMACFG_Pos',['../group___peripheral___registers___bits___definition.html#gaa9cf402395c6a1178f477bf2d3adee60',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_157',['ADC_CCR_DUAL',['../group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5f0_158',['ADC_CCR_DUAL_0',['../group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5f1_159',['ADC_CCR_DUAL_1',['../group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5f2_160',['ADC_CCR_DUAL_2',['../group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5f3_161',['ADC_CCR_DUAL_3',['../group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5f4_162',['ADC_CCR_DUAL_4',['../group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5fmsk_163',['ADC_CCR_DUAL_Msk',['../group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fdual_5fpos_164',['ADC_CCR_DUAL_Pos',['../group___peripheral___registers___bits___definition.html#ga1dc5e3540a1f3544b0bd636cb14b08c0',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fmdma_165',['ADC_CCR_MDMA',['../group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fmdma_5f0_166',['ADC_CCR_MDMA_0',['../group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fmdma_5f1_167',['ADC_CCR_MDMA_1',['../group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fmdma_5fmsk_168',['ADC_CCR_MDMA_Msk',['../group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fmdma_5fpos_169',['ADC_CCR_MDMA_Pos',['../group___peripheral___registers___bits___definition.html#ga634518870f9cd6d206d57c32d6f333bc',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_170',['ADC_CCR_PRESC',['../group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_5f0_171',['ADC_CCR_PRESC_0',['../group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_5f1_172',['ADC_CCR_PRESC_1',['../group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_5f2_173',['ADC_CCR_PRESC_2',['../group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_5f3_174',['ADC_CCR_PRESC_3',['../group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_5fmsk_175',['ADC_CCR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fpresc_5fpos_176',['ADC_CCR_PRESC_Pos',['../group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376',1,'stm32l471xx.h']]],
  ['adc_5fccr_5ftsen_177',['ADC_CCR_TSEN',['../group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada',1,'stm32l471xx.h']]],
  ['adc_5fccr_5ftsen_5fmsk_178',['ADC_CCR_TSEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070',1,'stm32l471xx.h']]],
  ['adc_5fccr_5ftsen_5fpos_179',['ADC_CCR_TSEN_Pos',['../group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fvbaten_180',['ADC_CCR_VBATEN',['../group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fvbaten_5fmsk_181',['ADC_CCR_VBATEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fvbaten_5fpos_182',['ADC_CCR_VBATEN_Pos',['../group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fvrefen_183',['ADC_CCR_VREFEN',['../group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fvrefen_5fmsk_184',['ADC_CCR_VREFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9',1,'stm32l471xx.h']]],
  ['adc_5fccr_5fvrefen_5fpos_185',['ADC_CCR_VREFEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_186',['ADC_CDR_RDATA_MST',['../group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f0_187',['ADC_CDR_RDATA_MST_0',['../group___peripheral___registers___bits___definition.html#gaff18be520df445cf1804f0983ef8f992',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f1_188',['ADC_CDR_RDATA_MST_1',['../group___peripheral___registers___bits___definition.html#gab0dd509e62137e5328bcd1cd902b9f0e',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f10_189',['ADC_CDR_RDATA_MST_10',['../group___peripheral___registers___bits___definition.html#gab2bb451970af5ef70d5d5dfc897f1d30',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f11_190',['ADC_CDR_RDATA_MST_11',['../group___peripheral___registers___bits___definition.html#ga968554df9500efa650cf55e0287c5adc',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f12_191',['ADC_CDR_RDATA_MST_12',['../group___peripheral___registers___bits___definition.html#gaee27a3cf12e72838cf5cad5c1472bfde',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f13_192',['ADC_CDR_RDATA_MST_13',['../group___peripheral___registers___bits___definition.html#ga3417438828108bd45aae555ec35a098d',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f14_193',['ADC_CDR_RDATA_MST_14',['../group___peripheral___registers___bits___definition.html#gaa87e0db3c200471fed90fa81e1398862',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f15_194',['ADC_CDR_RDATA_MST_15',['../group___peripheral___registers___bits___definition.html#gaac6a4f5b7f32296dfa5121fe70f98637',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f2_195',['ADC_CDR_RDATA_MST_2',['../group___peripheral___registers___bits___definition.html#gad9c3e76db30a631e02c76bb971cedbeb',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f3_196',['ADC_CDR_RDATA_MST_3',['../group___peripheral___registers___bits___definition.html#gaee1262d43ce04fd9afa0b1a2fa24ef70',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f4_197',['ADC_CDR_RDATA_MST_4',['../group___peripheral___registers___bits___definition.html#ga6b09e2df8156854358916f2194c58d91',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f5_198',['ADC_CDR_RDATA_MST_5',['../group___peripheral___registers___bits___definition.html#ga0f863283c94d67a1d3c00f8b61982808',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f6_199',['ADC_CDR_RDATA_MST_6',['../group___peripheral___registers___bits___definition.html#gab0548cc2ca273165e666f208451e0459',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f7_200',['ADC_CDR_RDATA_MST_7',['../group___peripheral___registers___bits___definition.html#gaa9a680e881e19571a9f875220438b921',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f8_201',['ADC_CDR_RDATA_MST_8',['../group___peripheral___registers___bits___definition.html#gaad336e15c2092c95e6ecdd5106f07ebb',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f9_202',['ADC_CDR_RDATA_MST_9',['../group___peripheral___registers___bits___definition.html#gad1702cac434e39b61a569b93ffac6c2a',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5fmsk_203',['ADC_CDR_RDATA_MST_Msk',['../group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5fpos_204',['ADC_CDR_RDATA_MST_Pos',['../group___peripheral___registers___bits___definition.html#gae54d38dee68b9957db45b9918ef5262c',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_205',['ADC_CDR_RDATA_SLV',['../group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f0_206',['ADC_CDR_RDATA_SLV_0',['../group___peripheral___registers___bits___definition.html#ga7bd0f45279268bc14dfc647d043cf869',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f1_207',['ADC_CDR_RDATA_SLV_1',['../group___peripheral___registers___bits___definition.html#ga6e0162630ff444461976989fd9facff4',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f10_208',['ADC_CDR_RDATA_SLV_10',['../group___peripheral___registers___bits___definition.html#ga8a62bcdff1ced56c2588e47f5f7667ca',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f11_209',['ADC_CDR_RDATA_SLV_11',['../group___peripheral___registers___bits___definition.html#gaacf105a5f1e3dc17c6c36ba03701aec9',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f12_210',['ADC_CDR_RDATA_SLV_12',['../group___peripheral___registers___bits___definition.html#ga5e9dfd5d9046f02bd50e14cd1ea26007',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f13_211',['ADC_CDR_RDATA_SLV_13',['../group___peripheral___registers___bits___definition.html#ga25a79389d9dfa2d5dfaaa74607c733cb',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f14_212',['ADC_CDR_RDATA_SLV_14',['../group___peripheral___registers___bits___definition.html#ga9eaa2966d9097b8c2132dd258e5ab6ae',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f15_213',['ADC_CDR_RDATA_SLV_15',['../group___peripheral___registers___bits___definition.html#ga04d69025f2532a62426ed76b52d5a6c1',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f2_214',['ADC_CDR_RDATA_SLV_2',['../group___peripheral___registers___bits___definition.html#ga0bab6f95044eb47ab770ecb7ad743b55',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f3_215',['ADC_CDR_RDATA_SLV_3',['../group___peripheral___registers___bits___definition.html#gabf59308914f831b26ee054c81a8c9ae6',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f4_216',['ADC_CDR_RDATA_SLV_4',['../group___peripheral___registers___bits___definition.html#ga6c675167e0875b30829444b32c7cd2ef',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f5_217',['ADC_CDR_RDATA_SLV_5',['../group___peripheral___registers___bits___definition.html#ga0d3308e3971b55cc10bc89700d57c6d0',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f6_218',['ADC_CDR_RDATA_SLV_6',['../group___peripheral___registers___bits___definition.html#ga2fa269885c1bde0efcf847c3761b536e',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f7_219',['ADC_CDR_RDATA_SLV_7',['../group___peripheral___registers___bits___definition.html#ga3387217abaa18c781ff453a5c5aff790',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f8_220',['ADC_CDR_RDATA_SLV_8',['../group___peripheral___registers___bits___definition.html#gac705ae99167d25d3289036cf9b69da43',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f9_221',['ADC_CDR_RDATA_SLV_9',['../group___peripheral___registers___bits___definition.html#ga8925ce725baf0c5fbe83b6172f8bab46',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5fmsk_222',['ADC_CDR_RDATA_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325',1,'stm32l471xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5fpos_223',['ADC_CDR_RDATA_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gad374574baaff1d435597f1b34904ef55',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fjovse_224',['ADC_CFGR2_JOVSE',['../group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fjovse_5fmsk_225',['ADC_CFGR2_JOVSE_Msk',['../group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fjovse_5fpos_226',['ADC_CFGR2_JOVSE_Pos',['../group___peripheral___registers___bits___definition.html#gaf0c16e4857758b9e949e4b8a9d68f2a3',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovsr_227',['ADC_CFGR2_OVSR',['../group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f0_228',['ADC_CFGR2_OVSR_0',['../group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f1_229',['ADC_CFGR2_OVSR_1',['../group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f2_230',['ADC_CFGR2_OVSR_2',['../group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovsr_5fmsk_231',['ADC_CFGR2_OVSR_Msk',['../group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovsr_5fpos_232',['ADC_CFGR2_OVSR_Pos',['../group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_233',['ADC_CFGR2_OVSS',['../group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_5f0_234',['ADC_CFGR2_OVSS_0',['../group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_5f1_235',['ADC_CFGR2_OVSS_1',['../group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_5f2_236',['ADC_CFGR2_OVSS_2',['../group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_5f3_237',['ADC_CFGR2_OVSS_3',['../group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_5fmsk_238',['ADC_CFGR2_OVSS_Msk',['../group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5fovss_5fpos_239',['ADC_CFGR2_OVSS_Pos',['../group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5frovse_240',['ADC_CFGR2_ROVSE',['../group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5frovse_5fmsk_241',['ADC_CFGR2_ROVSE_Msk',['../group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5frovse_5fpos_242',['ADC_CFGR2_ROVSE_Pos',['../group___peripheral___registers___bits___definition.html#ga9cc38f2ba18fa6aadc572d4eeabbf5a2',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5frovsm_243',['ADC_CFGR2_ROVSM',['../group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5frovsm_5fmsk_244',['ADC_CFGR2_ROVSM_Msk',['../group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5frovsm_5fpos_245',['ADC_CFGR2_ROVSM_Pos',['../group___peripheral___registers___bits___definition.html#gae724f6781019c9463c3eb36f87fd5d34',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5ftrovs_246',['ADC_CFGR2_TROVS',['../group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5ftrovs_5fmsk_247',['ADC_CFGR2_TROVS_Msk',['../group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1',1,'stm32l471xx.h']]],
  ['adc_5fcfgr2_5ftrovs_5fpos_248',['ADC_CFGR2_TROVS_Pos',['../group___peripheral___registers___bits___definition.html#ga4fff772807c99d0ab59565963a9ed7d6',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5falign_249',['ADC_CFGR_ALIGN',['../group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5falign_5fmsk_250',['ADC_CFGR_ALIGN_Msk',['../group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5falign_5fpos_251',['ADC_CFGR_ALIGN_Pos',['../group___peripheral___registers___bits___definition.html#ga33156022d6d125cd2e707b2fe2950c9c',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fautdly_252',['ADC_CFGR_AUTDLY',['../group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fautdly_5fmsk_253',['ADC_CFGR_AUTDLY_Msk',['../group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fautdly_5fpos_254',['ADC_CFGR_AUTDLY_Pos',['../group___peripheral___registers___bits___definition.html#ga39d25ef9afd97e0944cbfa7a32a77380',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fautowait_255',['ADC_CFGR_AUTOWAIT',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga2b05a357ad98a61c7f5af2e98ca07088',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fawd1ch_256',['ADC_CFGR_AWD1CH',['../group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f0_257',['ADC_CFGR_AWD1CH_0',['../group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f1_258',['ADC_CFGR_AWD1CH_1',['../group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f2_259',['ADC_CFGR_AWD1CH_2',['../group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f3_260',['ADC_CFGR_AWD1CH_3',['../group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f4_261',['ADC_CFGR_AWD1CH_4',['../group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5fmsk_262',['ADC_CFGR_AWD1CH_Msk',['../group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5fpos_263',['ADC_CFGR_AWD1CH_Pos',['../group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1en_264',['ADC_CFGR_AWD1EN',['../group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1en_5fmsk_265',['ADC_CFGR_AWD1EN_Msk',['../group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1en_5fpos_266',['ADC_CFGR_AWD1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga1ebc472d999df43f5de5e09bbc1740de',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_267',['ADC_CFGR_AWD1SGL',['../group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_5fmsk_268',['ADC_CFGR_AWD1SGL_Msk',['../group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_5fpos_269',['ADC_CFGR_AWD1SGL_Pos',['../group___peripheral___registers___bits___definition.html#ga3b849c2be80838cff176ea35355a7e06',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fcont_270',['ADC_CFGR_CONT',['../group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fcont_5fmsk_271',['ADC_CFGR_CONT_Msk',['../group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fcont_5fpos_272',['ADC_CFGR_CONT_Pos',['../group___peripheral___registers___bits___definition.html#ga81544fe2a826de141da3b0f27fdfc94b',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fcontinuous_273',['ADC_CFGR_CONTINUOUS',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga61acc89ba08801d5610f97522aaec254',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fdfsdm_274',['ADC_CFGR_DFSDM',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga455cfd3f82925159af65de3f50dab4e9',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fdiscen_275',['ADC_CFGR_DISCEN',['../group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscen_5fmsk_276',['ADC_CFGR_DISCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscen_5fpos_277',['ADC_CFGR_DISCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4846aec29e682f5b88fea2bf0e9d98d2',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscnum_278',['ADC_CFGR_DISCNUM',['../group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f0_279',['ADC_CFGR_DISCNUM_0',['../group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f1_280',['ADC_CFGR_DISCNUM_1',['../group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f2_281',['ADC_CFGR_DISCNUM_2',['../group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5fmsk_282',['ADC_CFGR_DISCNUM_Msk',['../group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5fpos_283',['ADC_CFGR_DISCNUM_Pos',['../group___peripheral___registers___bits___definition.html#gab07dd2f35a26d61a95c8106c4334dd58',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdiscontinuous_5fnum_284',['ADC_CFGR_DISCONTINUOUS_NUM',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga665f2a948189fd94bf37c5ba6bec101d',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fdmacfg_285',['ADC_CFGR_DMACFG',['../group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdmacfg_5fmsk_286',['ADC_CFGR_DMACFG_Msk',['../group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdmacfg_5fpos_287',['ADC_CFGR_DMACFG_Pos',['../group___peripheral___registers___bits___definition.html#gabd5eadd88837ed4365d901e9a8fc0144',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdmacontreq_288',['ADC_CFGR_DMACONTREQ',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga776abafaecdba6f76b75094b4b8a123e',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fdmaen_289',['ADC_CFGR_DMAEN',['../group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdmaen_5fmsk_290',['ADC_CFGR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fdmaen_5fpos_291',['ADC_CFGR_DMAEN_Pos',['../group___peripheral___registers___bits___definition.html#gab7bf0adceef4a7afd14d6aeaf256a324',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fexten_292',['ADC_CFGR_EXTEN',['../group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fexten_5f0_293',['ADC_CFGR_EXTEN_0',['../group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fexten_5f1_294',['ADC_CFGR_EXTEN_1',['../group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fexten_5fmsk_295',['ADC_CFGR_EXTEN_Msk',['../group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fexten_5fpos_296',['ADC_CFGR_EXTEN_Pos',['../group___peripheral___registers___bits___definition.html#gac59a123d659364c581a4bc7261d8f913',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_297',['ADC_CFGR_EXTSEL',['../group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_5f0_298',['ADC_CFGR_EXTSEL_0',['../group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_5f1_299',['ADC_CFGR_EXTSEL_1',['../group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_5f2_300',['ADC_CFGR_EXTSEL_2',['../group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_5f3_301',['ADC_CFGR_EXTSEL_3',['../group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_5fmsk_302',['ADC_CFGR_EXTSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fextsel_5fpos_303',['ADC_CFGR_EXTSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga2af46a2dbfd4f190d1a826e12548ee58',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5ffields_304',['ADC_CFGR_FIELDS',['../group___a_d_c___c_f_g_r__fields.html#gae60d3ba83992aa9d4e27718f6e511b5b',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5ffields_5f2_305',['ADC_CFGR_FIELDS_2',['../group___a_d_c___c_f_g_r__fields__2.html#ga96b413986396b4502d64436783091d76',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5finject_5fcontext_5fqueue_306',['ADC_CFGR_INJECT_CONTEXT_QUEUE',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga9aafcd49e1fd31d7d4ce446b4c2e04d9',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5finject_5fdisccontinuous_307',['ADC_CFGR_INJECT_DISCCONTINUOUS',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga7b19013d1e395df0618458e13f25f22c',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fjauto_308',['ADC_CFGR_JAUTO',['../group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjauto_5fmsk_309',['ADC_CFGR_JAUTO_Msk',['../group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjauto_5fpos_310',['ADC_CFGR_JAUTO_Pos',['../group___peripheral___registers___bits___definition.html#gaccb82a927d35360cbddd34029755d16c',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjawd1en_311',['ADC_CFGR_JAWD1EN',['../group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjawd1en_5fmsk_312',['ADC_CFGR_JAWD1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjawd1en_5fpos_313',['ADC_CFGR_JAWD1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga53902776a638ad681d7deb7f541f9100',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjdiscen_314',['ADC_CFGR_JDISCEN',['../group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjdiscen_5fmsk_315',['ADC_CFGR_JDISCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjdiscen_5fpos_316',['ADC_CFGR_JDISCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6870a46f875d3be1756d38fc21497725',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjqdis_317',['ADC_CFGR_JQDIS',['../group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjqdis_5fmsk_318',['ADC_CFGR_JQDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjqdis_5fpos_319',['ADC_CFGR_JQDIS_Pos',['../group___peripheral___registers___bits___definition.html#gadc12a36b320bfdc4cbade88a86d5bb41',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjqm_320',['ADC_CFGR_JQM',['../group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjqm_5fmsk_321',['ADC_CFGR_JQM_Msk',['../group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fjqm_5fpos_322',['ADC_CFGR_JQM_Pos',['../group___peripheral___registers___bits___definition.html#ga69c6ce8890d0b3193ae650d984fd76c5',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fovrmod_323',['ADC_CFGR_OVRMOD',['../group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fovrmod_5fmsk_324',['ADC_CFGR_OVRMOD_Msk',['../group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fovrmod_5fpos_325',['ADC_CFGR_OVRMOD_Pos',['../group___peripheral___registers___bits___definition.html#ga21cfdbbd6b18e14ba85f66b8b0ae8424',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5freg_5fdiscontinuous_326',['ADC_CFGR_REG_DISCONTINUOUS',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gab46ab7a36367e3c9c0606004b51be8fe',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fcfgr_5fres_327',['ADC_CFGR_RES',['../group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fres_5f0_328',['ADC_CFGR_RES_0',['../group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fres_5f1_329',['ADC_CFGR_RES_1',['../group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fres_5fmsk_330',['ADC_CFGR_RES_Msk',['../group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06',1,'stm32l471xx.h']]],
  ['adc_5fcfgr_5fres_5fpos_331',['ADC_CFGR_RES_Pos',['../group___peripheral___registers___bits___definition.html#ga602b264dbccf40d3599f32658a7f2e1f',1,'stm32l471xx.h']]],
  ['adc_5fchannel_5f0_332',['ADC_CHANNEL_0',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga3c5075aee5af4eae02f1a72d6216199c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f1_333',['ADC_CHANNEL_1',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gaeb119201733a871c94971c51843ffaac',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f10_334',['ADC_CHANNEL_10',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gaa55df8c97225d32b495959896897567c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f11_335',['ADC_CHANNEL_11',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gaf36361a33c07b04f8ab1d58d232bc434',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f12_336',['ADC_CHANNEL_12',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f13_337',['ADC_CHANNEL_13',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gad7550270d90a1a12b00cd9f8ad9f1fc2',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f14_338',['ADC_CHANNEL_14',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga9caff32bcda5dd83f662bf398ab14d36',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f15_339',['ADC_CHANNEL_15',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga66f41aad197a6de160dd8958c90653a2',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f16_340',['ADC_CHANNEL_16',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga7892590f524e7356deb1e513bbc0cdaf',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f17_341',['ADC_CHANNEL_17',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gaf7760a480f79c62d19260291f8afb6e1',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f18_342',['ADC_CHANNEL_18',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga30fc8e77b4c89d3ea0609cfbc7fc90fd',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f2_343',['ADC_CHANNEL_2',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gad576132ebd78a3429be34f44e474c914',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f3_344',['ADC_CHANNEL_3',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga56dba5d35f1f7bcad41e4f9a7da3b125',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f4_345',['ADC_CHANNEL_4',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga66f19737ad81a0a62eb97854d0e41a54',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f5_346',['ADC_CHANNEL_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga716f2836f655c753c629de439ce50ecf',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f6_347',['ADC_CHANNEL_6',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga418f0223ea88773157638097391716a5',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f7_348',['ADC_CHANNEL_7',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga03b8138c2d87274f94ba675a7e18e666',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f8_349',['ADC_CHANNEL_8',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#gab0917f6b66213f33f2e2ea8781df5aa9',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5f9_350',['ADC_CHANNEL_9',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga95f485ecc05187c3d475238a88beef1c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5ftempsensor_351',['ADC_CHANNEL_TEMPSENSOR',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga8f0da1e8fa8504c92a368f6eb8e229b3',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5fvbat_352',['ADC_CHANNEL_VBAT',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga60210f1e9305301dea9e42afedd9093f',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannel_5fvrefint_353',['ADC_CHANNEL_VREFINT',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l.html#ga2647a044275a295693e8fb01db3172f9',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fchannelconftypedef_354',['ADC_ChannelConfTypeDef',['../struct_a_d_c___channel_conf_type_def.html',1,'']]],
  ['adc_5fclear_5fcommon_5fcontrol_5fregister_355',['ADC_CLEAR_COMMON_CONTROL_REGISTER',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gac95de8acaab60b8dd0d31a5c882dfece',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fclear_5ferrorcode_356',['ADC_CLEAR_ERRORCODE',['../group___a_d_c___private___macros.html#gac7ab87a3ab932eed1b3ac5faad4e3aa9',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_357',['ADC_CLOCK_ASYNC',['../group___h_a_l___a_d_c___aliased___defines.html#gae507056750621dbc26572874e89ef791',1,'stm32_hal_legacy.h']]],
  ['adc_5fclock_5fasync_5fdiv1_358',['ADC_CLOCK_ASYNC_DIV1',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga092c0277fd6db9b905d229c9f8dda8ab',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv10_359',['ADC_CLOCK_ASYNC_DIV10',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga02e1e376967ec71b7de92fd3396ee0c7',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv12_360',['ADC_CLOCK_ASYNC_DIV12',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga4dcf1f94a3bb0d0d302c5d0e036e9be2',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv128_361',['ADC_CLOCK_ASYNC_DIV128',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga833ca0a88cdca2c7c37a7fbf02450bf5',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv16_362',['ADC_CLOCK_ASYNC_DIV16',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#gacbc0428c7aedfe765753b1730aaab760',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv2_363',['ADC_CLOCK_ASYNC_DIV2',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#gacf4ae9c70dd75168acf17fbce10af8b8',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv256_364',['ADC_CLOCK_ASYNC_DIV256',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga5735f0862aff35cbc195bdf316b286ee',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv32_365',['ADC_CLOCK_ASYNC_DIV32',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#gafe248b4ca392b46aa17cf3364ed1ab26',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv4_366',['ADC_CLOCK_ASYNC_DIV4',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga5fb738b8222dfdbceb02a0ad041f5da5',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv6_367',['ADC_CLOCK_ASYNC_DIV6',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga5f601e9eebdb8cdede55795569afba73',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv64_368',['ADC_CLOCK_ASYNC_DIV64',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#gafc1ea6ea65684834d93104333f5560e4',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fasync_5fdiv8_369',['ADC_CLOCK_ASYNC_DIV8',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga7b2f8fab64f09ff0b3f1417c35277cba',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fsync_5fpclk_5fdiv1_370',['ADC_CLOCK_SYNC_PCLK_DIV1',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga82b23f1d4c415971ce7339b5484c89e5',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fsync_5fpclk_5fdiv2_371',['ADC_CLOCK_SYNC_PCLK_DIV2',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga71571b183aa6d0ddbaeef8a1da11d00a',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclock_5fsync_5fpclk_5fdiv4_372',['ADC_CLOCK_SYNC_PCLK_DIV4',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga41b6a6d1cdf7806ec1e5790fc7fdc651',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fclockprescaler_5fpclk_5fdiv1_373',['ADC_CLOCKPRESCALER_PCLK_DIV1',['../group___h_a_l___a_d_c___aliased___defines.html#gaaf80e00044e185957328f1d59bacdf37',1,'stm32_hal_legacy.h']]],
  ['adc_5fclockprescaler_5fpclk_5fdiv2_374',['ADC_CLOCKPRESCALER_PCLK_DIV2',['../group___h_a_l___a_d_c___aliased___defines.html#ga058aa1143f9f7f123362039c9efcf4cb',1,'stm32_hal_legacy.h']]],
  ['adc_5fclockprescaler_5fpclk_5fdiv4_375',['ADC_CLOCKPRESCALER_PCLK_DIV4',['../group___h_a_l___a_d_c___aliased___defines.html#ga98bc3d5a9f7e069183a205c8458a6645',1,'stm32_hal_legacy.h']]],
  ['adc_5fclockprescaler_5fpclk_5fdiv6_376',['ADC_CLOCKPRESCALER_PCLK_DIV6',['../group___h_a_l___a_d_c___aliased___defines.html#gae5cbf680825b9ccaa02bdbab9217f550',1,'stm32_hal_legacy.h']]],
  ['adc_5fclockprescaler_5fpclk_5fdiv8_377',['ADC_CLOCKPRESCALER_PCLK_DIV8',['../group___h_a_l___a_d_c___aliased___defines.html#ga93ccda8f421de00a2aa5b0b19b665393',1,'stm32_hal_legacy.h']]],
  ['adc_5fcommon_5ftypedef_378',['ADC_Common_TypeDef',['../struct_a_d_c___common___type_def.html',1,'']]],
  ['adc_5fconversionstop_379',['ADC_ConversionStop',['../group___a_d_c___private___functions.html#ga8cf59124f493ce4a972b2bab34bc0c7a',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fcr_5fadcal_380',['ADC_CR_ADCAL',['../group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadcal_5fmsk_381',['ADC_CR_ADCAL_Msk',['../group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadcal_5fpos_382',['ADC_CR_ADCAL_Pos',['../group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadcaldif_383',['ADC_CR_ADCALDIF',['../group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadcaldif_5fmsk_384',['ADC_CR_ADCALDIF_Msk',['../group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadcaldif_5fpos_385',['ADC_CR_ADCALDIF_Pos',['../group___peripheral___registers___bits___definition.html#ga999d1e5e7a4e605fcf9015e8fbe68953',1,'stm32l471xx.h']]],
  ['adc_5fcr_5faddis_386',['ADC_CR_ADDIS',['../group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a',1,'stm32l471xx.h']]],
  ['adc_5fcr_5faddis_5fmsk_387',['ADC_CR_ADDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335',1,'stm32l471xx.h']]],
  ['adc_5fcr_5faddis_5fpos_388',['ADC_CR_ADDIS_Pos',['../group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20',1,'stm32l471xx.h']]],
  ['adc_5fcr_5faden_389',['ADC_CR_ADEN',['../group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b',1,'stm32l471xx.h']]],
  ['adc_5fcr_5faden_5fmsk_390',['ADC_CR_ADEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d',1,'stm32l471xx.h']]],
  ['adc_5fcr_5faden_5fpos_391',['ADC_CR_ADEN_Pos',['../group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadstart_392',['ADC_CR_ADSTART',['../group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadstart_5fmsk_393',['ADC_CR_ADSTART_Msk',['../group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadstart_5fpos_394',['ADC_CR_ADSTART_Pos',['../group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadstp_395',['ADC_CR_ADSTP',['../group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadstp_5fmsk_396',['ADC_CR_ADSTP_Msk',['../group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadstp_5fpos_397',['ADC_CR_ADSTP_Pos',['../group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadvregen_398',['ADC_CR_ADVREGEN',['../group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadvregen_5fmsk_399',['ADC_CR_ADVREGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fadvregen_5fpos_400',['ADC_CR_ADVREGEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fdeeppwd_401',['ADC_CR_DEEPPWD',['../group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fdeeppwd_5fmsk_402',['ADC_CR_DEEPPWD_Msk',['../group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fdeeppwd_5fpos_403',['ADC_CR_DEEPPWD_Pos',['../group___peripheral___registers___bits___definition.html#gaca70d6258b796e86a1ee847fd988f8ae',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fjadstart_404',['ADC_CR_JADSTART',['../group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fjadstart_5fmsk_405',['ADC_CR_JADSTART_Msk',['../group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fjadstart_5fpos_406',['ADC_CR_JADSTART_Pos',['../group___peripheral___registers___bits___definition.html#ga15506622c4eb5cf5914ca99af5059f6a',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fjadstp_407',['ADC_CR_JADSTP',['../group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fjadstp_5fmsk_408',['ADC_CR_JADSTP_Msk',['../group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a',1,'stm32l471xx.h']]],
  ['adc_5fcr_5fjadstp_5fpos_409',['ADC_CR_JADSTP_Pos',['../group___peripheral___registers___bits___definition.html#ga57ed6e1bc950d57d1ec10ed245eee1c1',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_410',['ADC_CSR_ADRDY_MST',['../group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_5fmsk_411',['ADC_CSR_ADRDY_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_5fpos_412',['ADC_CSR_ADRDY_MST_Pos',['../group___peripheral___registers___bits___definition.html#gaa969fee01dba6a051932c7f8dcbb99b0',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_413',['ADC_CSR_ADRDY_SLV',['../group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_5fmsk_414',['ADC_CSR_ADRDY_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_5fpos_415',['ADC_CSR_ADRDY_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga1df5f799f3db09701ef6a86aaea58bbb',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_416',['ADC_CSR_AWD1_MST',['../group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_5fmsk_417',['ADC_CSR_AWD1_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_5fpos_418',['ADC_CSR_AWD1_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga9ad44e22d0f6cfa0af4ff3efa9938870',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_419',['ADC_CSR_AWD1_SLV',['../group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_5fmsk_420',['ADC_CSR_AWD1_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_5fpos_421',['ADC_CSR_AWD1_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gafd78ae3d02f0c4324a63c114bd1ba11c',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_422',['ADC_CSR_AWD2_MST',['../group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_5fmsk_423',['ADC_CSR_AWD2_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_5fpos_424',['ADC_CSR_AWD2_MST_Pos',['../group___peripheral___registers___bits___definition.html#gae5c8f5dce01537368eaf2428a8bf23c3',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_425',['ADC_CSR_AWD2_SLV',['../group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_5fmsk_426',['ADC_CSR_AWD2_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_5fpos_427',['ADC_CSR_AWD2_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gaccb20b2f6c6bc3ce2573b0db5bb2285d',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_428',['ADC_CSR_AWD3_MST',['../group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_5fmsk_429',['ADC_CSR_AWD3_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_5fpos_430',['ADC_CSR_AWD3_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga03a334f0c765e16012fee56350628451',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_431',['ADC_CSR_AWD3_SLV',['../group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_5fmsk_432',['ADC_CSR_AWD3_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_5fpos_433',['ADC_CSR_AWD3_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gaee4a33b18f733d4b89ad55c844c1e4f0',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_434',['ADC_CSR_EOC_MST',['../group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_5fmsk_435',['ADC_CSR_EOC_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_5fpos_436',['ADC_CSR_EOC_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga067eca1dc95969670f566fee48cecf52',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_437',['ADC_CSR_EOC_SLV',['../group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_5fmsk_438',['ADC_CSR_EOC_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_5fpos_439',['ADC_CSR_EOC_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga3d4576f327763498e8250008ce3c04a0',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feos_5fmst_440',['ADC_CSR_EOS_MST',['../group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feos_5fmst_5fmsk_441',['ADC_CSR_EOS_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feos_5fmst_5fpos_442',['ADC_CSR_EOS_MST_Pos',['../group___peripheral___registers___bits___definition.html#gaf33d878f9dcc2a15de3fc0ebc50ee8c3',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feos_5fslv_443',['ADC_CSR_EOS_SLV',['../group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feos_5fslv_5fmsk_444',['ADC_CSR_EOS_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feos_5fslv_5fpos_445',['ADC_CSR_EOS_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga82ca333da9c745f33eb2d73028f26322',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_446',['ADC_CSR_EOSMP_MST',['../group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_5fmsk_447',['ADC_CSR_EOSMP_MST_Msk',['../group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_5fpos_448',['ADC_CSR_EOSMP_MST_Pos',['../group___peripheral___registers___bits___definition.html#gaaf5e0c3a350c7ca3fa454e17dd22aa80',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_449',['ADC_CSR_EOSMP_SLV',['../group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_5fmsk_450',['ADC_CSR_EOSMP_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_5fpos_451',['ADC_CSR_EOSMP_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga0a146a77be464bbbf0fa2d8472d248bb',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_452',['ADC_CSR_JEOC_MST',['../group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_5fmsk_453',['ADC_CSR_JEOC_MST_Msk',['../group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_5fpos_454',['ADC_CSR_JEOC_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga4e67ac425bc7dfa7cfb55a2cffd28b94',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_455',['ADC_CSR_JEOC_SLV',['../group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_5fmsk_456',['ADC_CSR_JEOC_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_5fpos_457',['ADC_CSR_JEOC_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gaa1aebc05c56a29880d5dc0dbcf0b914b',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_458',['ADC_CSR_JEOS_MST',['../group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_5fmsk_459',['ADC_CSR_JEOS_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_5fpos_460',['ADC_CSR_JEOS_MST_Pos',['../group___peripheral___registers___bits___definition.html#gad228e1b5966ee8301ca3cc9ebb78f590',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_461',['ADC_CSR_JEOS_SLV',['../group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_5fmsk_462',['ADC_CSR_JEOS_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_5fpos_463',['ADC_CSR_JEOS_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga8d9500ecddbccc90c957a86b859afc22',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_464',['ADC_CSR_JQOVF_MST',['../group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_5fmsk_465',['ADC_CSR_JQOVF_MST_Msk',['../group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_5fpos_466',['ADC_CSR_JQOVF_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga65be63022fa0d88ccda861776f06e003',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_467',['ADC_CSR_JQOVF_SLV',['../group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_5fmsk_468',['ADC_CSR_JQOVF_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_5fpos_469',['ADC_CSR_JQOVF_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga304437de9dbf69480c965fd9c9549b0e',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_470',['ADC_CSR_OVR_MST',['../group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_5fmsk_471',['ADC_CSR_OVR_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_5fpos_472',['ADC_CSR_OVR_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga6e64bf265262e75533484f0c718e8e73',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_473',['ADC_CSR_OVR_SLV',['../group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_5fmsk_474',['ADC_CSR_OVR_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79',1,'stm32l471xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_5fpos_475',['ADC_CSR_OVR_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gabe78aba35299333c392c4561e5896f59',1,'stm32l471xx.h']]],
  ['adc_5fdataalign_5fleft_476',['ADC_DATAALIGN_LEFT',['../group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n.html#ga8afeead661c1ffbc27a5405a254d60ba',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fdataalign_5fright_477',['ADC_DATAALIGN_RIGHT',['../group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n.html#gafed5c0d327ad6d2cc0960f7943beb265',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fdifferential_5fended_478',['ADC_DIFFERENTIAL_ENDED',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g.html#gabaa4f18438af7824cecf586d4171b443',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fdifsel_5fchannel_479',['ADC_DIFSEL_CHANNEL',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga70c647a4ae4b0c0114a09106c0b7421c',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fdifsel_5fdifsel_480',['ADC_DIFSEL_DIFSEL',['../group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f0_481',['ADC_DIFSEL_DIFSEL_0',['../group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f1_482',['ADC_DIFSEL_DIFSEL_1',['../group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f10_483',['ADC_DIFSEL_DIFSEL_10',['../group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f11_484',['ADC_DIFSEL_DIFSEL_11',['../group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f12_485',['ADC_DIFSEL_DIFSEL_12',['../group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f13_486',['ADC_DIFSEL_DIFSEL_13',['../group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f14_487',['ADC_DIFSEL_DIFSEL_14',['../group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f15_488',['ADC_DIFSEL_DIFSEL_15',['../group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f16_489',['ADC_DIFSEL_DIFSEL_16',['../group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f17_490',['ADC_DIFSEL_DIFSEL_17',['../group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f18_491',['ADC_DIFSEL_DIFSEL_18',['../group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f2_492',['ADC_DIFSEL_DIFSEL_2',['../group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f3_493',['ADC_DIFSEL_DIFSEL_3',['../group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f4_494',['ADC_DIFSEL_DIFSEL_4',['../group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f5_495',['ADC_DIFSEL_DIFSEL_5',['../group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f6_496',['ADC_DIFSEL_DIFSEL_6',['../group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f7_497',['ADC_DIFSEL_DIFSEL_7',['../group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f8_498',['ADC_DIFSEL_DIFSEL_8',['../group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f9_499',['ADC_DIFSEL_DIFSEL_9',['../group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5fmsk_500',['ADC_DIFSEL_DIFSEL_Msk',['../group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0',1,'stm32l471xx.h']]],
  ['adc_5fdifsel_5fdifsel_5fpos_501',['ADC_DIFSEL_DIFSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga14fac1ed528cdd03fb37f7f647b71617',1,'stm32l471xx.h']]],
  ['adc_5fdisable_502',['ADC_Disable',['../group___a_d_c___private___functions.html#gaf93525a5c14bfdf926f8d8331a63b44c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fdmaconvcplt_503',['ADC_DMAConvCplt',['../group___a_d_c___private___functions.html#ga055840e53820295bac4f4f0998ffcfb0',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fdmaerror_504',['ADC_DMAError',['../group___a_d_c___private___functions.html#gaede41b9e917d64ad31fbbb8ae9fab79c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fdmahalfconvcplt_505',['ADC_DMAHalfConvCplt',['../group___a_d_c___private___functions.html#ga27abcd16a928caf2b6c719ea67c12b25',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fdr_5frdata_506',['ADC_DR_RDATA',['../group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f0_507',['ADC_DR_RDATA_0',['../group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f1_508',['ADC_DR_RDATA_1',['../group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f10_509',['ADC_DR_RDATA_10',['../group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f11_510',['ADC_DR_RDATA_11',['../group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f12_511',['ADC_DR_RDATA_12',['../group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f13_512',['ADC_DR_RDATA_13',['../group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f14_513',['ADC_DR_RDATA_14',['../group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f15_514',['ADC_DR_RDATA_15',['../group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f2_515',['ADC_DR_RDATA_2',['../group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f3_516',['ADC_DR_RDATA_3',['../group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f4_517',['ADC_DR_RDATA_4',['../group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f5_518',['ADC_DR_RDATA_5',['../group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f6_519',['ADC_DR_RDATA_6',['../group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f7_520',['ADC_DR_RDATA_7',['../group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f8_521',['ADC_DR_RDATA_8',['../group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5f9_522',['ADC_DR_RDATA_9',['../group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5fmsk_523',['ADC_DR_RDATA_Msk',['../group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7',1,'stm32l471xx.h']]],
  ['adc_5fdr_5frdata_5fpos_524',['ADC_DR_RDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga32e518c40219c8d83b22c8ce8942308f',1,'stm32l471xx.h']]],
  ['adc_5fenable_525',['ADC_Enable',['../group___a_d_c___private___functions.html#ga034b9253bac7f083ec43b5b09873ebf1',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5feoc_5fseq_5fconv_526',['ADC_EOC_SEQ_CONV',['../group___a_d_c___e_o_c_selection.html#ga6c71ff64c9ecc9ba19ac088009f36cd8',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5feoc_5fsingle_5fconv_527',['ADC_EOC_SINGLE_CONV',['../group___a_d_c___e_o_c_selection.html#ga4c455483d74c1be899d4b2e8f45f202b',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5feosmp_5fevent_528',['ADC_EOSMP_EVENT',['../group___a_d_c___event__type.html#ga64cc36c6052158905e3bc50058534246',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexported_5ffunctions_529',['ADC_Exported_Functions',['../group___a_d_c___exported___functions.html',1,'']]],
  ['adc_5fexported_5ffunctions_5fgroup1_530',['ADC_Exported_Functions_Group1',['../group___a_d_c___exported___functions___group1.html',1,'']]],
  ['adc_5fexported_5ffunctions_5fgroup2_531',['ADC_Exported_Functions_Group2',['../group___a_d_c___exported___functions___group2.html',1,'']]],
  ['adc_5fexported_5ffunctions_5fgroup4_532',['ADC_Exported_Functions_Group4',['../group___a_d_c___exported___functions___group4.html',1,'']]],
  ['adc_5fexternaltrig0_5ft6_5ftrgo_533',['ADC_EXTERNALTRIG0_T6_TRGO',['../group___h_a_l___a_d_c___aliased___defines.html#ga72d7fcd1d65274786de2b3ccd6b853c4',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig1_5ft21_5fcc2_534',['ADC_EXTERNALTRIG1_T21_CC2',['../group___h_a_l___a_d_c___aliased___defines.html#gab001be8f7abe45ddf92a476a65c6dd50',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig2_5ft2_5ftrgo_535',['ADC_EXTERNALTRIG2_T2_TRGO',['../group___h_a_l___a_d_c___aliased___defines.html#gaad24eb6d74f2e4396d59afc4c715a053',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig3_5ft2_5fcc4_536',['ADC_EXTERNALTRIG3_T2_CC4',['../group___h_a_l___a_d_c___aliased___defines.html#gaa0f8054b3363d13a190ee0d366363575',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig4_5ft22_5ftrgo_537',['ADC_EXTERNALTRIG4_T22_TRGO',['../group___h_a_l___a_d_c___aliased___defines.html#ga671cb20b99d24f3c9923ac7777e5f84e',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig7_5fext_5fit11_538',['ADC_EXTERNALTRIG7_EXT_IT11',['../group___h_a_l___a_d_c___aliased___defines.html#ga54407c5dc446f7d5425d8ac135bee69e',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig_5fedge_5ffalling_539',['ADC_EXTERNALTRIG_EDGE_FALLING',['../group___h_a_l___a_d_c___aliased___defines.html#ga0b539c9290d819da8932016f4a4ca2a1',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig_5fedge_5fnone_540',['ADC_EXTERNALTRIG_EDGE_NONE',['../group___h_a_l___a_d_c___aliased___defines.html#ga324129b8c65e1f89b0002c31297935eb',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig_5fedge_5frising_541',['ADC_EXTERNALTRIG_EDGE_RISING',['../group___h_a_l___a_d_c___aliased___defines.html#ga7955225cafbadae21be3c9eaaab4bd58',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig_5fedge_5frisingfalling_542',['ADC_EXTERNALTRIG_EDGE_RISINGFALLING',['../group___h_a_l___a_d_c___aliased___defines.html#gaa0c1b4c780d8091fd60f2624ceb2f3a4',1,'stm32_hal_legacy.h']]],
  ['adc_5fexternaltrig_5fext_5fit11_543',['ADC_EXTERNALTRIG_EXT_IT11',['../group___a_d_c__regular__external__trigger__source.html#ga79c6ddcd5e158a6506da9fae010927d8',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft15_5ftrgo_544',['ADC_EXTERNALTRIG_T15_TRGO',['../group___a_d_c__regular__external__trigger__source.html#ga1c2905c00d2c282336eb21c25d9f1f3c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft1_5fcc1_545',['ADC_EXTERNALTRIG_T1_CC1',['../group___a_d_c__regular__external__trigger__source.html#ga675c3b7d7e8ecccb6a22fd9af4466b49',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft1_5fcc2_546',['ADC_EXTERNALTRIG_T1_CC2',['../group___a_d_c__regular__external__trigger__source.html#ga4eddfd5601687d3dc1088ff3ae6c9b34',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft1_5fcc3_547',['ADC_EXTERNALTRIG_T1_CC3',['../group___a_d_c__regular__external__trigger__source.html#ga090438bcac0f33206bf0e0165f2c71ce',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft1_5ftrgo_548',['ADC_EXTERNALTRIG_T1_TRGO',['../group___a_d_c__regular__external__trigger__source.html#ga4cf45a5a339ab8342984fabb268a91b8',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft1_5ftrgo2_549',['ADC_EXTERNALTRIG_T1_TRGO2',['../group___a_d_c__regular__external__trigger__source.html#ga8d7fd6a426a23de3361426448b7f5d49',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft2_5fcc2_550',['ADC_EXTERNALTRIG_T2_CC2',['../group___a_d_c__regular__external__trigger__source.html#gac6dc356899afe00c76d354cfea4ecfda',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft2_5ftrgo_551',['ADC_EXTERNALTRIG_T2_TRGO',['../group___a_d_c__regular__external__trigger__source.html#gaaf414b3716e97dff957fa9dabe691ceb',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft3_5fcc4_552',['ADC_EXTERNALTRIG_T3_CC4',['../group___a_d_c__regular__external__trigger__source.html#gab18f8f69bd5b45c79b62a28df2f731cd',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft3_5ftrgo_553',['ADC_EXTERNALTRIG_T3_TRGO',['../group___a_d_c__regular__external__trigger__source.html#ga763ad79d293f8eae7208b94a49b1de01',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft4_5fcc4_554',['ADC_EXTERNALTRIG_T4_CC4',['../group___a_d_c__regular__external__trigger__source.html#gaa72503069f3daddd3b54321d38148c43',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft4_5ftrgo_555',['ADC_EXTERNALTRIG_T4_TRGO',['../group___a_d_c__regular__external__trigger__source.html#gacbde6cb476c93a74fa2203884af33c06',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft6_5ftrgo_556',['ADC_EXTERNALTRIG_T6_TRGO',['../group___a_d_c__regular__external__trigger__source.html#ga8494b127c514467b790fef9d5be6f2ac',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft8_5ftrgo_557',['ADC_EXTERNALTRIG_T8_TRGO',['../group___a_d_c__regular__external__trigger__source.html#ga0c2b0c3bf04b45736f04df50f67e3b80',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrig_5ft8_5ftrgo2_558',['ADC_EXTERNALTRIG_T8_TRGO2',['../group___a_d_c__regular__external__trigger__source.html#ga12b4fbf934390e10f1a4f7183c03e4d6',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrigconvedge_5ffalling_559',['ADC_EXTERNALTRIGCONVEDGE_FALLING',['../group___a_d_c__regular__external__trigger__edge.html#ga15975c01b6a514f346272a1373239c54',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrigconvedge_5fnone_560',['ADC_EXTERNALTRIGCONVEDGE_NONE',['../group___a_d_c__regular__external__trigger__edge.html#gab2e3a19c05441925f9b9a482238994ac',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrigconvedge_5frising_561',['ADC_EXTERNALTRIGCONVEDGE_RISING',['../group___a_d_c__regular__external__trigger__edge.html#ga0aaa4e876de630733ca4ca4116b9608e',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltrigconvedge_5frisingfalling_562',['ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING',['../group___a_d_c__regular__external__trigger__edge.html#gab4221f5f52b5f75dc8cea701bb57be35',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fexternaltriginjec_5fext_5fit15_563',['ADC_EXTERNALTRIGINJEC_EXT_IT15',['../group___a_d_c__injected__external__trigger__source.html#ga28406231956a406ba39de6e3e1730ff3',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft15_5ftrgo_564',['ADC_EXTERNALTRIGINJEC_T15_TRGO',['../group___a_d_c__injected__external__trigger__source.html#ga921e283488ac51a89b0314ca8bf3bfa1',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft1_5fcc4_565',['ADC_EXTERNALTRIGINJEC_T1_CC4',['../group___a_d_c__injected__external__trigger__source.html#ga76afcb1b5269ef4cd1a1363ad0c183f3',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft1_5ftrgo_566',['ADC_EXTERNALTRIGINJEC_T1_TRGO',['../group___a_d_c__injected__external__trigger__source.html#gaa440b68601dd33dff3c7d84e9ca65722',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft1_5ftrgo2_567',['ADC_EXTERNALTRIGINJEC_T1_TRGO2',['../group___a_d_c__injected__external__trigger__source.html#gad392b556aedbd845187fbe49981e2dcc',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft2_5fcc1_568',['ADC_EXTERNALTRIGINJEC_T2_CC1',['../group___a_d_c__injected__external__trigger__source.html#ga949d65bba1c4763029803fa4a06b0a92',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft2_5ftrgo_569',['ADC_EXTERNALTRIGINJEC_T2_TRGO',['../group___a_d_c__injected__external__trigger__source.html#gaf55019cfc1f565b459d2969a35d53c30',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft3_5fcc1_570',['ADC_EXTERNALTRIGINJEC_T3_CC1',['../group___a_d_c__injected__external__trigger__source.html#gabdbde325c98aa1a444becebd2caad2a3',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft3_5fcc3_571',['ADC_EXTERNALTRIGINJEC_T3_CC3',['../group___a_d_c__injected__external__trigger__source.html#ga176046adb5e80d3dff675bc48dcb7cc5',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft3_5fcc4_572',['ADC_EXTERNALTRIGINJEC_T3_CC4',['../group___a_d_c__injected__external__trigger__source.html#ga13e0440a87ee7238883b633af5762ab4',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft3_5ftrgo_573',['ADC_EXTERNALTRIGINJEC_T3_TRGO',['../group___a_d_c__injected__external__trigger__source.html#ga7ee8656b00d361603e494e3f7a1c3189',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft4_5ftrgo_574',['ADC_EXTERNALTRIGINJEC_T4_TRGO',['../group___a_d_c__injected__external__trigger__source.html#gaa3d60fece65ebb24224758e0dc39f8bc',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft6_5ftrgo_575',['ADC_EXTERNALTRIGINJEC_T6_TRGO',['../group___a_d_c__injected__external__trigger__source.html#gaa79a8bafc0bab18fbf78356b342ef57c',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft8_5fcc4_576',['ADC_EXTERNALTRIGINJEC_T8_CC4',['../group___a_d_c__injected__external__trigger__source.html#ga2db3c66874136b6eba71515924039297',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft8_5ftrgo_577',['ADC_EXTERNALTRIGINJEC_T8_TRGO',['../group___a_d_c__injected__external__trigger__source.html#ga5c96eeb4aa0469854e18bbf41848f918',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjec_5ft8_5ftrgo2_578',['ADC_EXTERNALTRIGINJEC_T8_TRGO2',['../group___a_d_c__injected__external__trigger__source.html#ga90f385ff356900d699a48e8b3f2a39ad',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjecconv_5fedge_5ffalling_579',['ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING',['../group___a_d_c__injected__external__trigger__edge.html#ga34a788461ea897390ea0854808a0a326',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjecconv_5fedge_5fnone_580',['ADC_EXTERNALTRIGINJECCONV_EDGE_NONE',['../group___a_d_c__injected__external__trigger__edge.html#ga5ef4af64eb11cd75fac665eb7dce016b',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjecconv_5fedge_5frising_581',['ADC_EXTERNALTRIGINJECCONV_EDGE_RISING',['../group___a_d_c__injected__external__trigger__edge.html#ga79010c28c68ef0c2a19c021adcf983d2',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fexternaltriginjecconv_5fedge_5frisingfalling_582',['ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING',['../group___a_d_c__injected__external__trigger__edge.html#gad9982de1061b65924dd62873e95fd803',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fflag_5fall_583',['ADC_FLAG_ALL',['../group___a_d_c__flags__definition.html#ga5667f67a9ea12f31daa654a8a6763fb6',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fawd_584',['ADC_FLAG_AWD',['../group___a_d_c__flags__definition.html#gadb75a4b430fb84950232b7a8f3a6a877',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fawd1_585',['ADC_FLAG_AWD1',['../group___a_d_c__flags__definition.html#ga93c3537ba0c71001d07e40df4fdb3e35',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fawd2_586',['ADC_FLAG_AWD2',['../group___a_d_c__flags__definition.html#ga15447535e0916abe29a370578d4266e7',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fawd3_587',['ADC_FLAG_AWD3',['../group___a_d_c__flags__definition.html#gae75b7f1aeae23999d37023cd8970b68e',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5feoc_588',['ADC_FLAG_EOC',['../group___a_d_c__flags__definition.html#gaf2c6fdf7e9ab63b778149e5fb56413d4',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5feos_589',['ADC_FLAG_EOS',['../group___a_d_c__flags__definition.html#gac3acbfd08e72d33bc520dac5998f7e52',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5feosmp_590',['ADC_FLAG_EOSMP',['../group___a_d_c__flags__definition.html#gacf79acb4682b5c104fe38f9dff035656',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fjeoc_591',['ADC_FLAG_JEOC',['../group___a_d_c__flags__definition.html#ga4df8eea8ab83d98104ee15a339743a4e',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fjeos_592',['ADC_FLAG_JEOS',['../group___a_d_c__flags__definition.html#gadecc793b0a121e763d373454cf23d6e4',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fjqovf_593',['ADC_FLAG_JQOVF',['../group___a_d_c__flags__definition.html#ga69a66d3b5476bbea4c7481b63523583c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fovr_594',['ADC_FLAG_OVR',['../group___a_d_c__flags__definition.html#ga6e8f399d2af342bd18b9f5803cb986e7',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5fpostconv_5fall_595',['ADC_FLAG_POSTCONV_ALL',['../group___a_d_c__flags__definition.html#ga790f33c46bdd17e04ec3421d98a73504',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fflag_5frdy_596',['ADC_FLAG_RDY',['../group___a_d_c__flags__definition.html#gaf1a4a140115121cc0ec1f821d2c8c199',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fget_5fresolution_597',['ADC_GET_RESOLUTION',['../group___a_d_c___private___macros.html#gae2da95074db4dd0418c1dd1f13ad7970',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fhandletypedef_598',['ADC_HandleTypeDef',['../struct_a_d_c___handle_type_def.html',1,'']]],
  ['adc_5fier_5fadrdy_599',['ADC_IER_ADRDY',['../group___peripheral___registers___bits___definition.html#ga033ba09edd4f75e3ac96fc4c21cd1ea3',1,'stm32l471xx.h']]],
  ['adc_5fier_5fadrdyie_600',['ADC_IER_ADRDYIE',['../group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b',1,'stm32l471xx.h']]],
  ['adc_5fier_5fadrdyie_5fmsk_601',['ADC_IER_ADRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6',1,'stm32l471xx.h']]],
  ['adc_5fier_5fadrdyie_5fpos_602',['ADC_IER_ADRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd1_603',['ADC_IER_AWD1',['../group___peripheral___registers___bits___definition.html#ga45ae4f086fac0dbe6e67900537edb013',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd1ie_604',['ADC_IER_AWD1IE',['../group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd1ie_5fmsk_605',['ADC_IER_AWD1IE_Msk',['../group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd1ie_5fpos_606',['ADC_IER_AWD1IE_Pos',['../group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd2_607',['ADC_IER_AWD2',['../group___peripheral___registers___bits___definition.html#ga7308dc63967af2eb490c057cf92bb862',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd2ie_608',['ADC_IER_AWD2IE',['../group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd2ie_5fmsk_609',['ADC_IER_AWD2IE_Msk',['../group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd2ie_5fpos_610',['ADC_IER_AWD2IE_Pos',['../group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd3_611',['ADC_IER_AWD3',['../group___peripheral___registers___bits___definition.html#ga860b4564dfaa399f58db514f9b9e45e7',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd3ie_612',['ADC_IER_AWD3IE',['../group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd3ie_5fmsk_613',['ADC_IER_AWD3IE_Msk',['../group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26',1,'stm32l471xx.h']]],
  ['adc_5fier_5fawd3ie_5fpos_614',['ADC_IER_AWD3IE_Pos',['../group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d',1,'stm32l471xx.h']]],
  ['adc_5fier_5feoc_615',['ADC_IER_EOC',['../group___peripheral___registers___bits___definition.html#ga767c96b00a96b71faa41fb6bb6438de8',1,'stm32l471xx.h']]],
  ['adc_5fier_5feocie_616',['ADC_IER_EOCIE',['../group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985',1,'stm32l471xx.h']]],
  ['adc_5fier_5feocie_5fmsk_617',['ADC_IER_EOCIE_Msk',['../group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687',1,'stm32l471xx.h']]],
  ['adc_5fier_5feocie_5fpos_618',['ADC_IER_EOCIE_Pos',['../group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c',1,'stm32l471xx.h']]],
  ['adc_5fier_5feos_619',['ADC_IER_EOS',['../group___peripheral___registers___bits___definition.html#gaf02919d76e481143cba97393d34a20da',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosie_620',['ADC_IER_EOSIE',['../group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosie_5fmsk_621',['ADC_IER_EOSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosie_5fpos_622',['ADC_IER_EOSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosmp_623',['ADC_IER_EOSMP',['../group___peripheral___registers___bits___definition.html#ga9dc95e7d4a0abe7dd166d4e8a7926980',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosmpie_624',['ADC_IER_EOSMPIE',['../group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosmpie_5fmsk_625',['ADC_IER_EOSMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8',1,'stm32l471xx.h']]],
  ['adc_5fier_5feosmpie_5fpos_626',['ADC_IER_EOSMPIE_Pos',['../group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeoc_627',['ADC_IER_JEOC',['../group___peripheral___registers___bits___definition.html#gaf96ad3772c5d15526c625ad2ccd47983',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeocie_628',['ADC_IER_JEOCIE',['../group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeocie_5fmsk_629',['ADC_IER_JEOCIE_Msk',['../group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeocie_5fpos_630',['ADC_IER_JEOCIE_Pos',['../group___peripheral___registers___bits___definition.html#ga1b2ce3fcd140a0b59d9e25ac30b419ef',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeos_631',['ADC_IER_JEOS',['../group___peripheral___registers___bits___definition.html#gaecd65d64637ffec538205cccf257700b',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeosie_632',['ADC_IER_JEOSIE',['../group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeosie_5fmsk_633',['ADC_IER_JEOSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjeosie_5fpos_634',['ADC_IER_JEOSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga8e1dc143f5693cb6598d3ecb154dfa27',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjqovf_635',['ADC_IER_JQOVF',['../group___peripheral___registers___bits___definition.html#ga9f1aaa21a8a07634ab28061fa27cc1bf',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjqovfie_636',['ADC_IER_JQOVFIE',['../group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjqovfie_5fmsk_637',['ADC_IER_JQOVFIE_Msk',['../group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a',1,'stm32l471xx.h']]],
  ['adc_5fier_5fjqovfie_5fpos_638',['ADC_IER_JQOVFIE_Pos',['../group___peripheral___registers___bits___definition.html#gaa6b8f0d6a31cabcc9717ed7d0a8f6e39',1,'stm32l471xx.h']]],
  ['adc_5fier_5fovr_639',['ADC_IER_OVR',['../group___peripheral___registers___bits___definition.html#ga5d5833608a54fb66537c8cfbbcee44a9',1,'stm32l471xx.h']]],
  ['adc_5fier_5fovrie_640',['ADC_IER_OVRIE',['../group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107',1,'stm32l471xx.h']]],
  ['adc_5fier_5fovrie_5fmsk_641',['ADC_IER_OVRIE_Msk',['../group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4',1,'stm32l471xx.h']]],
  ['adc_5fier_5fovrie_5fpos_642',['ADC_IER_OVRIE_Pos',['../group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9',1,'stm32l471xx.h']]],
  ['adc_5finittypedef_643',['ADC_InitTypeDef',['../struct_a_d_c___init_type_def.html',1,'']]],
  ['adc_5finjected_5fgroup_644',['ADC_INJECTED_GROUP',['../group___a_d_c___h_a_l___e_c___g_r_o_u_p_s.html#gaa4bd962bf44dede624f7174fbc2c1dfb',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5finjected_5frank_5f1_645',['ADC_INJECTED_RANK_1',['../group___a_d_c___i_n_j___s_e_q___r_a_n_k_s.html#gabe6252325fda6b22c794ea7b0e974ee3',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5finjected_5frank_5f2_646',['ADC_INJECTED_RANK_2',['../group___a_d_c___i_n_j___s_e_q___r_a_n_k_s.html#gaf065faf92e099a1667694233384d187e',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5finjected_5frank_5f3_647',['ADC_INJECTED_RANK_3',['../group___a_d_c___i_n_j___s_e_q___r_a_n_k_s.html#ga5fa8c3014caccae280220fd3df5d7f23',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5finjected_5frank_5f4_648',['ADC_INJECTED_RANK_4',['../group___a_d_c___i_n_j___s_e_q___r_a_n_k_s.html#gaffe7c5042c696b39ef23fba9af5a88b9',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5finjected_5fsoftware_5fstart_649',['ADC_INJECTED_SOFTWARE_START',['../group___a_d_c__injected__external__trigger__source.html#gae90a9b5e1ae0cb2ef2c711d90b0b382b',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5finjectionconfigtypedef_650',['ADC_InjectionConfigTypeDef',['../struct_a_d_c___injection_config_type_def.html',1,'']]],
  ['adc_5finjectionconftypedef_651',['ADC_InjectionConfTypeDef',['../struct_a_d_c___injection_conf_type_def.html',1,'']]],
  ['adc_5finjoversamplingtypedef_652',['ADC_InjOversamplingTypeDef',['../struct_a_d_c___inj_oversampling_type_def.html',1,'']]],
  ['adc_5fis_5fconversion_5fongoing_5finjected_653',['ADC_IS_CONVERSION_ONGOING_INJECTED',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga28af2327e144799b1eaa92c736e97a60',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fis_5fconversion_5fongoing_5fregular_654',['ADC_IS_CONVERSION_ONGOING_REGULAR',['../group___a_d_c___private___macros.html#ga5df8ea820271c854b85617162b08c6d3',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fis_5fconversion_5fongoing_5fregular_5finjected_655',['ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gac4b5b4ae39217d7467cd8bbcb24b6664',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fis_5fenable_656',['ADC_IS_ENABLE',['../group___a_d_c___private___macros.html#gafe3a7a04ff078c62ae98b19403f696c7',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fis_5fsoftware_5fstart_5finjected_657',['ADC_IS_SOFTWARE_START_INJECTED',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gaa3a1c2197a097b9bb8159b6eb1ac8941',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fisr_5fadrdy_658',['ADC_ISR_ADRDY',['../group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fadrdy_5fmsk_659',['ADC_ISR_ADRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fadrdy_5fpos_660',['ADC_ISR_ADRDY_Pos',['../group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd1_661',['ADC_ISR_AWD1',['../group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd1_5fmsk_662',['ADC_ISR_AWD1_Msk',['../group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd1_5fpos_663',['ADC_ISR_AWD1_Pos',['../group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd2_664',['ADC_ISR_AWD2',['../group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd2_5fmsk_665',['ADC_ISR_AWD2_Msk',['../group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd2_5fpos_666',['ADC_ISR_AWD2_Pos',['../group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd3_667',['ADC_ISR_AWD3',['../group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd3_5fmsk_668',['ADC_ISR_AWD3_Msk',['../group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fawd3_5fpos_669',['ADC_ISR_AWD3_Pos',['../group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feoc_670',['ADC_ISR_EOC',['../group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feoc_5fmsk_671',['ADC_ISR_EOC_Msk',['../group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feoc_5fpos_672',['ADC_ISR_EOC_Pos',['../group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feos_673',['ADC_ISR_EOS',['../group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feos_5fmsk_674',['ADC_ISR_EOS_Msk',['../group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feos_5fpos_675',['ADC_ISR_EOS_Pos',['../group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feosmp_676',['ADC_ISR_EOSMP',['../group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feosmp_5fmsk_677',['ADC_ISR_EOSMP_Msk',['../group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b',1,'stm32l471xx.h']]],
  ['adc_5fisr_5feosmp_5fpos_678',['ADC_ISR_EOSMP_Pos',['../group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjeoc_679',['ADC_ISR_JEOC',['../group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjeoc_5fmsk_680',['ADC_ISR_JEOC_Msk',['../group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjeoc_5fpos_681',['ADC_ISR_JEOC_Pos',['../group___peripheral___registers___bits___definition.html#ga6a7cbfbcab9ec9ba48a08858253d3c58',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjeos_682',['ADC_ISR_JEOS',['../group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjeos_5fmsk_683',['ADC_ISR_JEOS_Msk',['../group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjeos_5fpos_684',['ADC_ISR_JEOS_Pos',['../group___peripheral___registers___bits___definition.html#ga4c141366f5eb12af614b1b918705d780',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjqovf_685',['ADC_ISR_JQOVF',['../group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjqovf_5fmsk_686',['ADC_ISR_JQOVF_Msk',['../group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fjqovf_5fpos_687',['ADC_ISR_JQOVF_Pos',['../group___peripheral___registers___bits___definition.html#ga0f17107de302b254c57a424811229387',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fovr_688',['ADC_ISR_OVR',['../group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fovr_5fmsk_689',['ADC_ISR_OVR_Msk',['../group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081',1,'stm32l471xx.h']]],
  ['adc_5fisr_5fovr_5fpos_690',['ADC_ISR_OVR_Pos',['../group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4',1,'stm32l471xx.h']]],
  ['adc_5fit_5fawd_691',['ADC_IT_AWD',['../group___a_d_c__interrupts__definition.html#ga2f5c7f9900c24250a0c6ccaa7cbca946',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fawd1_692',['ADC_IT_AWD1',['../group___a_d_c__interrupts__definition.html#gaaed0d609d1e547913724a13cb000fc31',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fawd2_693',['ADC_IT_AWD2',['../group___a_d_c__interrupts__definition.html#gacacb81c883fcee6f00f993300fff6461',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fawd3_694',['ADC_IT_AWD3',['../group___a_d_c__interrupts__definition.html#gae843883bdd162d68cc36c3735bdd8a12',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5feoc_695',['ADC_IT_EOC',['../group___a_d_c__interrupts__definition.html#ga0ad335d835f54415194d448019569e00',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5feos_696',['ADC_IT_EOS',['../group___a_d_c__interrupts__definition.html#gaefebf69110054387451593d4d52ce197',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5feosmp_697',['ADC_IT_EOSMP',['../group___a_d_c__interrupts__definition.html#ga955e4c06483055cade95fc849ff3af29',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fjeoc_698',['ADC_IT_JEOC',['../group___a_d_c__interrupts__definition.html#gad439fc0cd69706704d47aeabfeddb631',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fjeos_699',['ADC_IT_JEOS',['../group___a_d_c__interrupts__definition.html#gaa4a17b2f33af88b894f54e68e4f9148b',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fjqovf_700',['ADC_IT_JQOVF',['../group___a_d_c__interrupts__definition.html#gad12ccf04090f488ec0dfa92d96a51dd9',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5fovr_701',['ADC_IT_OVR',['../group___a_d_c__interrupts__definition.html#gac3852b7789860e0ea79b82115ab877a0',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fit_5frdy_702',['ADC_IT_RDY',['../group___a_d_c__interrupts__definition.html#gad46aa18aeb55285ecda24956c9811936',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fjdr1_5fjdata_703',['ADC_JDR1_JDATA',['../group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f0_704',['ADC_JDR1_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f1_705',['ADC_JDR1_JDATA_1',['../group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f10_706',['ADC_JDR1_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f11_707',['ADC_JDR1_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f12_708',['ADC_JDR1_JDATA_12',['../group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f13_709',['ADC_JDR1_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f14_710',['ADC_JDR1_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f15_711',['ADC_JDR1_JDATA_15',['../group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f2_712',['ADC_JDR1_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f3_713',['ADC_JDR1_JDATA_3',['../group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f4_714',['ADC_JDR1_JDATA_4',['../group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f5_715',['ADC_JDR1_JDATA_5',['../group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f6_716',['ADC_JDR1_JDATA_6',['../group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f7_717',['ADC_JDR1_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f8_718',['ADC_JDR1_JDATA_8',['../group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5f9_719',['ADC_JDR1_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5fmsk_720',['ADC_JDR1_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d',1,'stm32l471xx.h']]],
  ['adc_5fjdr1_5fjdata_5fpos_721',['ADC_JDR1_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_722',['ADC_JDR2_JDATA',['../group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f0_723',['ADC_JDR2_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f1_724',['ADC_JDR2_JDATA_1',['../group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f10_725',['ADC_JDR2_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f11_726',['ADC_JDR2_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f12_727',['ADC_JDR2_JDATA_12',['../group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f13_728',['ADC_JDR2_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f14_729',['ADC_JDR2_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f15_730',['ADC_JDR2_JDATA_15',['../group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f2_731',['ADC_JDR2_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f3_732',['ADC_JDR2_JDATA_3',['../group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f4_733',['ADC_JDR2_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f5_734',['ADC_JDR2_JDATA_5',['../group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f6_735',['ADC_JDR2_JDATA_6',['../group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f7_736',['ADC_JDR2_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f8_737',['ADC_JDR2_JDATA_8',['../group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5f9_738',['ADC_JDR2_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5fmsk_739',['ADC_JDR2_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670',1,'stm32l471xx.h']]],
  ['adc_5fjdr2_5fjdata_5fpos_740',['ADC_JDR2_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_741',['ADC_JDR3_JDATA',['../group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f0_742',['ADC_JDR3_JDATA_0',['../group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f1_743',['ADC_JDR3_JDATA_1',['../group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f10_744',['ADC_JDR3_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f11_745',['ADC_JDR3_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f12_746',['ADC_JDR3_JDATA_12',['../group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f13_747',['ADC_JDR3_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f14_748',['ADC_JDR3_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f15_749',['ADC_JDR3_JDATA_15',['../group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f2_750',['ADC_JDR3_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f3_751',['ADC_JDR3_JDATA_3',['../group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f4_752',['ADC_JDR3_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f5_753',['ADC_JDR3_JDATA_5',['../group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f6_754',['ADC_JDR3_JDATA_6',['../group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f7_755',['ADC_JDR3_JDATA_7',['../group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f8_756',['ADC_JDR3_JDATA_8',['../group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5f9_757',['ADC_JDR3_JDATA_9',['../group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5fmsk_758',['ADC_JDR3_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683',1,'stm32l471xx.h']]],
  ['adc_5fjdr3_5fjdata_5fpos_759',['ADC_JDR3_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_760',['ADC_JDR4_JDATA',['../group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f0_761',['ADC_JDR4_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f1_762',['ADC_JDR4_JDATA_1',['../group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f10_763',['ADC_JDR4_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f11_764',['ADC_JDR4_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f12_765',['ADC_JDR4_JDATA_12',['../group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f13_766',['ADC_JDR4_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f14_767',['ADC_JDR4_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f15_768',['ADC_JDR4_JDATA_15',['../group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f2_769',['ADC_JDR4_JDATA_2',['../group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f3_770',['ADC_JDR4_JDATA_3',['../group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f4_771',['ADC_JDR4_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f5_772',['ADC_JDR4_JDATA_5',['../group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f6_773',['ADC_JDR4_JDATA_6',['../group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f7_774',['ADC_JDR4_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f8_775',['ADC_JDR4_JDATA_8',['../group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5f9_776',['ADC_JDR4_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5fmsk_777',['ADC_JDR4_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef',1,'stm32l471xx.h']]],
  ['adc_5fjdr4_5fjdata_5fpos_778',['ADC_JDR4_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f',1,'stm32l471xx.h']]],
  ['adc_5fjqovf_5fevent_779',['ADC_JQOVF_EVENT',['../group___a_d_c___event__type.html#gaa124a78a1e91c944f91bf1c4059ddf47',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fjsqr_5fjexten_780',['ADC_JSQR_JEXTEN',['../group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjexten_5f0_781',['ADC_JSQR_JEXTEN_0',['../group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjexten_5f1_782',['ADC_JSQR_JEXTEN_1',['../group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjexten_5fmsk_783',['ADC_JSQR_JEXTEN_Msk',['../group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjexten_5fpos_784',['ADC_JSQR_JEXTEN_Pos',['../group___peripheral___registers___bits___definition.html#gae44549c0712b73dca2bf8685f270623d',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_785',['ADC_JSQR_JEXTSEL',['../group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f0_786',['ADC_JSQR_JEXTSEL_0',['../group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f1_787',['ADC_JSQR_JEXTSEL_1',['../group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f2_788',['ADC_JSQR_JEXTSEL_2',['../group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f3_789',['ADC_JSQR_JEXTSEL_3',['../group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_5fmsk_790',['ADC_JSQR_JEXTSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjextsel_5fpos_791',['ADC_JSQR_JEXTSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga43a8187287a51b6bc2814e88c13e7a27',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjl_792',['ADC_JSQR_JL',['../group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjl_5f0_793',['ADC_JSQR_JL_0',['../group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjl_5f1_794',['ADC_JSQR_JL_1',['../group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjl_5fmsk_795',['ADC_JSQR_JL_Msk',['../group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjl_5fpos_796',['ADC_JSQR_JL_Pos',['../group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_797',['ADC_JSQR_JSQ1',['../group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f0_798',['ADC_JSQR_JSQ1_0',['../group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f1_799',['ADC_JSQR_JSQ1_1',['../group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f2_800',['ADC_JSQR_JSQ1_2',['../group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f3_801',['ADC_JSQR_JSQ1_3',['../group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f4_802',['ADC_JSQR_JSQ1_4',['../group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5fmsk_803',['ADC_JSQR_JSQ1_Msk',['../group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq1_5fpos_804',['ADC_JSQR_JSQ1_Pos',['../group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_805',['ADC_JSQR_JSQ2',['../group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f0_806',['ADC_JSQR_JSQ2_0',['../group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f1_807',['ADC_JSQR_JSQ2_1',['../group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f2_808',['ADC_JSQR_JSQ2_2',['../group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f3_809',['ADC_JSQR_JSQ2_3',['../group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f4_810',['ADC_JSQR_JSQ2_4',['../group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5fmsk_811',['ADC_JSQR_JSQ2_Msk',['../group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq2_5fpos_812',['ADC_JSQR_JSQ2_Pos',['../group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_813',['ADC_JSQR_JSQ3',['../group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f0_814',['ADC_JSQR_JSQ3_0',['../group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f1_815',['ADC_JSQR_JSQ3_1',['../group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f2_816',['ADC_JSQR_JSQ3_2',['../group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f3_817',['ADC_JSQR_JSQ3_3',['../group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f4_818',['ADC_JSQR_JSQ3_4',['../group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5fmsk_819',['ADC_JSQR_JSQ3_Msk',['../group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq3_5fpos_820',['ADC_JSQR_JSQ3_Pos',['../group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_821',['ADC_JSQR_JSQ4',['../group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f0_822',['ADC_JSQR_JSQ4_0',['../group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f1_823',['ADC_JSQR_JSQ4_1',['../group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f2_824',['ADC_JSQR_JSQ4_2',['../group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f3_825',['ADC_JSQR_JSQ4_3',['../group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f4_826',['ADC_JSQR_JSQ4_4',['../group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5fmsk_827',['ADC_JSQR_JSQ4_Msk',['../group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5fjsq4_5fpos_828',['ADC_JSQR_JSQ4_Pos',['../group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a',1,'stm32l471xx.h']]],
  ['adc_5fjsqr_5frk_829',['ADC_JSQR_RK',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga948d0969ad01f1a26731d03f92080049',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fmultimode_5fsupport_830',['ADC_MULTIMODE_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8',1,'stm32l471xx.h']]],
  ['adc_5foffset_5f1_831',['ADC_OFFSET_1',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html#gaf658b78c2521b9b2f18f99a58bae7ea3',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5foffset_5f2_832',['ADC_OFFSET_2',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html#gabc89e311aa676cf00165a5c68e8e85f1',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5foffset_5f3_833',['ADC_OFFSET_3',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html#ga20eb12e0e7300e9e645a3c3038ef1ffe',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5foffset_5f4_834',['ADC_OFFSET_4',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html#gab66f13dbf66cd38c522d5a01d1bc9e15',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5foffset_5fnone_835',['ADC_OFFSET_NONE',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html#gabd2058eb251b82f48511db88344dc173',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5foffset_5fshift_5fresolution_836',['ADC_OFFSET_SHIFT_RESOLUTION',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga46fefbac26cfa1ac51f830ae969520ff',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fofr1_5foffset1_837',['ADC_OFR1_OFFSET1',['../group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f0_838',['ADC_OFR1_OFFSET1_0',['../group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f1_839',['ADC_OFR1_OFFSET1_1',['../group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f10_840',['ADC_OFR1_OFFSET1_10',['../group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f11_841',['ADC_OFR1_OFFSET1_11',['../group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f2_842',['ADC_OFR1_OFFSET1_2',['../group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f3_843',['ADC_OFR1_OFFSET1_3',['../group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f4_844',['ADC_OFR1_OFFSET1_4',['../group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f5_845',['ADC_OFR1_OFFSET1_5',['../group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f6_846',['ADC_OFR1_OFFSET1_6',['../group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f7_847',['ADC_OFR1_OFFSET1_7',['../group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f8_848',['ADC_OFR1_OFFSET1_8',['../group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5f9_849',['ADC_OFR1_OFFSET1_9',['../group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_850',['ADC_OFR1_OFFSET1_CH',['../group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f0_851',['ADC_OFR1_OFFSET1_CH_0',['../group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f1_852',['ADC_OFR1_OFFSET1_CH_1',['../group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f2_853',['ADC_OFR1_OFFSET1_CH_2',['../group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f3_854',['ADC_OFR1_OFFSET1_CH_3',['../group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f4_855',['ADC_OFR1_OFFSET1_CH_4',['../group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5fmsk_856',['ADC_OFR1_OFFSET1_CH_Msk',['../group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5fpos_857',['ADC_OFR1_OFFSET1_CH_Pos',['../group___peripheral___registers___bits___definition.html#ga6019ba474e588f4b2d79d2479b5d05d1',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_858',['ADC_OFR1_OFFSET1_EN',['../group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_5fmsk_859',['ADC_OFR1_OFFSET1_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_5fpos_860',['ADC_OFR1_OFFSET1_EN_Pos',['../group___peripheral___registers___bits___definition.html#gabc4301d5cc137d003ed825192a00d57c',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fmsk_861',['ADC_OFR1_OFFSET1_Msk',['../group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914',1,'stm32l471xx.h']]],
  ['adc_5fofr1_5foffset1_5fpos_862',['ADC_OFR1_OFFSET1_Pos',['../group___peripheral___registers___bits___definition.html#gaa91c880a62a6c04b37f1b8810df1ecc8',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_863',['ADC_OFR2_OFFSET2',['../group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f0_864',['ADC_OFR2_OFFSET2_0',['../group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f1_865',['ADC_OFR2_OFFSET2_1',['../group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f10_866',['ADC_OFR2_OFFSET2_10',['../group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f11_867',['ADC_OFR2_OFFSET2_11',['../group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f2_868',['ADC_OFR2_OFFSET2_2',['../group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f3_869',['ADC_OFR2_OFFSET2_3',['../group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f4_870',['ADC_OFR2_OFFSET2_4',['../group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f5_871',['ADC_OFR2_OFFSET2_5',['../group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f6_872',['ADC_OFR2_OFFSET2_6',['../group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f7_873',['ADC_OFR2_OFFSET2_7',['../group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f8_874',['ADC_OFR2_OFFSET2_8',['../group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5f9_875',['ADC_OFR2_OFFSET2_9',['../group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_876',['ADC_OFR2_OFFSET2_CH',['../group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f0_877',['ADC_OFR2_OFFSET2_CH_0',['../group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f1_878',['ADC_OFR2_OFFSET2_CH_1',['../group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f2_879',['ADC_OFR2_OFFSET2_CH_2',['../group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f3_880',['ADC_OFR2_OFFSET2_CH_3',['../group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f4_881',['ADC_OFR2_OFFSET2_CH_4',['../group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5fmsk_882',['ADC_OFR2_OFFSET2_CH_Msk',['../group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5fpos_883',['ADC_OFR2_OFFSET2_CH_Pos',['../group___peripheral___registers___bits___definition.html#ga75b99d06a2f25e2af19304ed69299900',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_884',['ADC_OFR2_OFFSET2_EN',['../group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_5fmsk_885',['ADC_OFR2_OFFSET2_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_5fpos_886',['ADC_OFR2_OFFSET2_EN_Pos',['../group___peripheral___registers___bits___definition.html#ga5a5ddcb4c0a99ba82efb17440e3b0575',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fmsk_887',['ADC_OFR2_OFFSET2_Msk',['../group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30',1,'stm32l471xx.h']]],
  ['adc_5fofr2_5foffset2_5fpos_888',['ADC_OFR2_OFFSET2_Pos',['../group___peripheral___registers___bits___definition.html#ga0893c3c82b130bfd1155857a2158644a',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_889',['ADC_OFR3_OFFSET3',['../group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f0_890',['ADC_OFR3_OFFSET3_0',['../group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f1_891',['ADC_OFR3_OFFSET3_1',['../group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f10_892',['ADC_OFR3_OFFSET3_10',['../group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f11_893',['ADC_OFR3_OFFSET3_11',['../group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f2_894',['ADC_OFR3_OFFSET3_2',['../group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f3_895',['ADC_OFR3_OFFSET3_3',['../group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f4_896',['ADC_OFR3_OFFSET3_4',['../group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f5_897',['ADC_OFR3_OFFSET3_5',['../group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f6_898',['ADC_OFR3_OFFSET3_6',['../group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f7_899',['ADC_OFR3_OFFSET3_7',['../group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f8_900',['ADC_OFR3_OFFSET3_8',['../group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5f9_901',['ADC_OFR3_OFFSET3_9',['../group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_902',['ADC_OFR3_OFFSET3_CH',['../group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f0_903',['ADC_OFR3_OFFSET3_CH_0',['../group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f1_904',['ADC_OFR3_OFFSET3_CH_1',['../group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f2_905',['ADC_OFR3_OFFSET3_CH_2',['../group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f3_906',['ADC_OFR3_OFFSET3_CH_3',['../group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f4_907',['ADC_OFR3_OFFSET3_CH_4',['../group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5fmsk_908',['ADC_OFR3_OFFSET3_CH_Msk',['../group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5fpos_909',['ADC_OFR3_OFFSET3_CH_Pos',['../group___peripheral___registers___bits___definition.html#gad5b5b7a5a85356f25be2b2d54cb2bc4c',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_910',['ADC_OFR3_OFFSET3_EN',['../group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_5fmsk_911',['ADC_OFR3_OFFSET3_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_5fpos_912',['ADC_OFR3_OFFSET3_EN_Pos',['../group___peripheral___registers___bits___definition.html#ga09ddee96f01f6c0f755044057b2fdc62',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fmsk_913',['ADC_OFR3_OFFSET3_Msk',['../group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf',1,'stm32l471xx.h']]],
  ['adc_5fofr3_5foffset3_5fpos_914',['ADC_OFR3_OFFSET3_Pos',['../group___peripheral___registers___bits___definition.html#ga4ed0ec6c7986cd519a52f12f03ad1a1b',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_915',['ADC_OFR4_OFFSET4',['../group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f0_916',['ADC_OFR4_OFFSET4_0',['../group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f1_917',['ADC_OFR4_OFFSET4_1',['../group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f10_918',['ADC_OFR4_OFFSET4_10',['../group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f11_919',['ADC_OFR4_OFFSET4_11',['../group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f2_920',['ADC_OFR4_OFFSET4_2',['../group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f3_921',['ADC_OFR4_OFFSET4_3',['../group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f4_922',['ADC_OFR4_OFFSET4_4',['../group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f5_923',['ADC_OFR4_OFFSET4_5',['../group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f6_924',['ADC_OFR4_OFFSET4_6',['../group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f7_925',['ADC_OFR4_OFFSET4_7',['../group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f8_926',['ADC_OFR4_OFFSET4_8',['../group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5f9_927',['ADC_OFR4_OFFSET4_9',['../group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_928',['ADC_OFR4_OFFSET4_CH',['../group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f0_929',['ADC_OFR4_OFFSET4_CH_0',['../group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f1_930',['ADC_OFR4_OFFSET4_CH_1',['../group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f2_931',['ADC_OFR4_OFFSET4_CH_2',['../group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f3_932',['ADC_OFR4_OFFSET4_CH_3',['../group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f4_933',['ADC_OFR4_OFFSET4_CH_4',['../group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5fmsk_934',['ADC_OFR4_OFFSET4_CH_Msk',['../group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5fpos_935',['ADC_OFR4_OFFSET4_CH_Pos',['../group___peripheral___registers___bits___definition.html#ga7bd1760cbfcc7109b96635622c4729d5',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_936',['ADC_OFR4_OFFSET4_EN',['../group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_5fmsk_937',['ADC_OFR4_OFFSET4_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_5fpos_938',['ADC_OFR4_OFFSET4_EN_Pos',['../group___peripheral___registers___bits___definition.html#gad017b2c0cb0678b321e143bdb7f97574',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fmsk_939',['ADC_OFR4_OFFSET4_Msk',['../group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122',1,'stm32l471xx.h']]],
  ['adc_5fofr4_5foffset4_5fpos_940',['ADC_OFR4_OFFSET4_Pos',['../group___peripheral___registers___bits___definition.html#ga7a8d2f04e44ad5ca9fd95689a9301a60',1,'stm32l471xx.h']]],
  ['adc_5fofr_5fchannel_941',['ADC_OFR_CHANNEL',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga282877c068cc5455be8c9d436c9c279d',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5foversampling_5fratio_5f128_942',['ADC_OVERSAMPLING_RATIO_128',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#gac31dad5981a1151da1f8017f8424371c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f16_943',['ADC_OVERSAMPLING_RATIO_16',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#ga0e6746dc5d07bfe513a764e5af0bfa2a',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f2_944',['ADC_OVERSAMPLING_RATIO_2',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#ga8b7ef2b103ed4b74548df2c5c91e834d',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f256_945',['ADC_OVERSAMPLING_RATIO_256',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#ga3d59e0d21e418d8747416c559d64b791',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f32_946',['ADC_OVERSAMPLING_RATIO_32',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#ga998964cbba4a4e66fde84b655aac46fd',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f4_947',['ADC_OVERSAMPLING_RATIO_4',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#ga7fed785c6c600ca3c1e9d56a67f65a29',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f64_948',['ADC_OVERSAMPLING_RATIO_64',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#gac4b97019de7b66a75f8d2ebc128e41d9',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversampling_5fratio_5f8_949',['ADC_OVERSAMPLING_RATIO_8',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html#ga44e4e5bdbf0685521bab769bebd738ec',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5foversamplingtypedef_950',['ADC_OversamplingTypeDef',['../struct_a_d_c___oversampling_type_def.html',1,'']]],
  ['adc_5fovr_5fdata_5foverwritten_951',['ADC_OVR_DATA_OVERWRITTEN',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html#gaeafc365762736ea8b5d73ba8c163548a',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fovr_5fdata_5fpreserved_952',['ADC_OVR_DATA_PRESERVED',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html#ga5e6fdbe9cab7436c3bf4551944c5c04d',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fovr_5fevent_953',['ADC_OVR_EVENT',['../group___a_d_c___event__type.html#gae1ef5aaecb2d24cac50a59f1bc311221',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregoversampling_5fcontinued_5fmode_954',['ADC_REGOVERSAMPLING_CONTINUED_MODE',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html#gad18609ab7279a17c1c3f6aa7809006d1',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregoversampling_5fresumed_5fmode_955',['ADC_REGOVERSAMPLING_RESUMED_MODE',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html#gaef5c4d1ca3fc83eb39523f3df2fae997',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5fgroup_956',['ADC_REGULAR_GROUP',['../group___a_d_c___h_a_l___e_c___g_r_o_u_p_s.html#ga5330c69e67bd145bcf413b153e4dbf81',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fregular_5finjected_5fgroup_957',['ADC_REGULAR_INJECTED_GROUP',['../group___a_d_c___h_a_l___e_c___g_r_o_u_p_s.html#ga33c9e815701f0495ceb9f46a598dfb78',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fregular_5frank_5f1_958',['ADC_REGULAR_RANK_1',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gadf298d930c7a4f313ece62320dbd600c',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f10_959',['ADC_REGULAR_RANK_10',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gad969d11913f157d860cc3e8ea81d2bcf',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f11_960',['ADC_REGULAR_RANK_11',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gada79d07e1e30ef538ae3eb4d611d35a6',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f12_961',['ADC_REGULAR_RANK_12',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga038fc7ee28205a62242e105ac4004931',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f13_962',['ADC_REGULAR_RANK_13',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gaf705597a827461af553a94766ca6e84b',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f14_963',['ADC_REGULAR_RANK_14',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gab062685d9e3235869566d82891f5842b',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f15_964',['ADC_REGULAR_RANK_15',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga36d371d1ced7f233fdf59ffc67234b4d',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f16_965',['ADC_REGULAR_RANK_16',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga85f2ea453f67b9a5aad74aa94b696adb',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f2_966',['ADC_REGULAR_RANK_2',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga21f2593d1950de1b7f98770a21009826',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f3_967',['ADC_REGULAR_RANK_3',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gadaab09acdc0504f6ed8a84d7de6170dc',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f4_968',['ADC_REGULAR_RANK_4',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gae23fcbfa4f2a1c919038739cbcb57410',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f5_969',['ADC_REGULAR_RANK_5',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga288d36b6b6e483116ca423ee5709580e',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f6_970',['ADC_REGULAR_RANK_6',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga6636e3943689f2a196256c939b3aa5f5',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f7_971',['ADC_REGULAR_RANK_7',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga63bea206a722dd11460d09b619aa4145',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f8_972',['ADC_REGULAR_RANK_8',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gab39e2e0fb73beec47d249a75a42b5293',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fregular_5frank_5f9_973',['ADC_REGULAR_RANK_9',['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga2df1ef58ff97a2a6946b4cc0978e9693',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fresolution10b_974',['ADC_RESOLUTION10b',['../group___h_a_l___a_d_c___aliased___defines.html#gaa695d7ca46602fd4317d5f6a7a2ee071',1,'stm32_hal_legacy.h']]],
  ['adc_5fresolution12b_975',['ADC_RESOLUTION12b',['../group___h_a_l___a_d_c___aliased___defines.html#ga6d328c588ea6f273ca698d48441a2a71',1,'stm32_hal_legacy.h']]],
  ['adc_5fresolution6b_976',['ADC_RESOLUTION6b',['../group___h_a_l___a_d_c___aliased___defines.html#gaeaba9f99d20e7305507044f975925622',1,'stm32_hal_legacy.h']]],
  ['adc_5fresolution8b_977',['ADC_RESOLUTION8b',['../group___h_a_l___a_d_c___aliased___defines.html#ga96b87d1645b3ae2e4af88daa006decc4',1,'stm32_hal_legacy.h']]],
  ['adc_5fresolution_5f10b_978',['ADC_RESOLUTION_10B',['../group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga91289e269eb3080d25301909c0f417e5',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fresolution_5f12b_979',['ADC_RESOLUTION_12B',['../group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga49c8408a1cdbf97bbf29234c3770fa74',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fresolution_5f6b_980',['ADC_RESOLUTION_6B',['../group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga24c5226e05db78b4065f2f187d497b04',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fresolution_5f8b_981',['ADC_RESOLUTION_8B',['../group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga39925af93719877bdcc5664e4b95e69a',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f1_982',['ADC_RIGHTBITSHIFT_1',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga919c0f1a5ea3266b1547ff3965762d61',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f2_983',['ADC_RIGHTBITSHIFT_2',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga3e62bdc832f3bf84eb28a8aa1b0515ef',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f3_984',['ADC_RIGHTBITSHIFT_3',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#gab1e6d3776e79409c483c5b938e2ddefb',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f4_985',['ADC_RIGHTBITSHIFT_4',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga496b5b4f7b6539c4b76f05f215c7ffbf',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f5_986',['ADC_RIGHTBITSHIFT_5',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga0e17345d4907e6e8deccc6f20b2b49a8',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f6_987',['ADC_RIGHTBITSHIFT_6',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga30848470ecc0e35684b2728b4ca0f3e6',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f7_988',['ADC_RIGHTBITSHIFT_7',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga94011fd4c7e08dab09e34586345fd1fc',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5f8_989',['ADC_RIGHTBITSHIFT_8',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#gac94bc7860016de354e25e8b25556dc0b',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5frightbitshift_5fnone_990',['ADC_RIGHTBITSHIFT_NONE',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html#ga5aa8708d515776edb746a3cb88340b64',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f12cycles_5f5_991',['ADC_SAMPLETIME_12CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga4ec313f4ced6fff99856fe0acf97e83d',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f247cycles_5f5_992',['ADC_SAMPLETIME_247CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga9c8ef195740ae88df08196306c0d24bc',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f24cycles_5f5_993',['ADC_SAMPLETIME_24CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gaa174ef6a01bfcfac268abbf1acd666d4',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f2cycle_5f5_994',['ADC_SAMPLETIME_2CYCLE_5',['../group___h_a_l___a_d_c___aliased___defines.html#ga5a51fc2613e4af9bd780b00878393cc0',1,'stm32_hal_legacy.h']]],
  ['adc_5fsampletime_5f2cycles_5f5_995',['ADC_SAMPLETIME_2CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gadd158f0b924bd3e84b3571aa3afd5a04',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f47cycles_5f5_996',['ADC_SAMPLETIME_47CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga327b080bb0ed6865057be04c9a0188cd',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f640cycles_5f5_997',['ADC_SAMPLETIME_640CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gaf6c21c0cb07c5dd457c520bbb0dcb935',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f6cycles_5f5_998',['ADC_SAMPLETIME_6CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gaabd7a273d843f02be0a6dbfe712fa59b',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsampletime_5f92cycles_5f5_999',['ADC_SAMPLETIME_92CYCLES_5',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gaa9ead4cac32fec831090e507d2dc8f04',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fscan_5fdisable_1000',['ADC_SCAN_DISABLE',['../group___a_d_c___scan__mode.html#ga6e269121b26e999155863ce52c522883',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fscan_5fenable_1001',['ADC_SCAN_ENABLE',['../group___a_d_c___scan__mode.html#ga1e109b8619961829ff2bc368c1725382',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsingle_5fended_1002',['ADC_SINGLE_ENDED',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g.html#ga7069761023b070bb790ed044489ce582',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fsmpr1_5ffields_1003',['ADC_SMPR1_FIELDS',['../group___a_d_c___s_m_p_r1__fields.html#gae04cafe1e0ab242f1e96dce87e501cd2',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5fsmpr1_5fsmp0_1004',['ADC_SMPR1_SMP0',['../group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f0_1005',['ADC_SMPR1_SMP0_0',['../group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f1_1006',['ADC_SMPR1_SMP0_1',['../group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f2_1007',['ADC_SMPR1_SMP0_2',['../group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5fmsk_1008',['ADC_SMPR1_SMP0_Msk',['../group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5fpos_1009',['ADC_SMPR1_SMP0_Pos',['../group___peripheral___registers___bits___definition.html#ga47f03d56ce87f27e70a1e585f029c35b',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp1_1010',['ADC_SMPR1_SMP1',['../group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f0_1011',['ADC_SMPR1_SMP1_0',['../group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f1_1012',['ADC_SMPR1_SMP1_1',['../group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f2_1013',['ADC_SMPR1_SMP1_2',['../group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5fmsk_1014',['ADC_SMPR1_SMP1_Msk',['../group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5fpos_1015',['ADC_SMPR1_SMP1_Pos',['../group___peripheral___registers___bits___definition.html#gaf7a3ad426f07cbe0d6cc08135cfdae30',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp2_1016',['ADC_SMPR1_SMP2',['../group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f0_1017',['ADC_SMPR1_SMP2_0',['../group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f1_1018',['ADC_SMPR1_SMP2_1',['../group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f2_1019',['ADC_SMPR1_SMP2_2',['../group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5fmsk_1020',['ADC_SMPR1_SMP2_Msk',['../group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5fpos_1021',['ADC_SMPR1_SMP2_Pos',['../group___peripheral___registers___bits___definition.html#ga1adc8bd1220a6bb466299d323edfca2d',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp3_1022',['ADC_SMPR1_SMP3',['../group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f0_1023',['ADC_SMPR1_SMP3_0',['../group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f1_1024',['ADC_SMPR1_SMP3_1',['../group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f2_1025',['ADC_SMPR1_SMP3_2',['../group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5fmsk_1026',['ADC_SMPR1_SMP3_Msk',['../group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5fpos_1027',['ADC_SMPR1_SMP3_Pos',['../group___peripheral___registers___bits___definition.html#gaf52091fea96711632ee42dc6eb2a6fb4',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp4_1028',['ADC_SMPR1_SMP4',['../group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f0_1029',['ADC_SMPR1_SMP4_0',['../group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f1_1030',['ADC_SMPR1_SMP4_1',['../group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f2_1031',['ADC_SMPR1_SMP4_2',['../group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5fmsk_1032',['ADC_SMPR1_SMP4_Msk',['../group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5fpos_1033',['ADC_SMPR1_SMP4_Pos',['../group___peripheral___registers___bits___definition.html#ga4fcc9e5c7743f44a2de7d093e17c0adc',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp5_1034',['ADC_SMPR1_SMP5',['../group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f0_1035',['ADC_SMPR1_SMP5_0',['../group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f1_1036',['ADC_SMPR1_SMP5_1',['../group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f2_1037',['ADC_SMPR1_SMP5_2',['../group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5fmsk_1038',['ADC_SMPR1_SMP5_Msk',['../group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5fpos_1039',['ADC_SMPR1_SMP5_Pos',['../group___peripheral___registers___bits___definition.html#ga54dbfc1138c3af44893a945f7417979e',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp6_1040',['ADC_SMPR1_SMP6',['../group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f0_1041',['ADC_SMPR1_SMP6_0',['../group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f1_1042',['ADC_SMPR1_SMP6_1',['../group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f2_1043',['ADC_SMPR1_SMP6_2',['../group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5fmsk_1044',['ADC_SMPR1_SMP6_Msk',['../group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5fpos_1045',['ADC_SMPR1_SMP6_Pos',['../group___peripheral___registers___bits___definition.html#ga0caf1d67fd9c87c9146ecf3cdb8ba990',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp7_1046',['ADC_SMPR1_SMP7',['../group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f0_1047',['ADC_SMPR1_SMP7_0',['../group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f1_1048',['ADC_SMPR1_SMP7_1',['../group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f2_1049',['ADC_SMPR1_SMP7_2',['../group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5fmsk_1050',['ADC_SMPR1_SMP7_Msk',['../group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5fpos_1051',['ADC_SMPR1_SMP7_Pos',['../group___peripheral___registers___bits___definition.html#gaf2dcc84f18d18e1fb7cc07ca9d5c56c3',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp8_1052',['ADC_SMPR1_SMP8',['../group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f0_1053',['ADC_SMPR1_SMP8_0',['../group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f1_1054',['ADC_SMPR1_SMP8_1',['../group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f2_1055',['ADC_SMPR1_SMP8_2',['../group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5fmsk_1056',['ADC_SMPR1_SMP8_Msk',['../group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5fpos_1057',['ADC_SMPR1_SMP8_Pos',['../group___peripheral___registers___bits___definition.html#ga40633e70260ca3bb8d709de87a674f17',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp9_1058',['ADC_SMPR1_SMP9',['../group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f0_1059',['ADC_SMPR1_SMP9_0',['../group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f1_1060',['ADC_SMPR1_SMP9_1',['../group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f2_1061',['ADC_SMPR1_SMP9_2',['../group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5fmsk_1062',['ADC_SMPR1_SMP9_Msk',['../group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631',1,'stm32l471xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5fpos_1063',['ADC_SMPR1_SMP9_Pos',['../group___peripheral___registers___bits___definition.html#ga345cb4839a49db915453976f3b8864c6',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp10_1064',['ADC_SMPR2_SMP10',['../group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f0_1065',['ADC_SMPR2_SMP10_0',['../group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f1_1066',['ADC_SMPR2_SMP10_1',['../group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f2_1067',['ADC_SMPR2_SMP10_2',['../group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5fmsk_1068',['ADC_SMPR2_SMP10_Msk',['../group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5fpos_1069',['ADC_SMPR2_SMP10_Pos',['../group___peripheral___registers___bits___definition.html#gacac417606d3498e87a0891036fec22c2',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp11_1070',['ADC_SMPR2_SMP11',['../group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f0_1071',['ADC_SMPR2_SMP11_0',['../group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f1_1072',['ADC_SMPR2_SMP11_1',['../group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f2_1073',['ADC_SMPR2_SMP11_2',['../group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5fmsk_1074',['ADC_SMPR2_SMP11_Msk',['../group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5fpos_1075',['ADC_SMPR2_SMP11_Pos',['../group___peripheral___registers___bits___definition.html#ga656748b78dc96c41a046562a21b1cf60',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp12_1076',['ADC_SMPR2_SMP12',['../group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f0_1077',['ADC_SMPR2_SMP12_0',['../group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f1_1078',['ADC_SMPR2_SMP12_1',['../group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f2_1079',['ADC_SMPR2_SMP12_2',['../group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5fmsk_1080',['ADC_SMPR2_SMP12_Msk',['../group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5fpos_1081',['ADC_SMPR2_SMP12_Pos',['../group___peripheral___registers___bits___definition.html#ga9b08955cebcdfbb9b24fce0473fd4595',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp13_1082',['ADC_SMPR2_SMP13',['../group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f0_1083',['ADC_SMPR2_SMP13_0',['../group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f1_1084',['ADC_SMPR2_SMP13_1',['../group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f2_1085',['ADC_SMPR2_SMP13_2',['../group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5fmsk_1086',['ADC_SMPR2_SMP13_Msk',['../group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5fpos_1087',['ADC_SMPR2_SMP13_Pos',['../group___peripheral___registers___bits___definition.html#gabb2d7eb6cf205f6a2ab0e06eea2bf8a2',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp14_1088',['ADC_SMPR2_SMP14',['../group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f0_1089',['ADC_SMPR2_SMP14_0',['../group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f1_1090',['ADC_SMPR2_SMP14_1',['../group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f2_1091',['ADC_SMPR2_SMP14_2',['../group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5fmsk_1092',['ADC_SMPR2_SMP14_Msk',['../group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5fpos_1093',['ADC_SMPR2_SMP14_Pos',['../group___peripheral___registers___bits___definition.html#gaa49c576f9e3468d780f6d058fa5986bb',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp15_1094',['ADC_SMPR2_SMP15',['../group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f0_1095',['ADC_SMPR2_SMP15_0',['../group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f1_1096',['ADC_SMPR2_SMP15_1',['../group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f2_1097',['ADC_SMPR2_SMP15_2',['../group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5fmsk_1098',['ADC_SMPR2_SMP15_Msk',['../group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5fpos_1099',['ADC_SMPR2_SMP15_Pos',['../group___peripheral___registers___bits___definition.html#ga8260aec6d12db7c4f36e99c2e4f6c04a',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp16_1100',['ADC_SMPR2_SMP16',['../group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f0_1101',['ADC_SMPR2_SMP16_0',['../group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f1_1102',['ADC_SMPR2_SMP16_1',['../group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f2_1103',['ADC_SMPR2_SMP16_2',['../group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5fmsk_1104',['ADC_SMPR2_SMP16_Msk',['../group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5fpos_1105',['ADC_SMPR2_SMP16_Pos',['../group___peripheral___registers___bits___definition.html#gad438ceb4e200d64b9ca89c147d1e1b99',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp17_1106',['ADC_SMPR2_SMP17',['../group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f0_1107',['ADC_SMPR2_SMP17_0',['../group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f1_1108',['ADC_SMPR2_SMP17_1',['../group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f2_1109',['ADC_SMPR2_SMP17_2',['../group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5fmsk_1110',['ADC_SMPR2_SMP17_Msk',['../group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5fpos_1111',['ADC_SMPR2_SMP17_Pos',['../group___peripheral___registers___bits___definition.html#ga06c2336e96456284394e2edcf7d86c53',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp18_1112',['ADC_SMPR2_SMP18',['../group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f0_1113',['ADC_SMPR2_SMP18_0',['../group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f1_1114',['ADC_SMPR2_SMP18_1',['../group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f2_1115',['ADC_SMPR2_SMP18_2',['../group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5fmsk_1116',['ADC_SMPR2_SMP18_Msk',['../group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3',1,'stm32l471xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5fpos_1117',['ADC_SMPR2_SMP18_Pos',['../group___peripheral___registers___bits___definition.html#ga19b90db43754837154be4d227995bd26',1,'stm32l471xx.h']]],
  ['adc_5fsoftware_5fstart_1118',['ADC_SOFTWARE_START',['../group___a_d_c__regular__external__trigger__source.html#ga349ec6a1c2a362fba718cbfd068e50dc',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fsqr1_5fl_1119',['ADC_SQR1_L',['../group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fl_5f0_1120',['ADC_SQR1_L_0',['../group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fl_5f1_1121',['ADC_SQR1_L_1',['../group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fl_5f2_1122',['ADC_SQR1_L_2',['../group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fl_5f3_1123',['ADC_SQR1_L_3',['../group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fl_5fmsk_1124',['ADC_SQR1_L_Msk',['../group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fl_5fpos_1125',['ADC_SQR1_L_Pos',['../group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_1126',['ADC_SQR1_SQ1',['../group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5f0_1127',['ADC_SQR1_SQ1_0',['../group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5f1_1128',['ADC_SQR1_SQ1_1',['../group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5f2_1129',['ADC_SQR1_SQ1_2',['../group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5f3_1130',['ADC_SQR1_SQ1_3',['../group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5f4_1131',['ADC_SQR1_SQ1_4',['../group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5fmsk_1132',['ADC_SQR1_SQ1_Msk',['../group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq1_5fpos_1133',['ADC_SQR1_SQ1_Pos',['../group___peripheral___registers___bits___definition.html#gaeeb076bbba10c059697ab4da7e7f42aa',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_1134',['ADC_SQR1_SQ2',['../group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5f0_1135',['ADC_SQR1_SQ2_0',['../group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5f1_1136',['ADC_SQR1_SQ2_1',['../group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5f2_1137',['ADC_SQR1_SQ2_2',['../group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5f3_1138',['ADC_SQR1_SQ2_3',['../group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5f4_1139',['ADC_SQR1_SQ2_4',['../group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5fmsk_1140',['ADC_SQR1_SQ2_Msk',['../group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq2_5fpos_1141',['ADC_SQR1_SQ2_Pos',['../group___peripheral___registers___bits___definition.html#gabaea393f3c02ce20146925440868fb1f',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_1142',['ADC_SQR1_SQ3',['../group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5f0_1143',['ADC_SQR1_SQ3_0',['../group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5f1_1144',['ADC_SQR1_SQ3_1',['../group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5f2_1145',['ADC_SQR1_SQ3_2',['../group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5f3_1146',['ADC_SQR1_SQ3_3',['../group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5f4_1147',['ADC_SQR1_SQ3_4',['../group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5fmsk_1148',['ADC_SQR1_SQ3_Msk',['../group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq3_5fpos_1149',['ADC_SQR1_SQ3_Pos',['../group___peripheral___registers___bits___definition.html#gab0cc76d373489a7be43052a7e61c0359',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_1150',['ADC_SQR1_SQ4',['../group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5f0_1151',['ADC_SQR1_SQ4_0',['../group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5f1_1152',['ADC_SQR1_SQ4_1',['../group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5f2_1153',['ADC_SQR1_SQ4_2',['../group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5f3_1154',['ADC_SQR1_SQ4_3',['../group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5f4_1155',['ADC_SQR1_SQ4_4',['../group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5fmsk_1156',['ADC_SQR1_SQ4_Msk',['../group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb',1,'stm32l471xx.h']]],
  ['adc_5fsqr1_5fsq4_5fpos_1157',['ADC_SQR1_SQ4_Pos',['../group___peripheral___registers___bits___definition.html#gae4315d28d66e85ab77fa4f3a2410e7a7',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_1158',['ADC_SQR2_SQ5',['../group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5f0_1159',['ADC_SQR2_SQ5_0',['../group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5f1_1160',['ADC_SQR2_SQ5_1',['../group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5f2_1161',['ADC_SQR2_SQ5_2',['../group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5f3_1162',['ADC_SQR2_SQ5_3',['../group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5f4_1163',['ADC_SQR2_SQ5_4',['../group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5fmsk_1164',['ADC_SQR2_SQ5_Msk',['../group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq5_5fpos_1165',['ADC_SQR2_SQ5_Pos',['../group___peripheral___registers___bits___definition.html#ga747326d08c8c3f116a2545fefcce364a',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_1166',['ADC_SQR2_SQ6',['../group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5f0_1167',['ADC_SQR2_SQ6_0',['../group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5f1_1168',['ADC_SQR2_SQ6_1',['../group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5f2_1169',['ADC_SQR2_SQ6_2',['../group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5f3_1170',['ADC_SQR2_SQ6_3',['../group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5f4_1171',['ADC_SQR2_SQ6_4',['../group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5fmsk_1172',['ADC_SQR2_SQ6_Msk',['../group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq6_5fpos_1173',['ADC_SQR2_SQ6_Pos',['../group___peripheral___registers___bits___definition.html#ga9394e33f6018da573007de4b2b6b9afe',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_1174',['ADC_SQR2_SQ7',['../group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5f0_1175',['ADC_SQR2_SQ7_0',['../group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5f1_1176',['ADC_SQR2_SQ7_1',['../group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5f2_1177',['ADC_SQR2_SQ7_2',['../group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5f3_1178',['ADC_SQR2_SQ7_3',['../group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5f4_1179',['ADC_SQR2_SQ7_4',['../group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5fmsk_1180',['ADC_SQR2_SQ7_Msk',['../group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq7_5fpos_1181',['ADC_SQR2_SQ7_Pos',['../group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_1182',['ADC_SQR2_SQ8',['../group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5f0_1183',['ADC_SQR2_SQ8_0',['../group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5f1_1184',['ADC_SQR2_SQ8_1',['../group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5f2_1185',['ADC_SQR2_SQ8_2',['../group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5f3_1186',['ADC_SQR2_SQ8_3',['../group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5f4_1187',['ADC_SQR2_SQ8_4',['../group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5fmsk_1188',['ADC_SQR2_SQ8_Msk',['../group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq8_5fpos_1189',['ADC_SQR2_SQ8_Pos',['../group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_1190',['ADC_SQR2_SQ9',['../group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5f0_1191',['ADC_SQR2_SQ9_0',['../group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5f1_1192',['ADC_SQR2_SQ9_1',['../group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5f2_1193',['ADC_SQR2_SQ9_2',['../group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5f3_1194',['ADC_SQR2_SQ9_3',['../group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5f4_1195',['ADC_SQR2_SQ9_4',['../group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5fmsk_1196',['ADC_SQR2_SQ9_Msk',['../group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a',1,'stm32l471xx.h']]],
  ['adc_5fsqr2_5fsq9_5fpos_1197',['ADC_SQR2_SQ9_Pos',['../group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_1198',['ADC_SQR3_SQ10',['../group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5f0_1199',['ADC_SQR3_SQ10_0',['../group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5f1_1200',['ADC_SQR3_SQ10_1',['../group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5f2_1201',['ADC_SQR3_SQ10_2',['../group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5f3_1202',['ADC_SQR3_SQ10_3',['../group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5f4_1203',['ADC_SQR3_SQ10_4',['../group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5fmsk_1204',['ADC_SQR3_SQ10_Msk',['../group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq10_5fpos_1205',['ADC_SQR3_SQ10_Pos',['../group___peripheral___registers___bits___definition.html#ga4f684bb965d71438886ddea5982b6570',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_1206',['ADC_SQR3_SQ11',['../group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5f0_1207',['ADC_SQR3_SQ11_0',['../group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5f1_1208',['ADC_SQR3_SQ11_1',['../group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5f2_1209',['ADC_SQR3_SQ11_2',['../group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5f3_1210',['ADC_SQR3_SQ11_3',['../group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5f4_1211',['ADC_SQR3_SQ11_4',['../group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5fmsk_1212',['ADC_SQR3_SQ11_Msk',['../group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq11_5fpos_1213',['ADC_SQR3_SQ11_Pos',['../group___peripheral___registers___bits___definition.html#gafd04faa8e47de613b440b84ba2de6ef9',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_1214',['ADC_SQR3_SQ12',['../group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5f0_1215',['ADC_SQR3_SQ12_0',['../group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5f1_1216',['ADC_SQR3_SQ12_1',['../group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5f2_1217',['ADC_SQR3_SQ12_2',['../group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5f3_1218',['ADC_SQR3_SQ12_3',['../group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5f4_1219',['ADC_SQR3_SQ12_4',['../group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5fmsk_1220',['ADC_SQR3_SQ12_Msk',['../group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq12_5fpos_1221',['ADC_SQR3_SQ12_Pos',['../group___peripheral___registers___bits___definition.html#gab8f3d7f48c6e29bf6bfbb7333515bfd7',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_1222',['ADC_SQR3_SQ13',['../group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5f0_1223',['ADC_SQR3_SQ13_0',['../group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5f1_1224',['ADC_SQR3_SQ13_1',['../group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5f2_1225',['ADC_SQR3_SQ13_2',['../group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5f3_1226',['ADC_SQR3_SQ13_3',['../group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5f4_1227',['ADC_SQR3_SQ13_4',['../group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5fmsk_1228',['ADC_SQR3_SQ13_Msk',['../group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq13_5fpos_1229',['ADC_SQR3_SQ13_Pos',['../group___peripheral___registers___bits___definition.html#gaee0564d33ba33305bd21e0a949487107',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_1230',['ADC_SQR3_SQ14',['../group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5f0_1231',['ADC_SQR3_SQ14_0',['../group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5f1_1232',['ADC_SQR3_SQ14_1',['../group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5f2_1233',['ADC_SQR3_SQ14_2',['../group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5f3_1234',['ADC_SQR3_SQ14_3',['../group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5f4_1235',['ADC_SQR3_SQ14_4',['../group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5fmsk_1236',['ADC_SQR3_SQ14_Msk',['../group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7',1,'stm32l471xx.h']]],
  ['adc_5fsqr3_5fsq14_5fpos_1237',['ADC_SQR3_SQ14_Pos',['../group___peripheral___registers___bits___definition.html#ga31d372c13876791fec7ae22b294f6306',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_1238',['ADC_SQR4_SQ15',['../group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5f0_1239',['ADC_SQR4_SQ15_0',['../group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5f1_1240',['ADC_SQR4_SQ15_1',['../group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5f2_1241',['ADC_SQR4_SQ15_2',['../group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5f3_1242',['ADC_SQR4_SQ15_3',['../group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5f4_1243',['ADC_SQR4_SQ15_4',['../group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5fmsk_1244',['ADC_SQR4_SQ15_Msk',['../group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq15_5fpos_1245',['ADC_SQR4_SQ15_Pos',['../group___peripheral___registers___bits___definition.html#ga3b9cc0bdb58cadf483b117a194b17109',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_1246',['ADC_SQR4_SQ16',['../group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5f0_1247',['ADC_SQR4_SQ16_0',['../group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5f1_1248',['ADC_SQR4_SQ16_1',['../group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5f2_1249',['ADC_SQR4_SQ16_2',['../group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5f3_1250',['ADC_SQR4_SQ16_3',['../group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5f4_1251',['ADC_SQR4_SQ16_4',['../group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5fmsk_1252',['ADC_SQR4_SQ16_Msk',['../group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f',1,'stm32l471xx.h']]],
  ['adc_5fsqr4_5fsq16_5fpos_1253',['ADC_SQR4_SQ16_Pos',['../group___peripheral___registers___bits___definition.html#ga6112c6828350ee051c57cf03a06e4826',1,'stm32l471xx.h']]],
  ['adc_5fstate_5fclr_5fset_1254',['ADC_STATE_CLR_SET',['../group___a_d_c___private___macros.html#gaaf93e91b164d4a220aae475eff82665f',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5fstop_5fconversion_5ftimeout_1255',['ADC_STOP_CONVERSION_TIMEOUT',['../group___a_d_c___private___constants.html#gac74c7baad8cdf2a36672b1b26feb1742',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5ftempsensor_5fdelay_5fus_1256',['ADC_TEMPSENSOR_DELAY_US',['../group___a_d_c___private___constants.html#gab57114ba262a4b64193617b22da005b0',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5ftr1_5fht1_1257',['ADC_TR1_HT1',['../group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f0_1258',['ADC_TR1_HT1_0',['../group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f1_1259',['ADC_TR1_HT1_1',['../group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f10_1260',['ADC_TR1_HT1_10',['../group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f11_1261',['ADC_TR1_HT1_11',['../group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f2_1262',['ADC_TR1_HT1_2',['../group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f3_1263',['ADC_TR1_HT1_3',['../group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f4_1264',['ADC_TR1_HT1_4',['../group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f5_1265',['ADC_TR1_HT1_5',['../group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f6_1266',['ADC_TR1_HT1_6',['../group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f7_1267',['ADC_TR1_HT1_7',['../group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f8_1268',['ADC_TR1_HT1_8',['../group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5f9_1269',['ADC_TR1_HT1_9',['../group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5fmsk_1270',['ADC_TR1_HT1_Msk',['../group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5fht1_5fpos_1271',['ADC_TR1_HT1_Pos',['../group___peripheral___registers___bits___definition.html#gafb876d83bea9a745b6dd32d9efc46d00',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_1272',['ADC_TR1_LT1',['../group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f0_1273',['ADC_TR1_LT1_0',['../group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f1_1274',['ADC_TR1_LT1_1',['../group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f10_1275',['ADC_TR1_LT1_10',['../group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f11_1276',['ADC_TR1_LT1_11',['../group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f2_1277',['ADC_TR1_LT1_2',['../group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f3_1278',['ADC_TR1_LT1_3',['../group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f4_1279',['ADC_TR1_LT1_4',['../group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f5_1280',['ADC_TR1_LT1_5',['../group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f6_1281',['ADC_TR1_LT1_6',['../group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f7_1282',['ADC_TR1_LT1_7',['../group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f8_1283',['ADC_TR1_LT1_8',['../group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5f9_1284',['ADC_TR1_LT1_9',['../group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5fmsk_1285',['ADC_TR1_LT1_Msk',['../group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545',1,'stm32l471xx.h']]],
  ['adc_5ftr1_5flt1_5fpos_1286',['ADC_TR1_LT1_Pos',['../group___peripheral___registers___bits___definition.html#gaff008dca1619ebb07b82861fb9003b02',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_1287',['ADC_TR2_HT2',['../group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f0_1288',['ADC_TR2_HT2_0',['../group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f1_1289',['ADC_TR2_HT2_1',['../group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f2_1290',['ADC_TR2_HT2_2',['../group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f3_1291',['ADC_TR2_HT2_3',['../group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f4_1292',['ADC_TR2_HT2_4',['../group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f5_1293',['ADC_TR2_HT2_5',['../group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f6_1294',['ADC_TR2_HT2_6',['../group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5f7_1295',['ADC_TR2_HT2_7',['../group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5fmsk_1296',['ADC_TR2_HT2_Msk',['../group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5fht2_5fpos_1297',['ADC_TR2_HT2_Pos',['../group___peripheral___registers___bits___definition.html#gad78eed2b788487ed4dca1bcfe49e991e',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_1298',['ADC_TR2_LT2',['../group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f0_1299',['ADC_TR2_LT2_0',['../group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f1_1300',['ADC_TR2_LT2_1',['../group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f2_1301',['ADC_TR2_LT2_2',['../group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f3_1302',['ADC_TR2_LT2_3',['../group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f4_1303',['ADC_TR2_LT2_4',['../group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f5_1304',['ADC_TR2_LT2_5',['../group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f6_1305',['ADC_TR2_LT2_6',['../group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5f7_1306',['ADC_TR2_LT2_7',['../group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5fmsk_1307',['ADC_TR2_LT2_Msk',['../group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5',1,'stm32l471xx.h']]],
  ['adc_5ftr2_5flt2_5fpos_1308',['ADC_TR2_LT2_Pos',['../group___peripheral___registers___bits___definition.html#ga8608b5d32a005c8b358fa2ad65ca8339',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_1309',['ADC_TR3_HT3',['../group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f0_1310',['ADC_TR3_HT3_0',['../group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f1_1311',['ADC_TR3_HT3_1',['../group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f2_1312',['ADC_TR3_HT3_2',['../group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f3_1313',['ADC_TR3_HT3_3',['../group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f4_1314',['ADC_TR3_HT3_4',['../group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f5_1315',['ADC_TR3_HT3_5',['../group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f6_1316',['ADC_TR3_HT3_6',['../group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5f7_1317',['ADC_TR3_HT3_7',['../group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5fmsk_1318',['ADC_TR3_HT3_Msk',['../group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5fht3_5fpos_1319',['ADC_TR3_HT3_Pos',['../group___peripheral___registers___bits___definition.html#ga6fc0fa5c38a2c80117cbd4235b0aab12',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_1320',['ADC_TR3_LT3',['../group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f0_1321',['ADC_TR3_LT3_0',['../group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f1_1322',['ADC_TR3_LT3_1',['../group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f2_1323',['ADC_TR3_LT3_2',['../group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f3_1324',['ADC_TR3_LT3_3',['../group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f4_1325',['ADC_TR3_LT3_4',['../group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f5_1326',['ADC_TR3_LT3_5',['../group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f6_1327',['ADC_TR3_LT3_6',['../group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5f7_1328',['ADC_TR3_LT3_7',['../group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5fmsk_1329',['ADC_TR3_LT3_Msk',['../group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73',1,'stm32l471xx.h']]],
  ['adc_5ftr3_5flt3_5fpos_1330',['ADC_TR3_LT3_Pos',['../group___peripheral___registers___bits___definition.html#gaa42c5cee63bd4ee8e203b96b4dc12d3b',1,'stm32l471xx.h']]],
  ['adc_5ftriggeredmode_5fmulti_5ftrigger_1331',['ADC_TRIGGEREDMODE_MULTI_TRIGGER',['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html#ga4a8368f7c47da236c0abf530b6f5ba44',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5ftriggeredmode_5fsingle_5ftrigger_1332',['ADC_TRIGGEREDMODE_SINGLE_TRIGGER',['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html#ga5831fa9473c5c04797104a87576738ba',1,'stm32l4xx_hal_adc.h']]],
  ['adc_5ftrx_5fhighthreshold_1333',['ADC_TRX_HIGHTHRESHOLD',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#gad6f232631b4e718c041d5d7c2d8cf6ad',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adc_5ftypedef_1334',['ADC_TypeDef',['../struct_a_d_c___type_def.html',1,'']]],
  ['adc_5fvrefint_5finstance_1335',['ADC_VREFINT_INSTANCE',['../group___a_d_c_ex___private___macro__internal___h_a_l__driver.html#ga0088344ae3e64a4fa73ca4b4dd2f8ba3',1,'stm32l4xx_hal_adc_ex.h']]],
  ['adcclockselection_1336',['AdcClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8',1,'RCC_PeriphCLKInitTypeDef']]],
  ['adcex_1337',['ADCEx',['../group___a_d_c_ex.html',1,'']]],
  ['adcex_5fexported_5ffunctions_1338',['ADCEx_Exported_Functions',['../group___a_d_c_ex___exported___functions.html',1,'']]],
  ['adcex_5fexported_5ffunctions_5fgroup1_1339',['ADCEx_Exported_Functions_Group1',['../group___a_d_c_ex___exported___functions___group1.html',1,'']]],
  ['adcex_5fexported_5ffunctions_5fgroup2_1340',['ADCEx_Exported_Functions_Group2',['../group___a_d_c_ex___exported___functions___group2.html',1,'']]],
  ['adcx_20cfgr_20fields_1341',['ADCx CFGR fields',['../group___a_d_c___c_f_g_r__fields.html',1,'']]],
  ['adcx_20cfgr_20sub_20fields_1342',['ADCx CFGR sub fields',['../group___a_d_c___c_f_g_r__fields__2.html',1,'']]],
  ['adcx_20smpr1_20fields_1343',['ADCx SMPR1 fields',['../group___a_d_c___s_m_p_r1__fields.html',1,'']]],
  ['address_1344',['Address',['../struct_f_l_a_s_h___process_type_def.html#a1cfe8c27be9a16679f15eda30081bd30',1,'FLASH_ProcessTypeDef::Address'],['../struct_u_a_r_t___wake_up_type_def.html#ae2bbeaf207df18992544fd4193b34112',1,'UART_WakeUpTypeDef::Address'],['../group___t_i_m___d_m_a___base__address.html',1,'TIM DMA Base Address']]],
  ['address_20length_1345',['UARTEx WakeUp Address Length',['../group___u_a_r_t_ex___wake_up___address___length.html',1,'']]],
  ['address_20matching_20lsb_20position_20in_20cr2_20register_1346',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['address_20size_1347',['I2C Memory Address Size',['../group___i2_c___m_e_m_o_r_y___a_d_d_r_e_s_s___s_i_z_e.html',1,'']]],
  ['address2_20masks_1348',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['addressing_20mode_1349',['Addressing Mode',['../group___i2_c___a_d_d_r_e_s_s_i_n_g___m_o_d_e.html',1,'I2C Addressing Mode'],['../group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e.html',1,'I2C Dual Addressing Mode'],['../group___i2_c___g_e_n_e_r_a_l___c_a_l_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e.html',1,'I2C General Call Addressing Mode']]],
  ['addressingmode_1350',['AddressingMode',['../struct_i2_c___init_type_def.html#aa7afcb44ef1f351763d7dc69ba0f4f8c',1,'I2C_InitTypeDef']]],
  ['addresslength_1351',['AddressLength',['../struct_u_a_r_t___wake_up_type_def.html#a5be92432486df9b5320d668c236e1b6f',1,'UART_WakeUpTypeDef']]],
  ['addreventcount_1352',['AddrEventCount',['../struct_____i2_c___handle_type_def.html#afc8d101b0a62d80cd64c0bfa686aa4dc',1,'__I2C_HandleTypeDef']]],
  ['adr_1353',['ADR',['../group___c_m_s_i_s__core___debug_functions.html#ga72572af6d5dece4947453aeabd52575f',1,'SCB_Type']]],
  ['advanced_20feature_20auto_20baudrate_20enable_1354',['UART Advanced Feature Auto BaudRate Enable',['../group___u_a_r_t___auto_baud_rate___enable.html',1,'']]],
  ['advanced_20feature_20autobaud_20rate_20mode_1355',['UART Advanced Feature AutoBaud Rate Mode',['../group___u_a_r_t___auto_baud___rate___mode.html',1,'']]],
  ['advanced_20feature_20binary_20data_20inversion_1356',['UART Advanced Feature Binary Data Inversion',['../group___u_a_r_t___data___inv.html',1,'']]],
  ['advanced_20feature_20dma_20disable_20on_20rx_20error_1357',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['advanced_20feature_20initialization_20type_1358',['UART Advanced Feature Initialization Type',['../group___u_a_r_t___advanced___features___initialization___type.html',1,'']]],
  ['advanced_20feature_20msb_20first_1359',['UART Advanced Feature MSB First',['../group___u_a_r_t___m_s_b___first.html',1,'']]],
  ['advanced_20feature_20mute_20mode_20enable_1360',['UART Advanced Feature Mute Mode Enable',['../group___u_a_r_t___mute___mode.html',1,'']]],
  ['advanced_20feature_20overrun_20disable_1361',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['advanced_20feature_20rx_20pin_20active_20level_20inversion_1362',['UART Advanced Feature RX Pin Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'']]],
  ['advanced_20feature_20rx_20tx_20pins_20swap_1363',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['advanced_20feature_20stop_20mode_20enable_1364',['UART Advanced Feature Stop Mode Enable',['../group___u_a_r_t___stop___mode___enable.html',1,'']]],
  ['advanced_20feature_20tx_20pin_20active_20level_20inversion_1365',['UART Advanced Feature TX Pin Active Level Inversion',['../group___u_a_r_t___tx___inv.html',1,'']]],
  ['advancedinit_1366',['AdvancedInit',['../struct_____u_a_r_t___handle_type_def.html#a4785c6c4b0e998062a50b706a739c6c5',1,'__UART_HandleTypeDef']]],
  ['advfeatureinit_1367',['AdvFeatureInit',['../struct_u_a_r_t___adv_feature_init_type_def.html#ad3ebc9a49be4aa143250abfbe6c427d1',1,'UART_AdvFeatureInitTypeDef']]],
  ['aes_5fclearflag_5fccf_1368',['AES_CLEARFLAG_CCF',['../group___h_a_l___a_e_s___aliased___defines.html#gafaf949de7991fdd5029ca6e50e52058b',1,'stm32_hal_legacy.h']]],
  ['aes_5fclearflag_5frderr_1369',['AES_CLEARFLAG_RDERR',['../group___h_a_l___a_e_s___aliased___defines.html#gaa7e307ec1428844c43578317b8978f69',1,'stm32_hal_legacy.h']]],
  ['aes_5fclearflag_5fwrerr_1370',['AES_CLEARFLAG_WRERR',['../group___h_a_l___a_e_s___aliased___defines.html#gaf098d55b0c28233a8314e3defebc12e6',1,'stm32_hal_legacy.h']]],
  ['aes_5fflag_5fccf_1371',['AES_FLAG_CCF',['../group___h_a_l___a_e_s___aliased___macros.html#ga6a3f6c7678b2ec418b1cabd0c4495e33',1,'stm32_hal_legacy.h']]],
  ['aes_5fflag_5frderr_1372',['AES_FLAG_RDERR',['../group___h_a_l___a_e_s___aliased___defines.html#gaa1ce46da0d4fb33de4f2c64e490cd7d7',1,'stm32_hal_legacy.h']]],
  ['aes_5fflag_5fwrerr_1373',['AES_FLAG_WRERR',['../group___h_a_l___a_e_s___aliased___defines.html#gac59b45431f2eff8a134d780d9e6b108a',1,'stm32_hal_legacy.h']]],
  ['aes_5fit_5fcc_1374',['AES_IT_CC',['../group___h_a_l___a_e_s___aliased___macros.html#ga31a69da61208f7b364c89ad9efd18ae0',1,'stm32_hal_legacy.h']]],
  ['aes_5fit_5ferr_1375',['AES_IT_ERR',['../group___h_a_l___a_e_s___aliased___macros.html#ga2db834e985429df719bcab04e212d945',1,'stm32_hal_legacy.h']]],
  ['afr_1376',['AFR',['../struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43',1,'GPIO_TypeDef']]],
  ['afsr_1377',['AFSR',['../group___c_m_s_i_s__core___debug_functions.html#ga3ef0057e48fdef798f2ee12125a80d9f',1,'SCB_Type']]],
  ['ahb_20clock_20source_1378',['AHB Clock Source',['../group___r_c_c___a_h_b___clock___source.html',1,'']]],
  ['ahb_20prescaler_201_1379',['AHB Prescaler                          | 1',['../system__stm32l4xx_8c.html#autotoc_md4',1,'']]],
  ['ahb1_20peripheral_20clock_20enable_20disable_1380',['AHB1 Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html',1,'']]],
  ['ahb1_20peripheral_20clock_20enabled_20or_20disabled_20status_1381',['AHB1 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'']]],
  ['ahb1_20peripheral_20clock_20sleep_20enable_20disable_1382',['AHB1 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable.html',1,'']]],
  ['ahb1_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_1383',['AHB1 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'']]],
  ['ahb1_20peripheral_20force_20release_20reset_1384',['AHB1 Peripheral Force Release Reset',['../group___r_c_c___a_h_b1___force___release___reset.html',1,'']]],
  ['ahb1enr_1385',['AHB1ENR',['../struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845',1,'RCC_TypeDef']]],
  ['ahb1periph_5fbase_1386',['AHB1PERIPH_BASE',['../group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4',1,'stm32l471xx.h']]],
  ['ahb1rstr_1387',['AHB1RSTR',['../struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f',1,'RCC_TypeDef']]],
  ['ahb1smenr_1388',['AHB1SMENR',['../struct_r_c_c___type_def.html#ad8423b2da6edd95c40655f31a39b5d63',1,'RCC_TypeDef']]],
  ['ahb2_20peripheral_20clock_20enable_20disable_1389',['AHB2 Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html',1,'']]],
  ['ahb2_20peripheral_20clock_20enabled_20or_20disabled_20status_1390',['AHB2 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'']]],
  ['ahb2_20peripheral_20clock_20sleep_20enable_20disable_1391',['AHB2 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b2___clock___sleep___enable___disable.html',1,'']]],
  ['ahb2_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_1392',['AHB2 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'']]],
  ['ahb2_20peripheral_20force_20release_20reset_1393',['AHB2 Peripheral Force Release Reset',['../group___r_c_c___a_h_b2___force___release___reset.html',1,'']]],
  ['ahb2enr_1394',['AHB2ENR',['../struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b',1,'RCC_TypeDef']]],
  ['ahb2periph_5fbase_1395',['AHB2PERIPH_BASE',['../group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46',1,'stm32l471xx.h']]],
  ['ahb2rstr_1396',['AHB2RSTR',['../struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450',1,'RCC_TypeDef']]],
  ['ahb2smenr_1397',['AHB2SMENR',['../struct_r_c_c___type_def.html#aaf0a001d3f29b6edcc69182a77f8c9a9',1,'RCC_TypeDef']]],
  ['ahb3_20peripheral_20clock_20enable_20disable_1398',['AHB3 Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b3___clock___enable___disable.html',1,'']]],
  ['ahb3_20peripheral_20clock_20enabled_20or_20disabled_20status_1399',['AHB3 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'']]],
  ['ahb3_20peripheral_20clock_20sleep_20enable_20disable_1400',['AHB3 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b3___clock___sleep___enable___disable.html',1,'']]],
  ['ahb3_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_1401',['AHB3 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'']]],
  ['ahb3_20peripheral_20force_20release_20reset_1402',['AHB3 Peripheral Force Release Reset',['../group___r_c_c___a_h_b3___force___release___reset.html',1,'']]],
  ['ahb3enr_1403',['AHB3ENR',['../struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0',1,'RCC_TypeDef']]],
  ['ahb3rstr_1404',['AHB3RSTR',['../struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea',1,'RCC_TypeDef']]],
  ['ahb3smenr_1405',['AHB3SMENR',['../struct_r_c_c___type_def.html#a959e3c2e6f3e6327d47d2f70af1d6922',1,'RCC_TypeDef']]],
  ['ahbclkdivider_1406',['AHBCLKDivider',['../struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54',1,'RCC_ClkInitTypeDef::AHBCLKDivider'],['../struct_l_l___u_t_i_l_s___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54',1,'LL_UTILS_ClkInitTypeDef::AHBCLKDivider']]],
  ['ahbpcr_1407',['AHBPCR',['../group___c_m_s_i_s__core___debug_functions.html#ga209b4026c2994d0e18e883aa9af5c3cc',1,'SCB_Type']]],
  ['ahbpresctable_1408',['AHBPrescTable',['../group___s_t_m32_l4xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable:&#160;system_stm32l4xx.c'],['../group___s_t_m32_l4xx___system___exported___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable:&#160;system_stm32l4xx.c']]],
  ['ahbscr_1409',['AHBSCR',['../group___c_m_s_i_s__core___debug_functions.html#ga25bb4ac449a4122217e2ca74b9ad4e3e',1,'SCB_Type']]],
  ['aircr_1410',['AIRCR',['../group___c_m_s_i_s__core___debug_functions.html#ga9b6ccd9c0c0865f8facad77ea37240b0',1,'SCB_Type']]],
  ['alias_1411',['HASH API alias',['../group___h_a_s_h__alias.html',1,'']]],
  ['aliased_20defines_20maintained_20for_20compatibility_20purpose_1412',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['aliased_20defines_20maintained_20for_20legacy_20purpose_1413',['Aliased Defines maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['aliased_20functions_20maintained_20for_20legacy_20purpose_1414',['Aliased Functions maintained for legacy purpose',['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___functions.html',1,'HAL RTC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose']]],
  ['aliased_20macros_20maintained_20for_20legacy_20purpose_1415',['Aliased Macros maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose']]],
  ['aliased_20maintained_20for_20legacy_20purpose_1416',['Aliased maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose']]],
  ['aliases_1417',['CRC API aliases',['../group___c_r_c___aliases.html',1,'']]],
  ['alignment_1418',['ADC conversion data alignment',['../group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n.html',1,'']]],
  ['all_5fchannels_1419',['ALL_CHANNELS',['../group___h_a_l___a_d_c___aliased___defines.html#gac9dcdba2096f6b3adab742b8b1a256c2',1,'stm32_hal_legacy.h']]],
  ['alrmar_1420',['ALRMAR',['../struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6',1,'RTC_TypeDef']]],
  ['alrmassr_1421',['ALRMASSR',['../struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646',1,'RTC_TypeDef']]],
  ['alrmbr_1422',['ALRMBR',['../struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d',1,'RTC_TypeDef']]],
  ['alrmbssr_1423',['ALRMBSSR',['../struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2',1,'RTC_TypeDef']]],
  ['alternate_1424',['Alternate',['../struct_g_p_i_o___init_type_def.html#a9a352764836bb14ec56a94f77697b52d',1,'GPIO_InitTypeDef']]],
  ['alternate_20function_20selection_1425',['GPIOEx Alternate function selection',['../group___g_p_i_o_ex___alternate__function__selection.html',1,'']]],
  ['analog_20filter_1426',['I2C Extended Analog Filter',['../group___i2_c_ex___analog___filter.html',1,'']]],
  ['analog_20watchdog_20adc_20analog_20watchdog_20awd_20number_1427',['Analog watchdog - ADC analog watchdog (AWD) number',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html',1,'']]],
  ['analog_20watchdog_20awd_20mode_1428',['ADC analog watchdog (AWD) mode',['../group___a_d_c__analog__watchdog__mode.html',1,'']]],
  ['analog_20watchdog_20awd_20number_1429',['Analog watchdog - ADC analog watchdog (AWD) number',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html',1,'']]],
  ['and_20callbacks_1430',['IRQ Handler and Callbacks',['../group___i2_c___i_r_q___handler__and___callbacks.html',1,'']]],
  ['and_20channel_201_202_20or_203_1431',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['and_20configuration_20functions_1432',['Initialization and Configuration functions',['../group___c_o_r_t_e_x___exported___functions___group1.html',1,'']]],
  ['and_20control_20registers_1433',['Status and Control Registers',['../group___c_m_s_i_s___c_o_r_e.html',1,'']]],
  ['and_20de_20initialization_20functions_1434',['and de initialization functions',['../group___i2_c___exported___functions___group1.html',1,'Initialization and de-initialization functions'],['../group___p_w_r___exported___functions___group1.html',1,'Initialization and de-initialization functions'],['../group___u_a_r_t___exported___functions___group1.html',1,'Initialization and de-initialization functions']]],
  ['and_20error_20functions_1435',['and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'Peripheral State and Error functions'],['../group___i2_c___exported___functions___group3.html',1,'Peripheral State, Mode and Error functions']]],
  ['and_20event_20mode_1436',['and event mode',['../group___p_w_r___p_v_d___mode.html',1,'PWR PVD interrupt and event mode'],['../group___p_w_r_ex___p_v_m___mode.html',1,'PWR PVM interrupt and event mode']]],
  ['and_20flags_1437',['HAL ADC macro to manage HAL ADC handle, IT and flags.',['../group___a_d_c___h_a_l___e_m___h_a_n_d_l_e___i_t___f_l_a_g.html',1,'']]],
  ['and_20instructions_20reference_1438',['Functions and Instructions Reference',['../group___c_m_s_i_s___core___function_interface.html',1,'']]],
  ['and_20output_20operation_20functions_1439',['Input and Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'']]],
  ['and_20pwm_20modes_1440',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['and_20rng_20clock_1441',['SDIO and RNG clock                     |',['../system__stm32l4xx_8c.html#autotoc_md18',1,'']]],
  ['and_20trace_20dwt_1442',['Data Watchpoint and Trace (DWT)',['../group___c_m_s_i_s___d_w_t.html',1,'']]],
  ['and_20type_20definitions_1443',['Defines and Type Definitions',['../group___c_m_s_i_s__core__register.html',1,'']]],
  ['angle_5fint_1444',['Angle_Int',['../task3_8c.html#ad62177770aa547f5e0a1ce4e06c1cfe5',1,'task3.c']]],
  ['angle_5ftarget_1445',['Angle_Target',['../main_8c.html#a1f857e499dbe8541cdd4531ab2163911',1,'main.c']]],
  ['apb1_20apb2_20clock_20source_1446',['APB1 APB2 Clock Source',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html',1,'']]],
  ['apb1_20peripheral_20clock_20enable_20disable_1447',['APB1 Peripheral Clock Enable Disable',['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'']]],
  ['apb1_20peripheral_20clock_20enabled_20or_20disabled_20status_1448',['APB1 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'']]],
  ['apb1_20peripheral_20clock_20sleep_20enable_20disable_1449',['APB1 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_p_b1___clock___sleep___enable___disable.html',1,'']]],
  ['apb1_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_1450',['APB1 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'']]],
  ['apb1_20peripheral_20force_20release_20reset_1451',['APB1 Peripheral Force Release Reset',['../group___r_c_c___a_p_b1___force___release___reset.html',1,'']]],
  ['apb1_20prescaler_201_1452',['APB1 Prescaler                         | 1',['../system__stm32l4xx_8c.html#autotoc_md5',1,'']]],
  ['apb1clkdivider_1453',['APB1CLKDivider',['../struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19',1,'RCC_ClkInitTypeDef::APB1CLKDivider'],['../struct_l_l___u_t_i_l_s___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19',1,'LL_UTILS_ClkInitTypeDef::APB1CLKDivider']]],
  ['apb1enr1_1454',['APB1ENR1',['../struct_r_c_c___type_def.html#a79b5aff2202e70906b3ac0a0e3ecfa98',1,'RCC_TypeDef']]],
  ['apb1enr2_1455',['APB1ENR2',['../struct_r_c_c___type_def.html#af84d22cd2c07c0a4b4d37f8cc8ba856d',1,'RCC_TypeDef']]],
  ['apb1fzr1_1456',['APB1FZR1',['../struct_d_b_g_m_c_u___type_def.html#a28c36c82c92159d332e737b3eb3e91f8',1,'DBGMCU_TypeDef']]],
  ['apb1fzr2_1457',['APB1FZR2',['../struct_d_b_g_m_c_u___type_def.html#acd2e6232df2a59e1404b361408dcd3af',1,'DBGMCU_TypeDef']]],
  ['apb1periph_5fbase_1458',['APB1PERIPH_BASE',['../group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb',1,'stm32l471xx.h']]],
  ['apb1rstr1_1459',['APB1RSTR1',['../struct_r_c_c___type_def.html#a237a692a156e19b3becf8fc97ff0f584',1,'RCC_TypeDef']]],
  ['apb1rstr2_1460',['APB1RSTR2',['../struct_r_c_c___type_def.html#a652b0e9556d58102277cd30ae6559382',1,'RCC_TypeDef']]],
  ['apb1smenr1_1461',['APB1SMENR1',['../struct_r_c_c___type_def.html#adadeee103cf937f548f7f922eb305e97',1,'RCC_TypeDef']]],
  ['apb1smenr2_1462',['APB1SMENR2',['../struct_r_c_c___type_def.html#a0b86632e083b14cd70083eb2af0dd29e',1,'RCC_TypeDef']]],
  ['apb2_20clock_20source_1463',['APB1 APB2 Clock Source',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html',1,'']]],
  ['apb2_20peripheral_20clock_20enable_20disable_1464',['APB2 Peripheral Clock Enable Disable',['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'']]],
  ['apb2_20peripheral_20clock_20enabled_20or_20disabled_20status_1465',['APB2 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'']]],
  ['apb2_20peripheral_20clock_20sleep_20enable_20disable_1466',['APB2 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_p_b2___clock___sleep___enable___disable.html',1,'']]],
  ['apb2_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_1467',['APB2 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'']]],
  ['apb2_20peripheral_20force_20release_20reset_1468',['APB2 Peripheral Force Release Reset',['../group___r_c_c___a_p_b2___force___release___reset.html',1,'']]],
  ['apb2_20prescaler_201_1469',['APB2 Prescaler                         | 1',['../system__stm32l4xx_8c.html#autotoc_md6',1,'']]],
  ['apb2clkdivider_1470',['APB2CLKDivider',['../struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db',1,'RCC_ClkInitTypeDef::APB2CLKDivider'],['../struct_l_l___u_t_i_l_s___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db',1,'LL_UTILS_ClkInitTypeDef::APB2CLKDivider']]],
  ['apb2enr_1471',['APB2ENR',['../struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be',1,'RCC_TypeDef']]],
  ['apb2fz_1472',['APB2FZ',['../struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75',1,'DBGMCU_TypeDef']]],
  ['apb2periph_5fbase_1473',['APB2PERIPH_BASE',['../group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb',1,'stm32l471xx.h']]],
  ['apb2rstr_1474',['APB2RSTR',['../struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968',1,'RCC_TypeDef']]],
  ['apb2smenr_1475',['APB2SMENR',['../struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0',1,'RCC_TypeDef']]],
  ['apbpresctable_1476',['APBPrescTable',['../group___s_t_m32_l4xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable:&#160;system_stm32l4xx.c'],['../group___s_t_m32_l4xx___system___exported___variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable:&#160;system_stm32l4xx.c']]],
  ['api_20alias_1477',['HASH API alias',['../group___h_a_s_h__alias.html',1,'']]],
  ['api_20aliases_1478',['CRC API aliases',['../group___c_r_c___aliases.html',1,'']]],
  ['apply_20to_20retrieve_20polarity_20information_20from_20pwr_5fwakeup_5fpiny_5fxxx_20constants_1479',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r_ex___w_u_p___polarity.html',1,'']]],
  ['apsr_5fc_5fmsk_1480',['APSR_C_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_sc300.h']]],
  ['apsr_5fc_5fpos_1481',['APSR_C_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_sc300.h']]],
  ['apsr_5fge_5fmsk_1482',['APSR_GE_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm7.h']]],
  ['apsr_5fge_5fpos_1483',['APSR_GE_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm7.h']]],
  ['apsr_5fn_5fmsk_1484',['APSR_N_Msk',['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_sc300.h']]],
  ['apsr_5fn_5fpos_1485',['APSR_N_Pos',['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_sc300.h']]],
  ['apsr_5fq_5fmsk_1486',['APSR_Q_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_sc300.h']]],
  ['apsr_5fq_5fpos_1487',['APSR_Q_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_sc300.h']]],
  ['apsr_5ftype_1488',['APSR_Type',['../union_a_p_s_r___type.html',1,'']]],
  ['apsr_5fv_5fmsk_1489',['APSR_V_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_sc300.h']]],
  ['apsr_5fv_5fpos_1490',['APSR_V_Pos',['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_sc300.h']]],
  ['apsr_5fz_5fmsk_1491',['APSR_Z_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_sc300.h']]],
  ['apsr_5fz_5fpos_1492',['APSR_Z_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_sc300.h']]],
  ['ar_1493',['AR',['../struct_q_u_a_d_s_p_i___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4',1,'QUADSPI_TypeDef']]],
  ['area_1494',['FLASH WRP Area',['../group___f_l_a_s_h___o_b___w_r_p___area.html',1,'']]],
  ['arg_1495',['ARG',['../struct_s_d_m_m_c___type_def.html#a07d4e63efcbde252c667e64a8d818aa9',1,'SDMMC_TypeDef']]],
  ['arm_5fdeg_5ftarget_1496',['Arm_Deg_Target',['../task5_8c.html#ad454b832ef86d6116aecf6dd3c4c93d1',1,'task5.c']]],
  ['arm_5fencoder_5fcpr_1497',['Arm_Encoder_CPR',['../task5_8c.html#a630f1eeed416e3137a95eedfade5e10f',1,'task5.c']]],
  ['arm_5fmpu_5faccess_5f_1498',['ARM_MPU_ACCESS_',['../mpu__armv7_8h.html#a555b1db969f5c9349e5795c83d643d60',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5faccess_5fdevice_1499',['ARM_MPU_ACCESS_DEVICE',['../mpu__armv7_8h.html#a618e0048505edbffa2acd4a4e31bf965',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5faccess_5fnormal_1500',['ARM_MPU_ACCESS_NORMAL',['../mpu__armv7_8h.html#a2d4fa5b5bd1a5dd080521d85f6aa4746',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5faccess_5fordered_1501',['ARM_MPU_ACCESS_ORDERED',['../mpu__armv7_8h.html#ae354557cf987b9fc9f6a444e83ec24fd',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fap_5f_1502',['ARM_MPU_AP_',['../mpu__armv8_8h.html#a81b2aa3fb55cdd5feadff02da10d391b',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fap_5ffull_1503',['ARM_MPU_AP_FULL',['../mpu__armv7_8h.html#a7602141f21093b49b066fbf00c1404de',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fap_5fnone_1504',['ARM_MPU_AP_NONE',['../mpu__armv7_8h.html#a119d3b75afe2f0b541d7fe348d6c6753',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fap_5fpriv_1505',['ARM_MPU_AP_PRIV',['../mpu__armv7_8h.html#a451d4d8a51682793cd17fa1e0c6bfac0',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fap_5fpro_1506',['ARM_MPU_AP_PRO',['../mpu__armv7_8h.html#aedf924cae01b2e697f67f3edc7113a3d',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fap_5fro_1507',['ARM_MPU_AP_RO',['../mpu__armv7_8h.html#a64e249c7c678144b52493a4b6f8f6b3c',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fap_5furo_1508',['ARM_MPU_AP_URO',['../mpu__armv7_8h.html#a827544a2fe4aaf34ff06cc120f107ef7',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5farmv7_5fh_1509',['ARM_MPU_ARMV7_H',['../mpu__armv7_8h.html#a6b829bed5f3be4a67d25f5963b61fa6e',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5farmv8_5fh_1510',['ARM_MPU_ARMV8_H',['../mpu__armv8_8h.html#a0b51a6c9e4d60a1d2f0d80ddd43e790c',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_1511',['ARM_MPU_ATTR',['../mpu__armv8_8h.html#a2c465cc9429b8233bcb9cd7cbef0e54c',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fdevice_1512',['ARM_MPU_ATTR_DEVICE',['../mpu__armv8_8h.html#ab4bfac6284dc050dc6fa6aeb8e954c2c',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fdevice_5fgre_1513',['ARM_MPU_ATTR_DEVICE_GRE',['../mpu__armv8_8h.html#a496bcd6a2bbd038d8935049fec9d0fda',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fdevice_5fngnre_1514',['ARM_MPU_ATTR_DEVICE_nGnRE',['../mpu__armv8_8h.html#a6e08ae44fab85e03fea96ae6a5fcdfb0',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fdevice_5fngnrne_1515',['ARM_MPU_ATTR_DEVICE_nGnRnE',['../mpu__armv8_8h.html#abfa9ae279357044cf5b74e77af22a686',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fdevice_5fngre_1516',['ARM_MPU_ATTR_DEVICE_nGRE',['../mpu__armv8_8h.html#adcc9977aabb4dc7177d30cbbac1b53d1',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fmemory_5f_1517',['ARM_MPU_ATTR_MEMORY_',['../mpu__armv8_8h.html#ac2f1c567950e3785d75773362b525390',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fattr_5fnon_5fcacheable_1518',['ARM_MPU_ATTR_NON_CACHEABLE',['../mpu__armv8_8h.html#a03266f9660485693eb1baec6ba255ab2',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fcachep_5fnocache_1519',['ARM_MPU_CACHEP_NOCACHE',['../mpu__armv7_8h.html#a3ea1c8c44b68ba9a3286a59f9e632187',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fcachep_5fwb_5fnwa_1520',['ARM_MPU_CACHEP_WB_NWA',['../mpu__armv7_8h.html#ab5d79c6c0b1e06af07ff5a941b57508f',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fcachep_5fwb_5fwra_1521',['ARM_MPU_CACHEP_WB_WRA',['../mpu__armv7_8h.html#afc7563cb831818460b0e87ae00a410bc',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fcachep_5fwt_5fnwa_1522',['ARM_MPU_CACHEP_WT_NWA',['../mpu__armv7_8h.html#ada2c26ffe2605826c3cb0ee22ac7588e',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fclrregion_1523',['ARM_MPU_ClrRegion',['../mpu__armv7_8h.html#a9dcb0afddf4ac351f33f3c7a5169c62c',1,'ARM_MPU_ClrRegion(uint32_t rnr):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a9dcb0afddf4ac351f33f3c7a5169c62c',1,'ARM_MPU_ClrRegion(uint32_t rnr):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5fclrregionex_1524',['ARM_MPU_ClrRegionEx',['../mpu__armv8_8h.html#a01fa1151c9ec0ba5de76f908c0999316',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fdisable_1525',['ARM_MPU_Disable',['../mpu__armv7_8h.html#a61814eba4652a0fdfb76bbe222086327',1,'ARM_MPU_Disable(void):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a61814eba4652a0fdfb76bbe222086327',1,'ARM_MPU_Disable(void):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5fenable_1526',['ARM_MPU_Enable',['../mpu__armv7_8h.html#a5a3f40314553baccdeea551f86d9a997',1,'ARM_MPU_Enable(uint32_t MPU_Control):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a5a3f40314553baccdeea551f86d9a997',1,'ARM_MPU_Enable(uint32_t MPU_Control):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5fload_1527',['ARM_MPU_Load',['../mpu__armv7_8h.html#a39ae99f1599699474fd39328cd082c92',1,'ARM_MPU_Load(ARM_MPU_Region_t const *table, uint32_t cnt):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#aca76614e3091c7324aa9d60e634621bf',1,'ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const *table, uint32_t cnt):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5floadex_1528',['ARM_MPU_LoadEx',['../mpu__armv8_8h.html#ab6094419f2abd678f1f3b121cd115049',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5forderedmemcpy_1529',['ARM_MPU_OrderedMemcpy',['../mpu__armv7_8h.html#ac1a949403bf84eecaf407003fb553ae7',1,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#ac1a949403bf84eecaf407003fb553ae7',1,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5frasr_1530',['ARM_MPU_RASR',['../mpu__armv7_8h.html#a96b93785c92e2dbcb3a2356c25bf2adc',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5frasr_5fex_1531',['ARM_MPU_RASR_EX',['../mpu__armv7_8h.html#a332ed5f8969dd4df6b61c6ae32ec36dc',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5frbar_1532',['ARM_MPU_RBAR',['../mpu__armv7_8h.html#a3fead12dc24a6d00ad53f55a042486ca',1,'ARM_MPU_RBAR:&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#afe39c2f98058bcac7e7e0501e64e7a9d',1,'ARM_MPU_RBAR:&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f128b_1533',['ARM_MPU_REGION_SIZE_128B',['../mpu__armv7_8h.html#ab600272e6ef9505f8737860a2c3dd576',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f128kb_1534',['ARM_MPU_REGION_SIZE_128KB',['../mpu__armv7_8h.html#a362c22f584b2822b8f451e356cba39d4',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f128mb_1535',['ARM_MPU_REGION_SIZE_128MB',['../mpu__armv7_8h.html#ae8fd2daf98ba641d02ff7ca3978a3ad9',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f16kb_1536',['ARM_MPU_REGION_SIZE_16KB',['../mpu__armv7_8h.html#af7a1b511ea419cb40777e0eaf32cc7e2',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f16mb_1537',['ARM_MPU_REGION_SIZE_16MB',['../mpu__armv7_8h.html#af3f56fa6ceeede9a0106d7f98b27a31e',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f1gb_1538',['ARM_MPU_REGION_SIZE_1GB',['../mpu__armv7_8h.html#ac8d05ede24fdfca60537ca47f86dce1d',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f1kb_1539',['ARM_MPU_REGION_SIZE_1KB',['../mpu__armv7_8h.html#ae5bf2b5255a76ff6b62dfaed01580e9d',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f1mb_1540',['ARM_MPU_REGION_SIZE_1MB',['../mpu__armv7_8h.html#aa2f3cf8222d50742ff33c94b7c8b3612',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f256b_1541',['ARM_MPU_REGION_SIZE_256B',['../mpu__armv7_8h.html#ad9d8775a432b076a44a93cbf725e8619',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f256kb_1542',['ARM_MPU_REGION_SIZE_256KB',['../mpu__armv7_8h.html#ac489a9c4e5b9cdf9acd7748c9616499b',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f256mb_1543',['ARM_MPU_REGION_SIZE_256MB',['../mpu__armv7_8h.html#acce8e377f172943311b6268118bfcfdf',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f2gb_1544',['ARM_MPU_REGION_SIZE_2GB',['../mpu__armv7_8h.html#a8f5d28ac5a55d84a4d0cf271e06bbb19',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f2kb_1545',['ARM_MPU_REGION_SIZE_2KB',['../mpu__armv7_8h.html#ad4d916f22b3737207c55b8d0d165caee',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f2mb_1546',['ARM_MPU_REGION_SIZE_2MB',['../mpu__armv7_8h.html#a2109105e7e283d5a5cf88772b776e441',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f32b_1547',['ARM_MPU_REGION_SIZE_32B',['../mpu__armv7_8h.html#a4a775008228aa58703c12d203a70fcdb',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f32kb_1548',['ARM_MPU_REGION_SIZE_32KB',['../mpu__armv7_8h.html#a4d0d0ebcc97c9f24618808b66847056a',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f32mb_1549',['ARM_MPU_REGION_SIZE_32MB',['../mpu__armv7_8h.html#a8b5fabd9bb7508e14e1bae69529a5853',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f4gb_1550',['ARM_MPU_REGION_SIZE_4GB',['../mpu__armv7_8h.html#ace58a7f0428b94180b8e61e29564f408',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f4kb_1551',['ARM_MPU_REGION_SIZE_4KB',['../mpu__armv7_8h.html#a0612fe51de2b25b49692290d072d829c',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f4mb_1552',['ARM_MPU_REGION_SIZE_4MB',['../mpu__armv7_8h.html#a5d38b84546726a09a19c28f8de770b11',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f512b_1553',['ARM_MPU_REGION_SIZE_512B',['../mpu__armv7_8h.html#a79a3000f14a4d30b77e513c4db53cbe5',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f512kb_1554',['ARM_MPU_REGION_SIZE_512KB',['../mpu__armv7_8h.html#a074f11c22a2c6e4deaf1e8f78717730d',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f512mb_1555',['ARM_MPU_REGION_SIZE_512MB',['../mpu__armv7_8h.html#a55ee4d5868b59de98bad7107243c2a95',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f64b_1556',['ARM_MPU_REGION_SIZE_64B',['../mpu__armv7_8h.html#ab329562fb195f702f3c746d5f37e8998',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f64kb_1557',['ARM_MPU_REGION_SIZE_64KB',['../mpu__armv7_8h.html#ad0c79b123d9c7954c48fda30ef25b609',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f64mb_1558',['ARM_MPU_REGION_SIZE_64MB',['../mpu__armv7_8h.html#a8fb3e1bb94b66387331a84c5c488286a',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f8kb_1559',['ARM_MPU_REGION_SIZE_8KB',['../mpu__armv7_8h.html#a4ce38a1ed6641648a2d2a66f48dbcb24',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5fsize_5f8mb_1560',['ARM_MPU_REGION_SIZE_8MB',['../mpu__armv7_8h.html#a62bebf6281c66f54f1d35ca43429c631',1,'mpu_armv7.h']]],
  ['arm_5fmpu_5fregion_5ft_1561',['ARM_MPU_Region_t',['../struct_a_r_m___m_p_u___region__t.html',1,'']]],
  ['arm_5fmpu_5frlar_1562',['ARM_MPU_RLAR',['../mpu__armv8_8h.html#aeaaa071276ba7956944e6c3dc05d677e',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fsetmemattr_1563',['ARM_MPU_SetMemAttr',['../mpu__armv8_8h.html#ab5b3c0a53d19c09a5550f1d9071ae65c',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fsetmemattrex_1564',['ARM_MPU_SetMemAttrEx',['../mpu__armv8_8h.html#a1799413f08a157d636a1491371c15ce2',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fsetregion_1565',['ARM_MPU_SetRegion',['../mpu__armv7_8h.html#a16931f9ad84d7289e8218e169ae6db5d',1,'ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a6d7f220015c070c0e469948c1775ee3d',1,'ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5fsetregionex_1566',['ARM_MPU_SetRegionEx',['../mpu__armv7_8h.html#a042ba1a6a1a58795231459ac0410b809',1,'ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a3d50ba8546252bea959e45c8fdf16993',1,'ARM_MPU_SetRegionEx(MPU_Type *mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;mpu_armv8.h']]],
  ['arm_5fmpu_5fsh_5finner_1567',['ARM_MPU_SH_INNER',['../mpu__armv8_8h.html#a73c70127f24f34781ad463cbe51d8f6b',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fsh_5fnon_1568',['ARM_MPU_SH_NON',['../mpu__armv8_8h.html#a3d0f688198289f72264f73cf72a742e8',1,'mpu_armv8.h']]],
  ['arm_5fmpu_5fsh_5fouter_1569',['ARM_MPU_SH_OUTER',['../mpu__armv8_8h.html#ac4fddbdb9e1350bce6906de33c1fd500',1,'mpu_armv8.h']]],
  ['arm_5fpos_5ftarget_1570',['Arm_Pos_Target',['../task5_8c.html#af63e486565bc815458b5a2563efe948b',1,'task5.c']]],
  ['armdir_1571',['ArmDir',['../task5_8c.html#a842fe98bec340e480860d0c46903f16d',1,'task5.c']]],
  ['arr_1572',['ARR',['../struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8',1,'LPTIM_TypeDef::ARR'],['../struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8',1,'TIM_TypeDef::ARR']]],
  ['as_20follows_3a_1573',['This file configures the system clock as follows:',['../system__stm32l4xx_8c.html#autotoc_md0',1,'']]],
  ['ascr_1574',['ASCR',['../struct_g_p_i_o___type_def.html#ac6f3658e8ada4ea794e237fa83052b25',1,'GPIO_TypeDef']]],
  ['assert_5fparam_1575',['assert_param',['../stm32l4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21',1,'stm32l4xx_hal_conf.h']]],
  ['assertion_20time_20lsb_20position_20in_20cr1_20register_1576',['UART Driver Enable Assertion Time LSB Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['atomic_5fclear_5fbit_1577',['ATOMIC_CLEAR_BIT',['../group___exported__macros.html#ga08dfef58d3b054b80745eda49e8907fb',1,'stm32l4xx.h']]],
  ['atomic_5fclearh_5fbit_1578',['ATOMIC_CLEARH_BIT',['../group___exported__macros.html#ga72150176ac8514f3a9f71b354d344661',1,'stm32l4xx.h']]],
  ['atomic_5fmodify_5freg_1579',['ATOMIC_MODIFY_REG',['../group___exported__macros.html#ga89dc36b64605a58fd1666d76b51bde1c',1,'stm32l4xx.h']]],
  ['atomic_5fmodifyh_5freg_1580',['ATOMIC_MODIFYH_REG',['../group___exported__macros.html#ga8774e17ec273484ebb30efd3f9307f3a',1,'stm32l4xx.h']]],
  ['atomic_5fset_5fbit_1581',['ATOMIC_SET_BIT',['../group___exported__macros.html#ga5daccb3b4245b833e81ff60fd1f4cf80',1,'stm32l4xx.h']]],
  ['atomic_5fseth_5fbit_1582',['ATOMIC_SETH_BIT',['../group___exported__macros.html#ga567c489b25ec989c6ffcda6e1a49c4c2',1,'stm32l4xx.h']]],
  ['auto_20baudrate_20enable_1583',['UART Advanced Feature Auto BaudRate Enable',['../group___u_a_r_t___auto_baud_rate___enable.html',1,'']]],
  ['auto_20reload_20preload_1584',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['autobaud_20rate_20mode_1585',['UART Advanced Feature AutoBaud Rate Mode',['../group___u_a_r_t___auto_baud___rate___mode.html',1,'']]],
  ['autobaudrateenable_1586',['AutoBaudRateEnable',['../struct_u_a_r_t___adv_feature_init_type_def.html#aa0294d5e5601064664be71c10a9601c2',1,'UART_AdvFeatureInitTypeDef']]],
  ['autobaudratemode_1587',['AutoBaudRateMode',['../struct_u_a_r_t___adv_feature_init_type_def.html#a428166055c9499e0753a75703aeadae5',1,'UART_AdvFeatureInitTypeDef']]],
  ['autoinjectedconv_1588',['AutoInjectedConv',['../struct_a_d_c___injection_conf_type_def.html#ae5f526ba59d83d57c8c2ae247079c6df',1,'ADC_InjectionConfTypeDef']]],
  ['automatic_20output_20enable_1589',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['automaticoutput_1590',['AutomaticOutput',['../struct_t_i_m___break_dead_time_config_type_def.html#a811ab6cfce79a2aadab7fc040413c037',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['autoreloadpreload_1591',['AutoReloadPreload',['../struct_t_i_m___base___init_type_def.html#a24796ba26d572a0993cb065a02865723',1,'TIM_Base_InitTypeDef']]],
  ['awd_20mode_1592',['ADC analog watchdog (AWD) mode',['../group___a_d_c__analog__watchdog__mode.html',1,'']]],
  ['awd_20number_1593',['Analog watchdog - ADC analog watchdog (AWD) number',['../group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r.html',1,'']]],
  ['awd1_5fevent_1594',['AWD1_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#ga1429af679941d537c64f7004430fdf54',1,'stm32_hal_legacy.h']]],
  ['awd2_5fevent_1595',['AWD2_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#ga04d97e3fb4776a8fae622cf88b442687',1,'stm32_hal_legacy.h']]],
  ['awd2cr_1596',['AWD2CR',['../struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a',1,'ADC_TypeDef']]],
  ['awd3_5fevent_1597',['AWD3_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gabb3f690eef894c37c3f2c49e1d8c6c06',1,'stm32_hal_legacy.h']]],
  ['awd3cr_1598',['AWD3CR',['../struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768',1,'ADC_TypeDef']]],
  ['awd_5fevent_1599',['AWD_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#ga21fdc6d3f5ae5c030acc0f5518fbea4a',1,'stm32_hal_legacy.h']]]
];
