
Temperature_GMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  08006d50  08006d50  00016d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007298  08007298  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08007298  08007298  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007298  08007298  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007298  08007298  00017298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800729c  0800729c  0001729c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080072a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  200001e0  08007480  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08007480  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007026  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cf4  00000000  00000000  0002722f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  00028f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000710  00000000  00000000  00029720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018327  00000000  00000000  00029e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a039  00000000  00000000  00042157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000838e0  00000000  00000000  0004c190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cfa70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003134  00000000  00000000  000cfac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006d38 	.word	0x08006d38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08006d38 	.word	0x08006d38

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2lz>:
 8000b7c:	b538      	push	{r3, r4, r5, lr}
 8000b7e:	4605      	mov	r5, r0
 8000b80:	460c      	mov	r4, r1
 8000b82:	2200      	movs	r2, #0
 8000b84:	2300      	movs	r3, #0
 8000b86:	4628      	mov	r0, r5
 8000b88:	4621      	mov	r1, r4
 8000b8a:	f7ff ff21 	bl	80009d0 <__aeabi_dcmplt>
 8000b8e:	b928      	cbnz	r0, 8000b9c <__aeabi_d2lz+0x20>
 8000b90:	4628      	mov	r0, r5
 8000b92:	4621      	mov	r1, r4
 8000b94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b98:	f000 b80a 	b.w	8000bb0 <__aeabi_d2ulz>
 8000b9c:	4628      	mov	r0, r5
 8000b9e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000ba2:	f000 f805 	bl	8000bb0 <__aeabi_d2ulz>
 8000ba6:	4240      	negs	r0, r0
 8000ba8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bac:	bd38      	pop	{r3, r4, r5, pc}
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2ulz>:
 8000bb0:	b5d0      	push	{r4, r6, r7, lr}
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <__aeabi_d2ulz+0x34>)
 8000bb6:	4606      	mov	r6, r0
 8000bb8:	460f      	mov	r7, r1
 8000bba:	f7ff fc97 	bl	80004ec <__aeabi_dmul>
 8000bbe:	f7ff ff6d 	bl	8000a9c <__aeabi_d2uiz>
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	f7ff fc18 	bl	80003f8 <__aeabi_ui2d>
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <__aeabi_d2ulz+0x38>)
 8000bcc:	f7ff fc8e 	bl	80004ec <__aeabi_dmul>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	4630      	mov	r0, r6
 8000bd6:	4639      	mov	r1, r7
 8000bd8:	f7ff fad0 	bl	800017c <__aeabi_dsub>
 8000bdc:	f7ff ff5e 	bl	8000a9c <__aeabi_d2uiz>
 8000be0:	4621      	mov	r1, r4
 8000be2:	bdd0      	pop	{r4, r6, r7, pc}
 8000be4:	3df00000 	.word	0x3df00000
 8000be8:	41f00000 	.word	0x41f00000

08000bec <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c00:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <MX_GPIO_Init+0xa0>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a21      	ldr	r2, [pc, #132]	; (8000c8c <MX_GPIO_Init+0xa0>)
 8000c06:	f043 0310 	orr.w	r3, r3, #16
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <MX_GPIO_Init+0xa0>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0310 	and.w	r3, r3, #16
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c18:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <MX_GPIO_Init+0xa0>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	4a1b      	ldr	r2, [pc, #108]	; (8000c8c <MX_GPIO_Init+0xa0>)
 8000c1e:	f043 0304 	orr.w	r3, r3, #4
 8000c22:	6193      	str	r3, [r2, #24]
 8000c24:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <MX_GPIO_Init+0xa0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f003 0304 	and.w	r3, r3, #4
 8000c2c:	603b      	str	r3, [r7, #0]
 8000c2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c36:	4816      	ldr	r0, [pc, #88]	; (8000c90 <MX_GPIO_Init+0xa4>)
 8000c38:	f000 ff3e 	bl	8001ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GSM_GPIO_Port, RESET_GSM_Pin, GPIO_PIN_SET);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c42:	4814      	ldr	r0, [pc, #80]	; (8000c94 <MX_GPIO_Init+0xa8>)
 8000c44:	f000 ff38 	bl	8001ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2302      	movs	r3, #2
 8000c58:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	4619      	mov	r1, r3
 8000c60:	480b      	ldr	r0, [pc, #44]	; (8000c90 <MX_GPIO_Init+0xa4>)
 8000c62:	f000 fda5 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_GSM_Pin;
 8000c66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	2300      	movs	r3, #0
 8000c72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2302      	movs	r3, #2
 8000c76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RESET_GSM_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 0308 	add.w	r3, r7, #8
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4805      	ldr	r0, [pc, #20]	; (8000c94 <MX_GPIO_Init+0xa8>)
 8000c80:	f000 fd96 	bl	80017b0 <HAL_GPIO_Init>

}
 8000c84:	bf00      	nop
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	40011000 	.word	0x40011000
 8000c94:	40010800 	.word	0x40010800

08000c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c9c:	f000 fb44 	bl	8001328 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca0:	f000 f836 	bl	8000d10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ca4:	f7ff ffa2 	bl	8000bec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ca8:	f000 fa80 	bl	80011ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &ReceiveTmp, 1);
 8000cac:	2201      	movs	r2, #1
 8000cae:	4911      	ldr	r1, [pc, #68]	; (8000cf4 <main+0x5c>)
 8000cb0:	4811      	ldr	r0, [pc, #68]	; (8000cf8 <main+0x60>)
 8000cb2:	f001 fbc4 	bl	800243e <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  UartSend("ATE0\r\n");
 8000cb6:	4811      	ldr	r0, [pc, #68]	; (8000cfc <main+0x64>)
 8000cb8:	f000 faf6 	bl	80012a8 <UartSend>
  HAL_Delay(100);
 8000cbc:	2064      	movs	r0, #100	; 0x64
 8000cbe:	f000 fb95 	bl	80013ec <HAL_Delay>
  while (1)
  {
	  UartSend("AT+CSQ\r\n");
 8000cc2:	480f      	ldr	r0, [pc, #60]	; (8000d00 <main+0x68>)
 8000cc4:	f000 faf0 	bl	80012a8 <UartSend>
	  HAL_Delay(1000);
 8000cc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ccc:	f000 fb8e 	bl	80013ec <HAL_Delay>

	  if(LineCounter)
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <main+0x6c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d0f4      	beq.n	8000cc2 <main+0x2a>
	  {
		  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 8000cd8:	490b      	ldr	r1, [pc, #44]	; (8000d08 <main+0x70>)
 8000cda:	480c      	ldr	r0, [pc, #48]	; (8000d0c <main+0x74>)
 8000cdc:	f000 f88d 	bl	8000dfa <Parser_TakeLine>

		  LineCounter--;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <main+0x6c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	3b01      	subs	r3, #1
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <main+0x6c>)
 8000cea:	701a      	strb	r2, [r3, #0]

		  Parser_parse(ReceivedData);
 8000cec:	4806      	ldr	r0, [pc, #24]	; (8000d08 <main+0x70>)
 8000cee:	f000 f8c9 	bl	8000e84 <Parser_parse>
	  UartSend("AT+CSQ\r\n");
 8000cf2:	e7e6      	b.n	8000cc2 <main+0x2a>
 8000cf4:	20000240 	.word	0x20000240
 8000cf8:	20000270 	.word	0x20000270
 8000cfc:	08006d50 	.word	0x08006d50
 8000d00:	08006d58 	.word	0x08006d58
 8000d04:	20000241 	.word	0x20000241
 8000d08:	20000244 	.word	0x20000244
 8000d0c:	200001fc 	.word	0x200001fc

08000d10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b090      	sub	sp, #64	; 0x40
 8000d14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d16:	f107 0318 	add.w	r3, r7, #24
 8000d1a:	2228      	movs	r2, #40	; 0x28
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f001 ffca 	bl	8002cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
 8000d30:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d32:	2302      	movs	r3, #2
 8000d34:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d36:	2301      	movs	r3, #1
 8000d38:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d3a:	2310      	movs	r3, #16
 8000d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d42:	f107 0318 	add.w	r3, r7, #24
 8000d46:	4618      	mov	r0, r3
 8000d48:	f000 fece 	bl	8001ae8 <HAL_RCC_OscConfig>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d52:	f000 f84d 	bl	8000df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d56:	230f      	movs	r3, #15
 8000d58:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f001 f93c 	bl	8001fec <HAL_RCC_ClockConfig>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d7a:	f000 f839 	bl	8000df0 <Error_Handler>
  }
}
 8000d7e:	bf00      	nop
 8000d80:	3740      	adds	r7, #64	; 0x40
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
	...

08000d88 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a11      	ldr	r2, [pc, #68]	; (8000ddc <HAL_UART_RxCpltCallback+0x54>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d11b      	bne.n	8000dd2 <HAL_UART_RxCpltCallback+0x4a>
	{
		if(ReceiveTmp != 0xd)
 8000d9a:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <HAL_UART_RxCpltCallback+0x58>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b0d      	cmp	r3, #13
 8000da0:	d012      	beq.n	8000dc8 <HAL_UART_RxCpltCallback+0x40>
		{
			if (RB_OK == Ring_Buffer_Write(&ReceiveBuffer, ReceiveTmp))
 8000da2:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <HAL_UART_RxCpltCallback+0x58>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	4619      	mov	r1, r3
 8000da8:	480e      	ldr	r0, [pc, #56]	; (8000de4 <HAL_UART_RxCpltCallback+0x5c>)
 8000daa:	f000 f8bd 	bl	8000f28 <Ring_Buffer_Write>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d109      	bne.n	8000dc8 <HAL_UART_RxCpltCallback+0x40>
			{
				if(ReceiveTmp == ENDLINE)
 8000db4:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <HAL_UART_RxCpltCallback+0x58>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b0a      	cmp	r3, #10
 8000dba:	d105      	bne.n	8000dc8 <HAL_UART_RxCpltCallback+0x40>
				{
					LineCounter++;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_UART_RxCpltCallback+0x60>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <HAL_UART_RxCpltCallback+0x60>)
 8000dc6:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		HAL_UART_Receive_IT(&huart1, &ReceiveTmp, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	4905      	ldr	r1, [pc, #20]	; (8000de0 <HAL_UART_RxCpltCallback+0x58>)
 8000dcc:	4807      	ldr	r0, [pc, #28]	; (8000dec <HAL_UART_RxCpltCallback+0x64>)
 8000dce:	f001 fb36 	bl	800243e <HAL_UART_Receive_IT>
	}

}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40013800 	.word	0x40013800
 8000de0:	20000240 	.word	0x20000240
 8000de4:	200001fc 	.word	0x200001fc
 8000de8:	20000241 	.word	0x20000241
 8000dec:	20000270 	.word	0x20000270

08000df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df4:	b672      	cpsid	i
}
 8000df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <Error_Handler+0x8>

08000dfa <Parser_TakeLine>:
#include "stdio.h"
#include "stdlib.h"


void Parser_TakeLine(RingBuffer_t *Buff, uint8_t *Destination)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b084      	sub	sp, #16
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	6039      	str	r1, [r7, #0]
	  uint8_t i = 0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	73fb      	strb	r3, [r7, #15]
	  uint8_t tmp = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73bb      	strb	r3, [r7, #14]
	do
	{
		 Ring_Buffer_Read(Buff, &tmp);
 8000e0c:	f107 030e 	add.w	r3, r7, #14
 8000e10:	4619      	mov	r1, r3
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f000 f860 	bl	8000ed8 <Ring_Buffer_Read>
		 if(tmp == ENDLINE)
 8000e18:	7bbb      	ldrb	r3, [r7, #14]
 8000e1a:	2b0a      	cmp	r3, #10
 8000e1c:	d105      	bne.n	8000e2a <Parser_TakeLine+0x30>
			{
			 Destination[i] = 0;
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	683a      	ldr	r2, [r7, #0]
 8000e22:	4413      	add	r3, r2
 8000e24:	2200      	movs	r2, #0
 8000e26:	701a      	strb	r2, [r3, #0]
 8000e28:	e004      	b.n	8000e34 <Parser_TakeLine+0x3a>
			}
		else
			{
			Destination[i] = tmp;
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
 8000e2c:	683a      	ldr	r2, [r7, #0]
 8000e2e:	4413      	add	r3, r2
 8000e30:	7bba      	ldrb	r2, [r7, #14]
 8000e32:	701a      	strb	r2, [r3, #0]
			}

			i++;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	3301      	adds	r3, #1
 8000e38:	73fb      	strb	r3, [r7, #15]

	} while(tmp != ENDLINE);
 8000e3a:	7bbb      	ldrb	r3, [r7, #14]
 8000e3c:	2b0a      	cmp	r3, #10
 8000e3e:	d1e5      	bne.n	8000e0c <Parser_TakeLine+0x12>
}
 8000e40:	bf00      	nop
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <Parser_ParseCSQ>:

//CSQ


static void Parser_ParseCSQ(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, "\r");
 8000e52:	490a      	ldr	r1, [pc, #40]	; (8000e7c <Parser_ParseCSQ+0x30>)
 8000e54:	2000      	movs	r0, #0
 8000e56:	f003 f9af 	bl	80041b8 <strtok>
 8000e5a:	6078      	str	r0, [r7, #4]

	SignalQuality = atof(ParsePointer);
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f001 fefd 	bl	8002c5c <atof>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	4610      	mov	r0, r2
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f7ff fe37 	bl	8000adc <__aeabi_d2f>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	4a03      	ldr	r2, [pc, #12]	; (8000e80 <Parser_ParseCSQ+0x34>)
 8000e72:	6013      	str	r3, [r2, #0]
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	08006d64 	.word	0x08006d64
 8000e80:	20000264 	.word	0x20000264

08000e84 <Parser_parse>:


void Parser_parse(uint8_t * DataToParse)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	if(strcmp("OK", (char*)DataToParse) == 0)
 8000e8c:	6879      	ldr	r1, [r7, #4]
 8000e8e:	480e      	ldr	r0, [pc, #56]	; (8000ec8 <Parser_parse+0x44>)
 8000e90:	f7ff f95e 	bl	8000150 <strcmp>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d103      	bne.n	8000ea2 <Parser_parse+0x1e>
	{
		ReceivedState = 1;
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <Parser_parse+0x48>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	701a      	strb	r2, [r3, #0]
//	  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//	  	UartLog("led_off\n\r");
//	  }


}
 8000ea0:	e00d      	b.n	8000ebe <Parser_parse+0x3a>
		char * ParsePointer = strtok((char*)DataToParse, " ");
 8000ea2:	490b      	ldr	r1, [pc, #44]	; (8000ed0 <Parser_parse+0x4c>)
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f003 f987 	bl	80041b8 <strtok>
 8000eaa:	60f8      	str	r0, [r7, #12]
		if(strcmp("+CSQ:", ParsePointer) == 0)
 8000eac:	68f9      	ldr	r1, [r7, #12]
 8000eae:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <Parser_parse+0x50>)
 8000eb0:	f7ff f94e 	bl	8000150 <strcmp>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d101      	bne.n	8000ebe <Parser_parse+0x3a>
			Parser_ParseCSQ();
 8000eba:	f7ff ffc7 	bl	8000e4c <Parser_ParseCSQ>
}
 8000ebe:	bf00      	nop
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	08006d68 	.word	0x08006d68
 8000ecc:	20000268 	.word	0x20000268
 8000ed0:	08006d6c 	.word	0x08006d6c
 8000ed4:	08006d70 	.word	0x08006d70

08000ed8 <Ring_Buffer_Read>:
 */
#include "main.h"
#include "ring_buffer.h"

RbStatus_t Ring_Buffer_Read(RingBuffer_t * Buff, uint8_t *value)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
	if(Buff->Head == Buff->Tail)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	881a      	ldrh	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	885b      	ldrh	r3, [r3, #2]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d101      	bne.n	8000ef2 <Ring_Buffer_Read+0x1a>
	{
		return RB_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e015      	b.n	8000f1e <Ring_Buffer_Read+0x46>
	}
	*value = Buff->Buffer[Buff->Tail];
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	885b      	ldrh	r3, [r3, #2]
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4413      	add	r3, r2
 8000efc:	791a      	ldrb	r2, [r3, #4]
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	701a      	strb	r2, [r3, #0]

	Buff->Tail = (Buff->Tail + 1) % RING_BUFFER_SIZE;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	885b      	ldrh	r3, [r3, #2]
 8000f06:	3301      	adds	r3, #1
 8000f08:	425a      	negs	r2, r3
 8000f0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f0e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000f12:	bf58      	it	pl
 8000f14:	4253      	negpl	r3, r2
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr

08000f28 <Ring_Buffer_Write>:

RbStatus_t Ring_Buffer_Write(RingBuffer_t * Buff, uint8_t value)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	70fb      	strb	r3, [r7, #3]
	uint16_t Head_tmp = (Buff->Head + 1) % RING_BUFFER_SIZE;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	425a      	negs	r2, r3
 8000f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f40:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000f44:	bf58      	it	pl
 8000f46:	4253      	negpl	r3, r2
 8000f48:	81fb      	strh	r3, [r7, #14]

	if(Head_tmp == Buff->Tail)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	885b      	ldrh	r3, [r3, #2]
 8000f4e:	89fa      	ldrh	r2, [r7, #14]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d101      	bne.n	8000f58 <Ring_Buffer_Write+0x30>
	{
		return RB_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e00a      	b.n	8000f6e <Ring_Buffer_Write+0x46>
	}
	Buff->Buffer[Buff->Head] = value;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	78fa      	ldrb	r2, [r7, #3]
 8000f64:	711a      	strb	r2, [r3, #4]
	Buff->Head = Head_tmp;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	89fa      	ldrh	r2, [r7, #14]
 8000f6a:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr

08000f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <HAL_MspInit+0x40>)
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	4a0d      	ldr	r2, [pc, #52]	; (8000fb8 <HAL_MspInit+0x40>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6193      	str	r3, [r2, #24]
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <HAL_MspInit+0x40>)
 8000f8c:	699b      	ldr	r3, [r3, #24]
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <HAL_MspInit+0x40>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	4a07      	ldr	r2, [pc, #28]	; (8000fb8 <HAL_MspInit+0x40>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	61d3      	str	r3, [r2, #28]
 8000fa2:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <HAL_MspInit+0x40>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr
 8000fb8:	40021000 	.word	0x40021000

08000fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <NMI_Handler+0x4>

08000fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <HardFault_Handler+0x4>

08000fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <MemManage_Handler+0x4>

08000fce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <BusFault_Handler+0x4>

08000fd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <UsageFault_Handler+0x4>

08000fda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr

08000fe6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr

08000ff2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr

08000ffe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001002:	f000 f9d7 	bl	80013b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <USART1_IRQHandler+0x10>)
 8001012:	f001 fa45 	bl	80024a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000270 	.word	0x20000270

08001020 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  return 1;
 8001024:	2301      	movs	r3, #1
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr

0800102e <_kill>:

int _kill(int pid, int sig)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001038:	f001 fe14 	bl	8002c64 <__errno>
 800103c:	4603      	mov	r3, r0
 800103e:	2216      	movs	r2, #22
 8001040:	601a      	str	r2, [r3, #0]
  return -1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <_exit>:

void _exit (int status)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001056:	f04f 31ff 	mov.w	r1, #4294967295
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff ffe7 	bl	800102e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001060:	e7fe      	b.n	8001060 <_exit+0x12>

08001062 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b086      	sub	sp, #24
 8001066:	af00      	add	r7, sp, #0
 8001068:	60f8      	str	r0, [r7, #12]
 800106a:	60b9      	str	r1, [r7, #8]
 800106c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	e00a      	b.n	800108a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001074:	f3af 8000 	nop.w
 8001078:	4601      	mov	r1, r0
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	1c5a      	adds	r2, r3, #1
 800107e:	60ba      	str	r2, [r7, #8]
 8001080:	b2ca      	uxtb	r2, r1
 8001082:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	429a      	cmp	r2, r3
 8001090:	dbf0      	blt.n	8001074 <_read+0x12>
  }

  return len;
 8001092:	687b      	ldr	r3, [r7, #4]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
 80010ac:	e009      	b.n	80010c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	1c5a      	adds	r2, r3, #1
 80010b2:	60ba      	str	r2, [r7, #8]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697a      	ldr	r2, [r7, #20]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dbf1      	blt.n	80010ae <_write+0x12>
  }
  return len;
 80010ca:	687b      	ldr	r3, [r7, #4]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <_close>:

int _close(int file)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr

080010ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010fa:	605a      	str	r2, [r3, #4]
  return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <_isatty>:

int _isatty(int file)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001110:	2301      	movs	r3, #1
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr

08001134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800113c:	4a14      	ldr	r2, [pc, #80]	; (8001190 <_sbrk+0x5c>)
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <_sbrk+0x60>)
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <_sbrk+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d102      	bne.n	8001156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <_sbrk+0x64>)
 8001152:	4a12      	ldr	r2, [pc, #72]	; (800119c <_sbrk+0x68>)
 8001154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <_sbrk+0x64>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	429a      	cmp	r2, r3
 8001162:	d207      	bcs.n	8001174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001164:	f001 fd7e 	bl	8002c64 <__errno>
 8001168:	4603      	mov	r3, r0
 800116a:	220c      	movs	r2, #12
 800116c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	e009      	b.n	8001188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001174:	4b08      	ldr	r3, [pc, #32]	; (8001198 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117a:	4b07      	ldr	r3, [pc, #28]	; (8001198 <_sbrk+0x64>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	4a05      	ldr	r2, [pc, #20]	; (8001198 <_sbrk+0x64>)
 8001184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001186:	68fb      	ldr	r3, [r7, #12]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20005000 	.word	0x20005000
 8001194:	00000400 	.word	0x00000400
 8001198:	2000026c 	.word	0x2000026c
 800119c:	200002c8 	.word	0x200002c8

080011a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <MX_USART1_UART_Init+0x50>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_USART1_UART_Init+0x4c>)
 80011e4:	f001 f89a 	bl	800231c <HAL_UART_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011ee:	f7ff fdff 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000270 	.word	0x20000270
 80011fc:	40013800 	.word	0x40013800

08001200 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b088      	sub	sp, #32
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a20      	ldr	r2, [pc, #128]	; (800129c <HAL_UART_MspInit+0x9c>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d139      	bne.n	8001294 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001220:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <HAL_UART_MspInit+0xa0>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <HAL_UART_MspInit+0xa0>)
 8001226:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <HAL_UART_MspInit+0xa0>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <HAL_UART_MspInit+0xa0>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <HAL_UART_MspInit+0xa0>)
 800123e:	f043 0304 	orr.w	r3, r3, #4
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b16      	ldr	r3, [pc, #88]	; (80012a0 <HAL_UART_MspInit+0xa0>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001250:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001254:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	2302      	movs	r3, #2
 8001258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	f107 0310 	add.w	r3, r7, #16
 8001262:	4619      	mov	r1, r3
 8001264:	480f      	ldr	r0, [pc, #60]	; (80012a4 <HAL_UART_MspInit+0xa4>)
 8001266:	f000 faa3 	bl	80017b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800126a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800126e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	4809      	ldr	r0, [pc, #36]	; (80012a4 <HAL_UART_MspInit+0xa4>)
 8001280:	f000 fa96 	bl	80017b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2100      	movs	r1, #0
 8001288:	2025      	movs	r0, #37	; 0x25
 800128a:	f000 f9aa 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800128e:	2025      	movs	r0, #37	; 0x25
 8001290:	f000 f9c3 	bl	800161a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001294:	bf00      	nop
 8001296:	3720      	adds	r7, #32
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40013800 	.word	0x40013800
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40010800 	.word	0x40010800

080012a8 <UartSend>:
{
	HAL_UART_Transmit(&huart1, (uint8_t*) Message, strlen(Message), 20);
}

void UartSend(char * Message)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	ReceivedState = 0;
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <UartSend+0x2c>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) Message, strlen(Message));
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7fe ff54 	bl	8000164 <strlen>
 80012bc:	4603      	mov	r3, r0
 80012be:	b29b      	uxth	r3, r3
 80012c0:	461a      	mov	r2, r3
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	4804      	ldr	r0, [pc, #16]	; (80012d8 <UartSend+0x30>)
 80012c6:	f001 f876 	bl	80023b6 <HAL_UART_Transmit_IT>
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000268 	.word	0x20000268
 80012d8:	20000270 	.word	0x20000270

080012dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012dc:	480c      	ldr	r0, [pc, #48]	; (8001310 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012de:	490d      	ldr	r1, [pc, #52]	; (8001314 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012e0:	4a0d      	ldr	r2, [pc, #52]	; (8001318 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e4:	e002      	b.n	80012ec <LoopCopyDataInit>

080012e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ea:	3304      	adds	r3, #4

080012ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f0:	d3f9      	bcc.n	80012e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012f4:	4c0a      	ldr	r4, [pc, #40]	; (8001320 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f8:	e001      	b.n	80012fe <LoopFillZerobss>

080012fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012fc:	3204      	adds	r2, #4

080012fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001300:	d3fb      	bcc.n	80012fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001302:	f7ff ff4d 	bl	80011a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001306:	f001 fcb3 	bl	8002c70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800130a:	f7ff fcc5 	bl	8000c98 <main>
  bx lr
 800130e:	4770      	bx	lr
  ldr r0, =_sdata
 8001310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001314:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001318:	080072a0 	.word	0x080072a0
  ldr r2, =_sbss
 800131c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001320:	200002c8 	.word	0x200002c8

08001324 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001324:	e7fe      	b.n	8001324 <ADC1_2_IRQHandler>
	...

08001328 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800132c:	4b08      	ldr	r3, [pc, #32]	; (8001350 <HAL_Init+0x28>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a07      	ldr	r2, [pc, #28]	; (8001350 <HAL_Init+0x28>)
 8001332:	f043 0310 	orr.w	r3, r3, #16
 8001336:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001338:	2003      	movs	r0, #3
 800133a:	f000 f947 	bl	80015cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800133e:	200f      	movs	r0, #15
 8001340:	f000 f808 	bl	8001354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001344:	f7ff fe18 	bl	8000f78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40022000 	.word	0x40022000

08001354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800135c:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <HAL_InitTick+0x54>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b12      	ldr	r3, [pc, #72]	; (80013ac <HAL_InitTick+0x58>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136a:	fbb3 f3f1 	udiv	r3, r3, r1
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f95f 	bl	8001636 <HAL_SYSTICK_Config>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e00e      	b.n	80013a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b0f      	cmp	r3, #15
 8001386:	d80a      	bhi.n	800139e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001388:	2200      	movs	r2, #0
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	f04f 30ff 	mov.w	r0, #4294967295
 8001390:	f000 f927 	bl	80015e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001394:	4a06      	ldr	r2, [pc, #24]	; (80013b0 <HAL_InitTick+0x5c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000000 	.word	0x20000000
 80013ac:	20000008 	.word	0x20000008
 80013b0:	20000004 	.word	0x20000004

080013b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <HAL_IncTick+0x1c>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <HAL_IncTick+0x20>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4413      	add	r3, r2
 80013c4:	4a03      	ldr	r2, [pc, #12]	; (80013d4 <HAL_IncTick+0x20>)
 80013c6:	6013      	str	r3, [r2, #0]
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000008 	.word	0x20000008
 80013d4:	200002b4 	.word	0x200002b4

080013d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return uwTick;
 80013dc:	4b02      	ldr	r3, [pc, #8]	; (80013e8 <HAL_GetTick+0x10>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	200002b4 	.word	0x200002b4

080013ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f4:	f7ff fff0 	bl	80013d8 <HAL_GetTick>
 80013f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001404:	d005      	beq.n	8001412 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001406:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <HAL_Delay+0x44>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4413      	add	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001412:	bf00      	nop
 8001414:	f7ff ffe0 	bl	80013d8 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	429a      	cmp	r2, r3
 8001422:	d8f7      	bhi.n	8001414 <HAL_Delay+0x28>
  {
  }
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000008 	.word	0x20000008

08001434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001444:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001450:	4013      	ands	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800145c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001466:	4a04      	ldr	r2, [pc, #16]	; (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	60d3      	str	r3, [r2, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <__NVIC_GetPriorityGrouping+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	f003 0307 	and.w	r3, r3, #7
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	db0b      	blt.n	80014c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	f003 021f 	and.w	r2, r3, #31
 80014b0:	4906      	ldr	r1, [pc, #24]	; (80014cc <__NVIC_EnableIRQ+0x34>)
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	095b      	lsrs	r3, r3, #5
 80014b8:	2001      	movs	r0, #1
 80014ba:	fa00 f202 	lsl.w	r2, r0, r2
 80014be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014c2:	bf00      	nop
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	e000e100 	.word	0xe000e100

080014d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	6039      	str	r1, [r7, #0]
 80014da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	db0a      	blt.n	80014fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	b2da      	uxtb	r2, r3
 80014e8:	490c      	ldr	r1, [pc, #48]	; (800151c <__NVIC_SetPriority+0x4c>)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	0112      	lsls	r2, r2, #4
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	440b      	add	r3, r1
 80014f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f8:	e00a      	b.n	8001510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	4908      	ldr	r1, [pc, #32]	; (8001520 <__NVIC_SetPriority+0x50>)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	3b04      	subs	r3, #4
 8001508:	0112      	lsls	r2, r2, #4
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	440b      	add	r3, r1
 800150e:	761a      	strb	r2, [r3, #24]
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000e100 	.word	0xe000e100
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001524:	b480      	push	{r7}
 8001526:	b089      	sub	sp, #36	; 0x24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f1c3 0307 	rsb	r3, r3, #7
 800153e:	2b04      	cmp	r3, #4
 8001540:	bf28      	it	cs
 8001542:	2304      	movcs	r3, #4
 8001544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3304      	adds	r3, #4
 800154a:	2b06      	cmp	r3, #6
 800154c:	d902      	bls.n	8001554 <NVIC_EncodePriority+0x30>
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3b03      	subs	r3, #3
 8001552:	e000      	b.n	8001556 <NVIC_EncodePriority+0x32>
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	f04f 32ff 	mov.w	r2, #4294967295
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43da      	mvns	r2, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	401a      	ands	r2, r3
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800156c:	f04f 31ff 	mov.w	r1, #4294967295
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	fa01 f303 	lsl.w	r3, r1, r3
 8001576:	43d9      	mvns	r1, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	4313      	orrs	r3, r2
         );
}
 800157e:	4618      	mov	r0, r3
 8001580:	3724      	adds	r7, #36	; 0x24
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001598:	d301      	bcc.n	800159e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800159a:	2301      	movs	r3, #1
 800159c:	e00f      	b.n	80015be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <SysTick_Config+0x40>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a6:	210f      	movs	r1, #15
 80015a8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ac:	f7ff ff90 	bl	80014d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <SysTick_Config+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b6:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <SysTick_Config+0x40>)
 80015b8:	2207      	movs	r2, #7
 80015ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	e000e010 	.word	0xe000e010

080015cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff ff2d 	bl	8001434 <__NVIC_SetPriorityGrouping>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015f4:	f7ff ff42 	bl	800147c <__NVIC_GetPriorityGrouping>
 80015f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	6978      	ldr	r0, [r7, #20]
 8001600:	f7ff ff90 	bl	8001524 <NVIC_EncodePriority>
 8001604:	4602      	mov	r2, r0
 8001606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160a:	4611      	mov	r1, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ff5f 	bl	80014d0 <__NVIC_SetPriority>
}
 8001612:	bf00      	nop
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	4603      	mov	r3, r0
 8001622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff35 	bl	8001498 <__NVIC_EnableIRQ>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffa2 	bl	8001588 <SysTick_Config>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800164e:	b480      	push	{r7}
 8001650:	b085      	sub	sp, #20
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001660:	2b02      	cmp	r3, #2
 8001662:	d008      	beq.n	8001676 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2204      	movs	r2, #4
 8001668:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e020      	b.n	80016b8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 020e 	bic.w	r2, r2, #14
 8001684:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 0201 	bic.w	r2, r2, #1
 8001694:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800169e:	2101      	movs	r1, #1
 80016a0:	fa01 f202 	lsl.w	r2, r1, r2
 80016a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2201      	movs	r2, #1
 80016aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
	...

080016c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016cc:	2300      	movs	r3, #0
 80016ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d005      	beq.n	80016e6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2204      	movs	r2, #4
 80016de:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	73fb      	strb	r3, [r7, #15]
 80016e4:	e051      	b.n	800178a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 020e 	bic.w	r2, r2, #14
 80016f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0201 	bic.w	r2, r2, #1
 8001704:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a22      	ldr	r2, [pc, #136]	; (8001794 <HAL_DMA_Abort_IT+0xd0>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d029      	beq.n	8001764 <HAL_DMA_Abort_IT+0xa0>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a20      	ldr	r2, [pc, #128]	; (8001798 <HAL_DMA_Abort_IT+0xd4>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d022      	beq.n	8001760 <HAL_DMA_Abort_IT+0x9c>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a1f      	ldr	r2, [pc, #124]	; (800179c <HAL_DMA_Abort_IT+0xd8>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d01a      	beq.n	800175a <HAL_DMA_Abort_IT+0x96>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a1d      	ldr	r2, [pc, #116]	; (80017a0 <HAL_DMA_Abort_IT+0xdc>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d012      	beq.n	8001754 <HAL_DMA_Abort_IT+0x90>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a1c      	ldr	r2, [pc, #112]	; (80017a4 <HAL_DMA_Abort_IT+0xe0>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d00a      	beq.n	800174e <HAL_DMA_Abort_IT+0x8a>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a1a      	ldr	r2, [pc, #104]	; (80017a8 <HAL_DMA_Abort_IT+0xe4>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d102      	bne.n	8001748 <HAL_DMA_Abort_IT+0x84>
 8001742:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001746:	e00e      	b.n	8001766 <HAL_DMA_Abort_IT+0xa2>
 8001748:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800174c:	e00b      	b.n	8001766 <HAL_DMA_Abort_IT+0xa2>
 800174e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001752:	e008      	b.n	8001766 <HAL_DMA_Abort_IT+0xa2>
 8001754:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001758:	e005      	b.n	8001766 <HAL_DMA_Abort_IT+0xa2>
 800175a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800175e:	e002      	b.n	8001766 <HAL_DMA_Abort_IT+0xa2>
 8001760:	2310      	movs	r3, #16
 8001762:	e000      	b.n	8001766 <HAL_DMA_Abort_IT+0xa2>
 8001764:	2301      	movs	r3, #1
 8001766:	4a11      	ldr	r2, [pc, #68]	; (80017ac <HAL_DMA_Abort_IT+0xe8>)
 8001768:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	4798      	blx	r3
    } 
  }
  return status;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40020008 	.word	0x40020008
 8001798:	4002001c 	.word	0x4002001c
 800179c:	40020030 	.word	0x40020030
 80017a0:	40020044 	.word	0x40020044
 80017a4:	40020058 	.word	0x40020058
 80017a8:	4002006c 	.word	0x4002006c
 80017ac:	40020000 	.word	0x40020000

080017b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b08b      	sub	sp, #44	; 0x2c
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017be:	2300      	movs	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017c2:	e169      	b.n	8001a98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017c4:	2201      	movs	r2, #1
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	69fa      	ldr	r2, [r7, #28]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	429a      	cmp	r2, r3
 80017de:	f040 8158 	bne.w	8001a92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	4a9a      	ldr	r2, [pc, #616]	; (8001a50 <HAL_GPIO_Init+0x2a0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d05e      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 80017ec:	4a98      	ldr	r2, [pc, #608]	; (8001a50 <HAL_GPIO_Init+0x2a0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d875      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 80017f2:	4a98      	ldr	r2, [pc, #608]	; (8001a54 <HAL_GPIO_Init+0x2a4>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d058      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 80017f8:	4a96      	ldr	r2, [pc, #600]	; (8001a54 <HAL_GPIO_Init+0x2a4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d86f      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 80017fe:	4a96      	ldr	r2, [pc, #600]	; (8001a58 <HAL_GPIO_Init+0x2a8>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d052      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 8001804:	4a94      	ldr	r2, [pc, #592]	; (8001a58 <HAL_GPIO_Init+0x2a8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d869      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 800180a:	4a94      	ldr	r2, [pc, #592]	; (8001a5c <HAL_GPIO_Init+0x2ac>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d04c      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 8001810:	4a92      	ldr	r2, [pc, #584]	; (8001a5c <HAL_GPIO_Init+0x2ac>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d863      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 8001816:	4a92      	ldr	r2, [pc, #584]	; (8001a60 <HAL_GPIO_Init+0x2b0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d046      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 800181c:	4a90      	ldr	r2, [pc, #576]	; (8001a60 <HAL_GPIO_Init+0x2b0>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d85d      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 8001822:	2b12      	cmp	r3, #18
 8001824:	d82a      	bhi.n	800187c <HAL_GPIO_Init+0xcc>
 8001826:	2b12      	cmp	r3, #18
 8001828:	d859      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 800182a:	a201      	add	r2, pc, #4	; (adr r2, 8001830 <HAL_GPIO_Init+0x80>)
 800182c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001830:	080018ab 	.word	0x080018ab
 8001834:	08001885 	.word	0x08001885
 8001838:	08001897 	.word	0x08001897
 800183c:	080018d9 	.word	0x080018d9
 8001840:	080018df 	.word	0x080018df
 8001844:	080018df 	.word	0x080018df
 8001848:	080018df 	.word	0x080018df
 800184c:	080018df 	.word	0x080018df
 8001850:	080018df 	.word	0x080018df
 8001854:	080018df 	.word	0x080018df
 8001858:	080018df 	.word	0x080018df
 800185c:	080018df 	.word	0x080018df
 8001860:	080018df 	.word	0x080018df
 8001864:	080018df 	.word	0x080018df
 8001868:	080018df 	.word	0x080018df
 800186c:	080018df 	.word	0x080018df
 8001870:	080018df 	.word	0x080018df
 8001874:	0800188d 	.word	0x0800188d
 8001878:	080018a1 	.word	0x080018a1
 800187c:	4a79      	ldr	r2, [pc, #484]	; (8001a64 <HAL_GPIO_Init+0x2b4>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d013      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001882:	e02c      	b.n	80018de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e029      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	3304      	adds	r3, #4
 8001892:	623b      	str	r3, [r7, #32]
          break;
 8001894:	e024      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	3308      	adds	r3, #8
 800189c:	623b      	str	r3, [r7, #32]
          break;
 800189e:	e01f      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	330c      	adds	r3, #12
 80018a6:	623b      	str	r3, [r7, #32]
          break;
 80018a8:	e01a      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d102      	bne.n	80018b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018b2:	2304      	movs	r3, #4
 80018b4:	623b      	str	r3, [r7, #32]
          break;
 80018b6:	e013      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d105      	bne.n	80018cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018c0:	2308      	movs	r3, #8
 80018c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69fa      	ldr	r2, [r7, #28]
 80018c8:	611a      	str	r2, [r3, #16]
          break;
 80018ca:	e009      	b.n	80018e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018cc:	2308      	movs	r3, #8
 80018ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	69fa      	ldr	r2, [r7, #28]
 80018d4:	615a      	str	r2, [r3, #20]
          break;
 80018d6:	e003      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018d8:	2300      	movs	r3, #0
 80018da:	623b      	str	r3, [r7, #32]
          break;
 80018dc:	e000      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          break;
 80018de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2bff      	cmp	r3, #255	; 0xff
 80018e4:	d801      	bhi.n	80018ea <HAL_GPIO_Init+0x13a>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	e001      	b.n	80018ee <HAL_GPIO_Init+0x13e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	3304      	adds	r3, #4
 80018ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2bff      	cmp	r3, #255	; 0xff
 80018f4:	d802      	bhi.n	80018fc <HAL_GPIO_Init+0x14c>
 80018f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	e002      	b.n	8001902 <HAL_GPIO_Init+0x152>
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	3b08      	subs	r3, #8
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	210f      	movs	r1, #15
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	fa01 f303 	lsl.w	r3, r1, r3
 8001910:	43db      	mvns	r3, r3
 8001912:	401a      	ands	r2, r3
 8001914:	6a39      	ldr	r1, [r7, #32]
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	fa01 f303 	lsl.w	r3, r1, r3
 800191c:	431a      	orrs	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 80b1 	beq.w	8001a92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001930:	4b4d      	ldr	r3, [pc, #308]	; (8001a68 <HAL_GPIO_Init+0x2b8>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	4a4c      	ldr	r2, [pc, #304]	; (8001a68 <HAL_GPIO_Init+0x2b8>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	6193      	str	r3, [r2, #24]
 800193c:	4b4a      	ldr	r3, [pc, #296]	; (8001a68 <HAL_GPIO_Init+0x2b8>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001948:	4a48      	ldr	r2, [pc, #288]	; (8001a6c <HAL_GPIO_Init+0x2bc>)
 800194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194c:	089b      	lsrs	r3, r3, #2
 800194e:	3302      	adds	r3, #2
 8001950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001954:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	220f      	movs	r2, #15
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	4013      	ands	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a40      	ldr	r2, [pc, #256]	; (8001a70 <HAL_GPIO_Init+0x2c0>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d013      	beq.n	800199c <HAL_GPIO_Init+0x1ec>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a3f      	ldr	r2, [pc, #252]	; (8001a74 <HAL_GPIO_Init+0x2c4>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d00d      	beq.n	8001998 <HAL_GPIO_Init+0x1e8>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a3e      	ldr	r2, [pc, #248]	; (8001a78 <HAL_GPIO_Init+0x2c8>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d007      	beq.n	8001994 <HAL_GPIO_Init+0x1e4>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a3d      	ldr	r2, [pc, #244]	; (8001a7c <HAL_GPIO_Init+0x2cc>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d101      	bne.n	8001990 <HAL_GPIO_Init+0x1e0>
 800198c:	2303      	movs	r3, #3
 800198e:	e006      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 8001990:	2304      	movs	r3, #4
 8001992:	e004      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 8001994:	2302      	movs	r3, #2
 8001996:	e002      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 800199c:	2300      	movs	r3, #0
 800199e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a0:	f002 0203 	and.w	r2, r2, #3
 80019a4:	0092      	lsls	r2, r2, #2
 80019a6:	4093      	lsls	r3, r2
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ae:	492f      	ldr	r1, [pc, #188]	; (8001a6c <HAL_GPIO_Init+0x2bc>)
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	3302      	adds	r3, #2
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d006      	beq.n	80019d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019c8:	4b2d      	ldr	r3, [pc, #180]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	492c      	ldr	r1, [pc, #176]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]
 80019d4:	e006      	b.n	80019e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019d6:	4b2a      	ldr	r3, [pc, #168]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	43db      	mvns	r3, r3
 80019de:	4928      	ldr	r1, [pc, #160]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019e0:	4013      	ands	r3, r2
 80019e2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	4922      	ldr	r1, [pc, #136]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	604b      	str	r3, [r1, #4]
 80019fc:	e006      	b.n	8001a0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019fe:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	491e      	ldr	r1, [pc, #120]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d006      	beq.n	8001a26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a18:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	4918      	ldr	r1, [pc, #96]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
 8001a24:	e006      	b.n	8001a34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a26:	4b16      	ldr	r3, [pc, #88]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	4914      	ldr	r1, [pc, #80]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a30:	4013      	ands	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d021      	beq.n	8001a84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a40:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	490e      	ldr	r1, [pc, #56]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
 8001a4c:	e021      	b.n	8001a92 <HAL_GPIO_Init+0x2e2>
 8001a4e:	bf00      	nop
 8001a50:	10320000 	.word	0x10320000
 8001a54:	10310000 	.word	0x10310000
 8001a58:	10220000 	.word	0x10220000
 8001a5c:	10210000 	.word	0x10210000
 8001a60:	10120000 	.word	0x10120000
 8001a64:	10110000 	.word	0x10110000
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40010000 	.word	0x40010000
 8001a70:	40010800 	.word	0x40010800
 8001a74:	40010c00 	.word	0x40010c00
 8001a78:	40011000 	.word	0x40011000
 8001a7c:	40011400 	.word	0x40011400
 8001a80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_GPIO_Init+0x304>)
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	4909      	ldr	r1, [pc, #36]	; (8001ab4 <HAL_GPIO_Init+0x304>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	3301      	adds	r3, #1
 8001a96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f47f ae8e 	bne.w	80017c4 <HAL_GPIO_Init+0x14>
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	372c      	adds	r7, #44	; 0x2c
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	40010400 	.word	0x40010400

08001ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	807b      	strh	r3, [r7, #2]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac8:	787b      	ldrb	r3, [r7, #1]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ace:	887a      	ldrh	r2, [r7, #2]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ad4:	e003      	b.n	8001ade <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ad6:	887b      	ldrh	r3, [r7, #2]
 8001ad8:	041a      	lsls	r2, r3, #16
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	611a      	str	r2, [r3, #16]
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr

08001ae8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e272      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 8087 	beq.w	8001c16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b08:	4b92      	ldr	r3, [pc, #584]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 030c 	and.w	r3, r3, #12
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	d00c      	beq.n	8001b2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b14:	4b8f      	ldr	r3, [pc, #572]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f003 030c 	and.w	r3, r3, #12
 8001b1c:	2b08      	cmp	r3, #8
 8001b1e:	d112      	bne.n	8001b46 <HAL_RCC_OscConfig+0x5e>
 8001b20:	4b8c      	ldr	r3, [pc, #560]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b2c:	d10b      	bne.n	8001b46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b2e:	4b89      	ldr	r3, [pc, #548]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d06c      	beq.n	8001c14 <HAL_RCC_OscConfig+0x12c>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d168      	bne.n	8001c14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e24c      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b4e:	d106      	bne.n	8001b5e <HAL_RCC_OscConfig+0x76>
 8001b50:	4b80      	ldr	r3, [pc, #512]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a7f      	ldr	r2, [pc, #508]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	e02e      	b.n	8001bbc <HAL_RCC_OscConfig+0xd4>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10c      	bne.n	8001b80 <HAL_RCC_OscConfig+0x98>
 8001b66:	4b7b      	ldr	r3, [pc, #492]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a7a      	ldr	r2, [pc, #488]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	4b78      	ldr	r3, [pc, #480]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a77      	ldr	r2, [pc, #476]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	e01d      	b.n	8001bbc <HAL_RCC_OscConfig+0xd4>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b88:	d10c      	bne.n	8001ba4 <HAL_RCC_OscConfig+0xbc>
 8001b8a:	4b72      	ldr	r3, [pc, #456]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a71      	ldr	r2, [pc, #452]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	4b6f      	ldr	r3, [pc, #444]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a6e      	ldr	r2, [pc, #440]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	e00b      	b.n	8001bbc <HAL_RCC_OscConfig+0xd4>
 8001ba4:	4b6b      	ldr	r3, [pc, #428]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a6a      	ldr	r2, [pc, #424]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b68      	ldr	r3, [pc, #416]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a67      	ldr	r2, [pc, #412]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d013      	beq.n	8001bec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc4:	f7ff fc08 	bl	80013d8 <HAL_GetTick>
 8001bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bcc:	f7ff fc04 	bl	80013d8 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b64      	cmp	r3, #100	; 0x64
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e200      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bde:	4b5d      	ldr	r3, [pc, #372]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0f0      	beq.n	8001bcc <HAL_RCC_OscConfig+0xe4>
 8001bea:	e014      	b.n	8001c16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff fbf4 	bl	80013d8 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff fbf0 	bl	80013d8 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	; 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e1ec      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c06:	4b53      	ldr	r3, [pc, #332]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d1f0      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x10c>
 8001c12:	e000      	b.n	8001c16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d063      	beq.n	8001cea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c22:	4b4c      	ldr	r3, [pc, #304]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00b      	beq.n	8001c46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c2e:	4b49      	ldr	r3, [pc, #292]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f003 030c 	and.w	r3, r3, #12
 8001c36:	2b08      	cmp	r3, #8
 8001c38:	d11c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x18c>
 8001c3a:	4b46      	ldr	r3, [pc, #280]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d116      	bne.n	8001c74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c46:	4b43      	ldr	r3, [pc, #268]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d005      	beq.n	8001c5e <HAL_RCC_OscConfig+0x176>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d001      	beq.n	8001c5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e1c0      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5e:	4b3d      	ldr	r3, [pc, #244]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	4939      	ldr	r1, [pc, #228]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	e03a      	b.n	8001cea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d020      	beq.n	8001cbe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c7c:	4b36      	ldr	r3, [pc, #216]	; (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c82:	f7ff fba9 	bl	80013d8 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c8a:	f7ff fba5 	bl	80013d8 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e1a1      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9c:	4b2d      	ldr	r3, [pc, #180]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0302 	and.w	r3, r3, #2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca8:	4b2a      	ldr	r3, [pc, #168]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4927      	ldr	r1, [pc, #156]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	600b      	str	r3, [r1, #0]
 8001cbc:	e015      	b.n	8001cea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cbe:	4b26      	ldr	r3, [pc, #152]	; (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7ff fb88 	bl	80013d8 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ccc:	f7ff fb84 	bl	80013d8 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e180      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cde:	4b1d      	ldr	r3, [pc, #116]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f0      	bne.n	8001ccc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d03a      	beq.n	8001d6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d019      	beq.n	8001d32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cfe:	4b17      	ldr	r3, [pc, #92]	; (8001d5c <HAL_RCC_OscConfig+0x274>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d04:	f7ff fb68 	bl	80013d8 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d0c:	f7ff fb64 	bl	80013d8 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e160      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1e:	4b0d      	ldr	r3, [pc, #52]	; (8001d54 <HAL_RCC_OscConfig+0x26c>)
 8001d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0f0      	beq.n	8001d0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	f000 fad8 	bl	80022e0 <RCC_Delay>
 8001d30:	e01c      	b.n	8001d6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d32:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <HAL_RCC_OscConfig+0x274>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d38:	f7ff fb4e 	bl	80013d8 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d3e:	e00f      	b.n	8001d60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d40:	f7ff fb4a 	bl	80013d8 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d908      	bls.n	8001d60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e146      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	42420000 	.word	0x42420000
 8001d5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d60:	4b92      	ldr	r3, [pc, #584]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d1e9      	bne.n	8001d40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 80a6 	beq.w	8001ec6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d7e:	4b8b      	ldr	r3, [pc, #556]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10d      	bne.n	8001da6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8a:	4b88      	ldr	r3, [pc, #544]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	4a87      	ldr	r2, [pc, #540]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d94:	61d3      	str	r3, [r2, #28]
 8001d96:	4b85      	ldr	r3, [pc, #532]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001da2:	2301      	movs	r3, #1
 8001da4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da6:	4b82      	ldr	r3, [pc, #520]	; (8001fb0 <HAL_RCC_OscConfig+0x4c8>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d118      	bne.n	8001de4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001db2:	4b7f      	ldr	r3, [pc, #508]	; (8001fb0 <HAL_RCC_OscConfig+0x4c8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a7e      	ldr	r2, [pc, #504]	; (8001fb0 <HAL_RCC_OscConfig+0x4c8>)
 8001db8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dbe:	f7ff fb0b 	bl	80013d8 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc4:	e008      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dc6:	f7ff fb07 	bl	80013d8 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b64      	cmp	r3, #100	; 0x64
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e103      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd8:	4b75      	ldr	r3, [pc, #468]	; (8001fb0 <HAL_RCC_OscConfig+0x4c8>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0f0      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d106      	bne.n	8001dfa <HAL_RCC_OscConfig+0x312>
 8001dec:	4b6f      	ldr	r3, [pc, #444]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	4a6e      	ldr	r2, [pc, #440]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6213      	str	r3, [r2, #32]
 8001df8:	e02d      	b.n	8001e56 <HAL_RCC_OscConfig+0x36e>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10c      	bne.n	8001e1c <HAL_RCC_OscConfig+0x334>
 8001e02:	4b6a      	ldr	r3, [pc, #424]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e04:	6a1b      	ldr	r3, [r3, #32]
 8001e06:	4a69      	ldr	r2, [pc, #420]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e08:	f023 0301 	bic.w	r3, r3, #1
 8001e0c:	6213      	str	r3, [r2, #32]
 8001e0e:	4b67      	ldr	r3, [pc, #412]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	4a66      	ldr	r2, [pc, #408]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	f023 0304 	bic.w	r3, r3, #4
 8001e18:	6213      	str	r3, [r2, #32]
 8001e1a:	e01c      	b.n	8001e56 <HAL_RCC_OscConfig+0x36e>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	2b05      	cmp	r3, #5
 8001e22:	d10c      	bne.n	8001e3e <HAL_RCC_OscConfig+0x356>
 8001e24:	4b61      	ldr	r3, [pc, #388]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	4a60      	ldr	r2, [pc, #384]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e2a:	f043 0304 	orr.w	r3, r3, #4
 8001e2e:	6213      	str	r3, [r2, #32]
 8001e30:	4b5e      	ldr	r3, [pc, #376]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	4a5d      	ldr	r2, [pc, #372]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	6213      	str	r3, [r2, #32]
 8001e3c:	e00b      	b.n	8001e56 <HAL_RCC_OscConfig+0x36e>
 8001e3e:	4b5b      	ldr	r3, [pc, #364]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4a5a      	ldr	r2, [pc, #360]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e44:	f023 0301 	bic.w	r3, r3, #1
 8001e48:	6213      	str	r3, [r2, #32]
 8001e4a:	4b58      	ldr	r3, [pc, #352]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a57      	ldr	r2, [pc, #348]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e50:	f023 0304 	bic.w	r3, r3, #4
 8001e54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d015      	beq.n	8001e8a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5e:	f7ff fabb 	bl	80013d8 <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e64:	e00a      	b.n	8001e7c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e66:	f7ff fab7 	bl	80013d8 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e0b1      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7c:	4b4b      	ldr	r3, [pc, #300]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0ee      	beq.n	8001e66 <HAL_RCC_OscConfig+0x37e>
 8001e88:	e014      	b.n	8001eb4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8a:	f7ff faa5 	bl	80013d8 <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e90:	e00a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e92:	f7ff faa1 	bl	80013d8 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e09b      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea8:	4b40      	ldr	r3, [pc, #256]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d1ee      	bne.n	8001e92 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001eb4:	7dfb      	ldrb	r3, [r7, #23]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d105      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eba:	4b3c      	ldr	r3, [pc, #240]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	4a3b      	ldr	r2, [pc, #236]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001ec0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ec4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f000 8087 	beq.w	8001fde <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed0:	4b36      	ldr	r3, [pc, #216]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 030c 	and.w	r3, r3, #12
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d061      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69db      	ldr	r3, [r3, #28]
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d146      	bne.n	8001f72 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee4:	4b33      	ldr	r3, [pc, #204]	; (8001fb4 <HAL_RCC_OscConfig+0x4cc>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eea:	f7ff fa75 	bl	80013d8 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef2:	f7ff fa71 	bl	80013d8 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e06d      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f04:	4b29      	ldr	r3, [pc, #164]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1f0      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f18:	d108      	bne.n	8001f2c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f1a:	4b24      	ldr	r3, [pc, #144]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	4921      	ldr	r1, [pc, #132]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f2c:	4b1f      	ldr	r3, [pc, #124]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a19      	ldr	r1, [r3, #32]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3c:	430b      	orrs	r3, r1
 8001f3e:	491b      	ldr	r1, [pc, #108]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f44:	4b1b      	ldr	r3, [pc, #108]	; (8001fb4 <HAL_RCC_OscConfig+0x4cc>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fa45 	bl	80013d8 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f52:	f7ff fa41 	bl	80013d8 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e03d      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f64:	4b11      	ldr	r3, [pc, #68]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x46a>
 8001f70:	e035      	b.n	8001fde <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f72:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <HAL_RCC_OscConfig+0x4cc>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f78:	f7ff fa2e 	bl	80013d8 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f80:	f7ff fa2a 	bl	80013d8 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e026      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_RCC_OscConfig+0x4c4>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x498>
 8001f9e:	e01e      	b.n	8001fde <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d107      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e019      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40007000 	.word	0x40007000
 8001fb4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <HAL_RCC_OscConfig+0x500>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d106      	bne.n	8001fda <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d001      	beq.n	8001fde <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e000      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40021000 	.word	0x40021000

08001fec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0d0      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002000:	4b6a      	ldr	r3, [pc, #424]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0307 	and.w	r3, r3, #7
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d910      	bls.n	8002030 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200e:	4b67      	ldr	r3, [pc, #412]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f023 0207 	bic.w	r2, r3, #7
 8002016:	4965      	ldr	r1, [pc, #404]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800201e:	4b63      	ldr	r3, [pc, #396]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d001      	beq.n	8002030 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0b8      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d020      	beq.n	800207e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002048:	4b59      	ldr	r3, [pc, #356]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	4a58      	ldr	r2, [pc, #352]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002052:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002060:	4b53      	ldr	r3, [pc, #332]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	4a52      	ldr	r2, [pc, #328]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002066:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800206a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800206c:	4b50      	ldr	r3, [pc, #320]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	494d      	ldr	r1, [pc, #308]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	4313      	orrs	r3, r2
 800207c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d040      	beq.n	800210c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002092:	4b47      	ldr	r3, [pc, #284]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d115      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e07f      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d107      	bne.n	80020ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020aa:	4b41      	ldr	r3, [pc, #260]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d109      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e073      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ba:	4b3d      	ldr	r3, [pc, #244]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e06b      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ca:	4b39      	ldr	r3, [pc, #228]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f023 0203 	bic.w	r2, r3, #3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4936      	ldr	r1, [pc, #216]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020dc:	f7ff f97c 	bl	80013d8 <HAL_GetTick>
 80020e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e4:	f7ff f978 	bl	80013d8 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e053      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	4b2d      	ldr	r3, [pc, #180]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 020c 	and.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	429a      	cmp	r2, r3
 800210a:	d1eb      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800210c:	4b27      	ldr	r3, [pc, #156]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d210      	bcs.n	800213c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211a:	4b24      	ldr	r3, [pc, #144]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f023 0207 	bic.w	r2, r3, #7
 8002122:	4922      	ldr	r1, [pc, #136]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800212a:	4b20      	ldr	r3, [pc, #128]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	429a      	cmp	r2, r3
 8002136:	d001      	beq.n	800213c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e032      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d008      	beq.n	800215a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002148:	4b19      	ldr	r3, [pc, #100]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	4916      	ldr	r1, [pc, #88]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d009      	beq.n	800217a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002166:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	490e      	ldr	r1, [pc, #56]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	4313      	orrs	r3, r2
 8002178:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800217a:	f000 f821 	bl	80021c0 <HAL_RCC_GetSysClockFreq>
 800217e:	4602      	mov	r2, r0
 8002180:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	490a      	ldr	r1, [pc, #40]	; (80021b4 <HAL_RCC_ClockConfig+0x1c8>)
 800218c:	5ccb      	ldrb	r3, [r1, r3]
 800218e:	fa22 f303 	lsr.w	r3, r2, r3
 8002192:	4a09      	ldr	r2, [pc, #36]	; (80021b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_RCC_ClockConfig+0x1d0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff f8da 	bl	8001354 <HAL_InitTick>

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40022000 	.word	0x40022000
 80021b0:	40021000 	.word	0x40021000
 80021b4:	08006d88 	.word	0x08006d88
 80021b8:	20000000 	.word	0x20000000
 80021bc:	20000004 	.word	0x20000004

080021c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c0:	b490      	push	{r4, r7}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021c6:	4b29      	ldr	r3, [pc, #164]	; (800226c <HAL_RCC_GetSysClockFreq+0xac>)
 80021c8:	1d3c      	adds	r4, r7, #4
 80021ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021d0:	f240 2301 	movw	r3, #513	; 0x201
 80021d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ea:	4b21      	ldr	r3, [pc, #132]	; (8002270 <HAL_RCC_GetSysClockFreq+0xb0>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d002      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0x40>
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d003      	beq.n	8002206 <HAL_RCC_GetSysClockFreq+0x46>
 80021fe:	e02b      	b.n	8002258 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002200:	4b1c      	ldr	r3, [pc, #112]	; (8002274 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002202:	623b      	str	r3, [r7, #32]
      break;
 8002204:	e02b      	b.n	800225e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	0c9b      	lsrs	r3, r3, #18
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	3328      	adds	r3, #40	; 0x28
 8002210:	443b      	add	r3, r7
 8002212:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002216:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d012      	beq.n	8002248 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	0c5b      	lsrs	r3, r3, #17
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	3328      	adds	r3, #40	; 0x28
 800222e:	443b      	add	r3, r7
 8002230:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002234:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	4a0e      	ldr	r2, [pc, #56]	; (8002274 <HAL_RCC_GetSysClockFreq+0xb4>)
 800223a:	fb03 f202 	mul.w	r2, r3, r2
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	fbb2 f3f3 	udiv	r3, r2, r3
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
 8002246:	e004      	b.n	8002252 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	4a0b      	ldr	r2, [pc, #44]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb8>)
 800224c:	fb02 f303 	mul.w	r3, r2, r3
 8002250:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002254:	623b      	str	r3, [r7, #32]
      break;
 8002256:	e002      	b.n	800225e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002258:	4b06      	ldr	r3, [pc, #24]	; (8002274 <HAL_RCC_GetSysClockFreq+0xb4>)
 800225a:	623b      	str	r3, [r7, #32]
      break;
 800225c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800225e:	6a3b      	ldr	r3, [r7, #32]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3728      	adds	r7, #40	; 0x28
 8002264:	46bd      	mov	sp, r7
 8002266:	bc90      	pop	{r4, r7}
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	08006d78 	.word	0x08006d78
 8002270:	40021000 	.word	0x40021000
 8002274:	007a1200 	.word	0x007a1200
 8002278:	003d0900 	.word	0x003d0900

0800227c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002280:	4b02      	ldr	r3, [pc, #8]	; (800228c <HAL_RCC_GetHCLKFreq+0x10>)
 8002282:	681b      	ldr	r3, [r3, #0]
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	20000000 	.word	0x20000000

08002290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002294:	f7ff fff2 	bl	800227c <HAL_RCC_GetHCLKFreq>
 8002298:	4602      	mov	r2, r0
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	4903      	ldr	r1, [pc, #12]	; (80022b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022a6:	5ccb      	ldrb	r3, [r1, r3]
 80022a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000
 80022b4:	08006d98 	.word	0x08006d98

080022b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022bc:	f7ff ffde 	bl	800227c <HAL_RCC_GetHCLKFreq>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b05      	ldr	r3, [pc, #20]	; (80022d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	0adb      	lsrs	r3, r3, #11
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	4903      	ldr	r1, [pc, #12]	; (80022dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80022ce:	5ccb      	ldrb	r3, [r1, r3]
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021000 	.word	0x40021000
 80022dc:	08006d98 	.word	0x08006d98

080022e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022e8:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <RCC_Delay+0x34>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0a      	ldr	r2, [pc, #40]	; (8002318 <RCC_Delay+0x38>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	0a5b      	lsrs	r3, r3, #9
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022fc:	bf00      	nop
  }
  while (Delay --);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	1e5a      	subs	r2, r3, #1
 8002302:	60fa      	str	r2, [r7, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f9      	bne.n	80022fc <RCC_Delay+0x1c>
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000000 	.word	0x20000000
 8002318:	10624dd3 	.word	0x10624dd3

0800231c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e03f      	b.n	80023ae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d106      	bne.n	8002348 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7fe ff5c 	bl	8001200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2224      	movs	r2, #36	; 0x24
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800235e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 fbed 	bl	8002b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002374:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695a      	ldr	r2, [r3, #20]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002384:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002394:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2220      	movs	r2, #32
 80023a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2220      	movs	r2, #32
 80023a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b085      	sub	sp, #20
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	4613      	mov	r3, r2
 80023c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d130      	bne.n	8002432 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <HAL_UART_Transmit_IT+0x26>
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e029      	b.n	8002434 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d101      	bne.n	80023ee <HAL_UART_Transmit_IT+0x38>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e022      	b.n	8002434 <HAL_UART_Transmit_IT+0x7e>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2201      	movs	r2, #1
 80023f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	88fa      	ldrh	r2, [r7, #6]
 8002400:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	88fa      	ldrh	r2, [r7, #6]
 8002406:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2221      	movs	r2, #33	; 0x21
 8002412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800242c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	e000      	b.n	8002434 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002432:	2302      	movs	r3, #2
  }
}
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr

0800243e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b084      	sub	sp, #16
 8002442:	af00      	add	r7, sp, #0
 8002444:	60f8      	str	r0, [r7, #12]
 8002446:	60b9      	str	r1, [r7, #8]
 8002448:	4613      	mov	r3, r2
 800244a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b20      	cmp	r3, #32
 8002456:	d11d      	bne.n	8002494 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d002      	beq.n	8002464 <HAL_UART_Receive_IT+0x26>
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d101      	bne.n	8002468 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e016      	b.n	8002496 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800246e:	2b01      	cmp	r3, #1
 8002470:	d101      	bne.n	8002476 <HAL_UART_Receive_IT+0x38>
 8002472:	2302      	movs	r3, #2
 8002474:	e00f      	b.n	8002496 <HAL_UART_Receive_IT+0x58>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8002484:	88fb      	ldrh	r3, [r7, #6]
 8002486:	461a      	mov	r2, r3
 8002488:	68b9      	ldr	r1, [r7, #8]
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 f9cf 	bl	800282e <UART_Start_Receive_IT>
 8002490:	4603      	mov	r3, r0
 8002492:	e000      	b.n	8002496 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002494:	2302      	movs	r3, #2
  }
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	; 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d10d      	bne.n	80024f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d8:	f003 0320 	and.w	r3, r3, #32
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d008      	beq.n	80024f2 <HAL_UART_IRQHandler+0x52>
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 fa7f 	bl	80029ee <UART_Receive_IT>
      return;
 80024f0:	e17b      	b.n	80027ea <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80b1 	beq.w	800265c <HAL_UART_IRQHandler+0x1bc>
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d105      	bne.n	8002510 <HAL_UART_IRQHandler+0x70>
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 80a6 	beq.w	800265c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00a      	beq.n	8002530 <HAL_UART_IRQHandler+0x90>
 800251a:	6a3b      	ldr	r3, [r7, #32]
 800251c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	f043 0201 	orr.w	r2, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	f003 0304 	and.w	r3, r3, #4
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00a      	beq.n	8002550 <HAL_UART_IRQHandler+0xb0>
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002548:	f043 0202 	orr.w	r2, r3, #2
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00a      	beq.n	8002570 <HAL_UART_IRQHandler+0xd0>
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	f043 0204 	orr.w	r2, r3, #4
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00f      	beq.n	800259a <HAL_UART_IRQHandler+0xfa>
 800257a:	6a3b      	ldr	r3, [r7, #32]
 800257c:	f003 0320 	and.w	r3, r3, #32
 8002580:	2b00      	cmp	r3, #0
 8002582:	d104      	bne.n	800258e <HAL_UART_IRQHandler+0xee>
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d005      	beq.n	800259a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	f043 0208 	orr.w	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f000 811e 	beq.w	80027e0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d007      	beq.n	80025be <HAL_UART_IRQHandler+0x11e>
 80025ae:	6a3b      	ldr	r3, [r7, #32]
 80025b0:	f003 0320 	and.w	r3, r3, #32
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d002      	beq.n	80025be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 fa18 	bl	80029ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf14      	ite	ne
 80025cc:	2301      	movne	r3, #1
 80025ce:	2300      	moveq	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	f003 0308 	and.w	r3, r3, #8
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d102      	bne.n	80025e6 <HAL_UART_IRQHandler+0x146>
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d031      	beq.n	800264a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f95a 	bl	80028a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d023      	beq.n	8002642 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002608:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260e:	2b00      	cmp	r3, #0
 8002610:	d013      	beq.n	800263a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002616:	4a76      	ldr	r2, [pc, #472]	; (80027f0 <HAL_UART_IRQHandler+0x350>)
 8002618:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff f850 	bl	80016c4 <HAL_DMA_Abort_IT>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d016      	beq.n	8002658 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800262e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002634:	4610      	mov	r0, r2
 8002636:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002638:	e00e      	b.n	8002658 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f8e3 	bl	8002806 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002640:	e00a      	b.n	8002658 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f8df 	bl	8002806 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002648:	e006      	b.n	8002658 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f8db 	bl	8002806 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002656:	e0c3      	b.n	80027e0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002658:	bf00      	nop
    return;
 800265a:	e0c1      	b.n	80027e0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002660:	2b01      	cmp	r3, #1
 8002662:	f040 80a1 	bne.w	80027a8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	f003 0310 	and.w	r3, r3, #16
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 809b 	beq.w	80027a8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002672:	6a3b      	ldr	r3, [r7, #32]
 8002674:	f003 0310 	and.w	r3, r3, #16
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 8095 	beq.w	80027a8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	60fb      	str	r3, [r7, #12]
 8002692:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d04e      	beq.n	8002740 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80026ac:	8a3b      	ldrh	r3, [r7, #16]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 8098 	beq.w	80027e4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80026b8:	8a3a      	ldrh	r2, [r7, #16]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	f080 8092 	bcs.w	80027e4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	8a3a      	ldrh	r2, [r7, #16]
 80026c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d02b      	beq.n	8002728 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026de:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	695a      	ldr	r2, [r3, #20]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0201 	bic.w	r2, r2, #1
 80026ee:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	695a      	ldr	r2, [r3, #20]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026fe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68da      	ldr	r2, [r3, #12]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0210 	bic.w	r2, r2, #16
 800271c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe ff93 	bl	800164e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002730:	b29b      	uxth	r3, r3
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	b29b      	uxth	r3, r3
 8002736:	4619      	mov	r1, r3
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 f86d 	bl	8002818 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800273e:	e051      	b.n	80027e4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002748:	b29b      	uxth	r3, r3
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002752:	b29b      	uxth	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	d047      	beq.n	80027e8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002758:	8a7b      	ldrh	r3, [r7, #18]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d044      	beq.n	80027e8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68da      	ldr	r2, [r3, #12]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800276c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	695a      	ldr	r2, [r3, #20]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 0201 	bic.w	r2, r2, #1
 800277c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2220      	movs	r2, #32
 8002782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68da      	ldr	r2, [r3, #12]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 0210 	bic.w	r2, r2, #16
 800279a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800279c:	8a7b      	ldrh	r3, [r7, #18]
 800279e:	4619      	mov	r1, r3
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f839 	bl	8002818 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80027a6:	e01f      	b.n	80027e8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d008      	beq.n	80027c4 <HAL_UART_IRQHandler+0x324>
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 f8af 	bl	8002920 <UART_Transmit_IT>
    return;
 80027c2:	e012      	b.n	80027ea <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00d      	beq.n	80027ea <HAL_UART_IRQHandler+0x34a>
 80027ce:	6a3b      	ldr	r3, [r7, #32]
 80027d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d008      	beq.n	80027ea <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 f8f0 	bl	80029be <UART_EndTransmit_IT>
    return;
 80027de:	e004      	b.n	80027ea <HAL_UART_IRQHandler+0x34a>
    return;
 80027e0:	bf00      	nop
 80027e2:	e002      	b.n	80027ea <HAL_UART_IRQHandler+0x34a>
      return;
 80027e4:	bf00      	nop
 80027e6:	e000      	b.n	80027ea <HAL_UART_IRQHandler+0x34a>
      return;
 80027e8:	bf00      	nop
  }
}
 80027ea:	3728      	adds	r7, #40	; 0x28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	080028f9 	.word	0x080028f9

080027f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr

08002806 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002806:	b480      	push	{r7}
 8002808:	b083      	sub	sp, #12
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800282e:	b480      	push	{r7}
 8002830:	b085      	sub	sp, #20
 8002832:	af00      	add	r7, sp, #0
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	4613      	mov	r3, r2
 800283a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	88fa      	ldrh	r2, [r7, #6]
 8002846:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	88fa      	ldrh	r2, [r7, #6]
 800284c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2222      	movs	r2, #34	; 0x22
 8002858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68da      	ldr	r2, [r3, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002872:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	695a      	ldr	r2, [r3, #20]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0201 	orr.w	r2, r2, #1
 8002882:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0220 	orr.w	r2, r2, #32
 8002892:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80028b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695a      	ldr	r2, [r3, #20]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0201 	bic.w	r2, r2, #1
 80028c6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d107      	bne.n	80028e0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68da      	ldr	r2, [r3, #12]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0210 	bic.w	r2, r2, #16
 80028de:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f7ff ff77 	bl	8002806 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b21      	cmp	r3, #33	; 0x21
 8002932:	d13e      	bne.n	80029b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800293c:	d114      	bne.n	8002968 <UART_Transmit_IT+0x48>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d110      	bne.n	8002968 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800295a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	1c9a      	adds	r2, r3, #2
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	621a      	str	r2, [r3, #32]
 8002966:	e008      	b.n	800297a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	1c59      	adds	r1, r3, #1
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6211      	str	r1, [r2, #32]
 8002972:	781a      	ldrb	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800297e:	b29b      	uxth	r3, r3
 8002980:	3b01      	subs	r3, #1
 8002982:	b29b      	uxth	r3, r3
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	4619      	mov	r1, r3
 8002988:	84d1      	strh	r1, [r2, #38]	; 0x26
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10f      	bne.n	80029ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800299c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e000      	b.n	80029b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80029b2:	2302      	movs	r3, #2
  }
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b082      	sub	sp, #8
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68da      	ldr	r2, [r3, #12]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2220      	movs	r2, #32
 80029da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ff08 	bl	80027f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b086      	sub	sp, #24
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b22      	cmp	r3, #34	; 0x22
 8002a00:	f040 8099 	bne.w	8002b36 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a0c:	d117      	bne.n	8002a3e <UART_Receive_IT+0x50>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d113      	bne.n	8002a3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a36:	1c9a      	adds	r2, r3, #2
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	629a      	str	r2, [r3, #40]	; 0x28
 8002a3c:	e026      	b.n	8002a8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a42:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002a44:	2300      	movs	r3, #0
 8002a46:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a50:	d007      	beq.n	8002a62 <UART_Receive_IT+0x74>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10a      	bne.n	8002a70 <UART_Receive_IT+0x82>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d106      	bne.n	8002a70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	701a      	strb	r2, [r3, #0]
 8002a6e:	e008      	b.n	8002a82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a86:	1c5a      	adds	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	3b01      	subs	r3, #1
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	4619      	mov	r1, r3
 8002a9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d148      	bne.n	8002b32 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0220 	bic.w	r2, r2, #32
 8002aae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002abe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	695a      	ldr	r2, [r3, #20]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0201 	bic.w	r2, r2, #1
 8002ace:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d123      	bne.n	8002b28 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0210 	bic.w	r2, r2, #16
 8002af4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0310 	and.w	r3, r3, #16
 8002b00:	2b10      	cmp	r3, #16
 8002b02:	d10a      	bne.n	8002b1a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b04:	2300      	movs	r3, #0
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60fb      	str	r3, [r7, #12]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff fe79 	bl	8002818 <HAL_UARTEx_RxEventCallback>
 8002b26:	e002      	b.n	8002b2e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7fe f92d 	bl	8000d88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e002      	b.n	8002b38 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e000      	b.n	8002b38 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002b36:	2302      	movs	r3, #2
  }
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	431a      	orrs	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	695b      	ldr	r3, [r3, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b7a:	f023 030c 	bic.w	r3, r3, #12
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	699a      	ldr	r2, [r3, #24]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a2c      	ldr	r2, [pc, #176]	; (8002c54 <UART_SetConfig+0x114>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d103      	bne.n	8002bb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ba8:	f7ff fb86 	bl	80022b8 <HAL_RCC_GetPCLK2Freq>
 8002bac:	60f8      	str	r0, [r7, #12]
 8002bae:	e002      	b.n	8002bb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002bb0:	f7ff fb6e 	bl	8002290 <HAL_RCC_GetPCLK1Freq>
 8002bb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009a      	lsls	r2, r3, #2
 8002bc0:	441a      	add	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bcc:	4a22      	ldr	r2, [pc, #136]	; (8002c58 <UART_SetConfig+0x118>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	0119      	lsls	r1, r3, #4
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	009a      	lsls	r2, r3, #2
 8002be0:	441a      	add	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bec:	4b1a      	ldr	r3, [pc, #104]	; (8002c58 <UART_SetConfig+0x118>)
 8002bee:	fba3 0302 	umull	r0, r3, r3, r2
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2064      	movs	r0, #100	; 0x64
 8002bf6:	fb00 f303 	mul.w	r3, r0, r3
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	3332      	adds	r3, #50	; 0x32
 8002c00:	4a15      	ldr	r2, [pc, #84]	; (8002c58 <UART_SetConfig+0x118>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c0c:	4419      	add	r1, r3
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	009a      	lsls	r2, r3, #2
 8002c18:	441a      	add	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <UART_SetConfig+0x118>)
 8002c26:	fba3 0302 	umull	r0, r3, r3, r2
 8002c2a:	095b      	lsrs	r3, r3, #5
 8002c2c:	2064      	movs	r0, #100	; 0x64
 8002c2e:	fb00 f303 	mul.w	r3, r0, r3
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	011b      	lsls	r3, r3, #4
 8002c36:	3332      	adds	r3, #50	; 0x32
 8002c38:	4a07      	ldr	r2, [pc, #28]	; (8002c58 <UART_SetConfig+0x118>)
 8002c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3e:	095b      	lsrs	r3, r3, #5
 8002c40:	f003 020f 	and.w	r2, r3, #15
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	440a      	add	r2, r1
 8002c4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c4c:	bf00      	nop
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40013800 	.word	0x40013800
 8002c58:	51eb851f 	.word	0x51eb851f

08002c5c <atof>:
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f001 ba9f 	b.w	80041a0 <strtod>
	...

08002c64 <__errno>:
 8002c64:	4b01      	ldr	r3, [pc, #4]	; (8002c6c <__errno+0x8>)
 8002c66:	6818      	ldr	r0, [r3, #0]
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	2000000c 	.word	0x2000000c

08002c70 <__libc_init_array>:
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	2600      	movs	r6, #0
 8002c74:	4d0c      	ldr	r5, [pc, #48]	; (8002ca8 <__libc_init_array+0x38>)
 8002c76:	4c0d      	ldr	r4, [pc, #52]	; (8002cac <__libc_init_array+0x3c>)
 8002c78:	1b64      	subs	r4, r4, r5
 8002c7a:	10a4      	asrs	r4, r4, #2
 8002c7c:	42a6      	cmp	r6, r4
 8002c7e:	d109      	bne.n	8002c94 <__libc_init_array+0x24>
 8002c80:	f004 f85a 	bl	8006d38 <_init>
 8002c84:	2600      	movs	r6, #0
 8002c86:	4d0a      	ldr	r5, [pc, #40]	; (8002cb0 <__libc_init_array+0x40>)
 8002c88:	4c0a      	ldr	r4, [pc, #40]	; (8002cb4 <__libc_init_array+0x44>)
 8002c8a:	1b64      	subs	r4, r4, r5
 8002c8c:	10a4      	asrs	r4, r4, #2
 8002c8e:	42a6      	cmp	r6, r4
 8002c90:	d105      	bne.n	8002c9e <__libc_init_array+0x2e>
 8002c92:	bd70      	pop	{r4, r5, r6, pc}
 8002c94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c98:	4798      	blx	r3
 8002c9a:	3601      	adds	r6, #1
 8002c9c:	e7ee      	b.n	8002c7c <__libc_init_array+0xc>
 8002c9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca2:	4798      	blx	r3
 8002ca4:	3601      	adds	r6, #1
 8002ca6:	e7f2      	b.n	8002c8e <__libc_init_array+0x1e>
 8002ca8:	08007298 	.word	0x08007298
 8002cac:	08007298 	.word	0x08007298
 8002cb0:	08007298 	.word	0x08007298
 8002cb4:	0800729c 	.word	0x0800729c

08002cb8 <memset>:
 8002cb8:	4603      	mov	r3, r0
 8002cba:	4402      	add	r2, r0
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d100      	bne.n	8002cc2 <memset+0xa>
 8002cc0:	4770      	bx	lr
 8002cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cc6:	e7f9      	b.n	8002cbc <memset+0x4>

08002cc8 <__cvt>:
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cce:	461f      	mov	r7, r3
 8002cd0:	bfbb      	ittet	lt
 8002cd2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002cd6:	461f      	movlt	r7, r3
 8002cd8:	2300      	movge	r3, #0
 8002cda:	232d      	movlt	r3, #45	; 0x2d
 8002cdc:	b088      	sub	sp, #32
 8002cde:	4614      	mov	r4, r2
 8002ce0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002ce2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002ce4:	7013      	strb	r3, [r2, #0]
 8002ce6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002ce8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002cec:	f023 0820 	bic.w	r8, r3, #32
 8002cf0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002cf4:	d005      	beq.n	8002d02 <__cvt+0x3a>
 8002cf6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002cfa:	d100      	bne.n	8002cfe <__cvt+0x36>
 8002cfc:	3501      	adds	r5, #1
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e000      	b.n	8002d04 <__cvt+0x3c>
 8002d02:	2303      	movs	r3, #3
 8002d04:	aa07      	add	r2, sp, #28
 8002d06:	9204      	str	r2, [sp, #16]
 8002d08:	aa06      	add	r2, sp, #24
 8002d0a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002d0e:	e9cd 3500 	strd	r3, r5, [sp]
 8002d12:	4622      	mov	r2, r4
 8002d14:	463b      	mov	r3, r7
 8002d16:	f001 fb57 	bl	80043c8 <_dtoa_r>
 8002d1a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002d1e:	4606      	mov	r6, r0
 8002d20:	d102      	bne.n	8002d28 <__cvt+0x60>
 8002d22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002d24:	07db      	lsls	r3, r3, #31
 8002d26:	d522      	bpl.n	8002d6e <__cvt+0xa6>
 8002d28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002d2c:	eb06 0905 	add.w	r9, r6, r5
 8002d30:	d110      	bne.n	8002d54 <__cvt+0x8c>
 8002d32:	7833      	ldrb	r3, [r6, #0]
 8002d34:	2b30      	cmp	r3, #48	; 0x30
 8002d36:	d10a      	bne.n	8002d4e <__cvt+0x86>
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	4639      	mov	r1, r7
 8002d40:	f7fd fe3c 	bl	80009bc <__aeabi_dcmpeq>
 8002d44:	b918      	cbnz	r0, 8002d4e <__cvt+0x86>
 8002d46:	f1c5 0501 	rsb	r5, r5, #1
 8002d4a:	f8ca 5000 	str.w	r5, [sl]
 8002d4e:	f8da 3000 	ldr.w	r3, [sl]
 8002d52:	4499      	add	r9, r3
 8002d54:	2200      	movs	r2, #0
 8002d56:	2300      	movs	r3, #0
 8002d58:	4620      	mov	r0, r4
 8002d5a:	4639      	mov	r1, r7
 8002d5c:	f7fd fe2e 	bl	80009bc <__aeabi_dcmpeq>
 8002d60:	b108      	cbz	r0, 8002d66 <__cvt+0x9e>
 8002d62:	f8cd 901c 	str.w	r9, [sp, #28]
 8002d66:	2230      	movs	r2, #48	; 0x30
 8002d68:	9b07      	ldr	r3, [sp, #28]
 8002d6a:	454b      	cmp	r3, r9
 8002d6c:	d307      	bcc.n	8002d7e <__cvt+0xb6>
 8002d6e:	4630      	mov	r0, r6
 8002d70:	9b07      	ldr	r3, [sp, #28]
 8002d72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002d74:	1b9b      	subs	r3, r3, r6
 8002d76:	6013      	str	r3, [r2, #0]
 8002d78:	b008      	add	sp, #32
 8002d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d7e:	1c59      	adds	r1, r3, #1
 8002d80:	9107      	str	r1, [sp, #28]
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	e7f0      	b.n	8002d68 <__cvt+0xa0>

08002d86 <__exponent>:
 8002d86:	4603      	mov	r3, r0
 8002d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d8a:	2900      	cmp	r1, #0
 8002d8c:	f803 2b02 	strb.w	r2, [r3], #2
 8002d90:	bfb6      	itet	lt
 8002d92:	222d      	movlt	r2, #45	; 0x2d
 8002d94:	222b      	movge	r2, #43	; 0x2b
 8002d96:	4249      	neglt	r1, r1
 8002d98:	2909      	cmp	r1, #9
 8002d9a:	7042      	strb	r2, [r0, #1]
 8002d9c:	dd2b      	ble.n	8002df6 <__exponent+0x70>
 8002d9e:	f10d 0407 	add.w	r4, sp, #7
 8002da2:	46a4      	mov	ip, r4
 8002da4:	270a      	movs	r7, #10
 8002da6:	fb91 f6f7 	sdiv	r6, r1, r7
 8002daa:	460a      	mov	r2, r1
 8002dac:	46a6      	mov	lr, r4
 8002dae:	fb07 1516 	mls	r5, r7, r6, r1
 8002db2:	2a63      	cmp	r2, #99	; 0x63
 8002db4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002db8:	4631      	mov	r1, r6
 8002dba:	f104 34ff 	add.w	r4, r4, #4294967295
 8002dbe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002dc2:	dcf0      	bgt.n	8002da6 <__exponent+0x20>
 8002dc4:	3130      	adds	r1, #48	; 0x30
 8002dc6:	f1ae 0502 	sub.w	r5, lr, #2
 8002dca:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002dce:	4629      	mov	r1, r5
 8002dd0:	1c44      	adds	r4, r0, #1
 8002dd2:	4561      	cmp	r1, ip
 8002dd4:	d30a      	bcc.n	8002dec <__exponent+0x66>
 8002dd6:	f10d 0209 	add.w	r2, sp, #9
 8002dda:	eba2 020e 	sub.w	r2, r2, lr
 8002dde:	4565      	cmp	r5, ip
 8002de0:	bf88      	it	hi
 8002de2:	2200      	movhi	r2, #0
 8002de4:	4413      	add	r3, r2
 8002de6:	1a18      	subs	r0, r3, r0
 8002de8:	b003      	add	sp, #12
 8002dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dec:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002df0:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002df4:	e7ed      	b.n	8002dd2 <__exponent+0x4c>
 8002df6:	2330      	movs	r3, #48	; 0x30
 8002df8:	3130      	adds	r1, #48	; 0x30
 8002dfa:	7083      	strb	r3, [r0, #2]
 8002dfc:	70c1      	strb	r1, [r0, #3]
 8002dfe:	1d03      	adds	r3, r0, #4
 8002e00:	e7f1      	b.n	8002de6 <__exponent+0x60>
	...

08002e04 <_printf_float>:
 8002e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e08:	b091      	sub	sp, #68	; 0x44
 8002e0a:	460c      	mov	r4, r1
 8002e0c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002e10:	4616      	mov	r6, r2
 8002e12:	461f      	mov	r7, r3
 8002e14:	4605      	mov	r5, r0
 8002e16:	f002 fc3d 	bl	8005694 <_localeconv_r>
 8002e1a:	6803      	ldr	r3, [r0, #0]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002e20:	f7fd f9a0 	bl	8000164 <strlen>
 8002e24:	2300      	movs	r3, #0
 8002e26:	930e      	str	r3, [sp, #56]	; 0x38
 8002e28:	f8d8 3000 	ldr.w	r3, [r8]
 8002e2c:	900a      	str	r0, [sp, #40]	; 0x28
 8002e2e:	3307      	adds	r3, #7
 8002e30:	f023 0307 	bic.w	r3, r3, #7
 8002e34:	f103 0208 	add.w	r2, r3, #8
 8002e38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002e3c:	f8d4 b000 	ldr.w	fp, [r4]
 8002e40:	f8c8 2000 	str.w	r2, [r8]
 8002e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e48:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002e4c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002e50:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002e54:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e56:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5a:	4640      	mov	r0, r8
 8002e5c:	4b9c      	ldr	r3, [pc, #624]	; (80030d0 <_printf_float+0x2cc>)
 8002e5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e60:	f7fd fdde 	bl	8000a20 <__aeabi_dcmpun>
 8002e64:	bb70      	cbnz	r0, 8002ec4 <_printf_float+0xc0>
 8002e66:	f04f 32ff 	mov.w	r2, #4294967295
 8002e6a:	4640      	mov	r0, r8
 8002e6c:	4b98      	ldr	r3, [pc, #608]	; (80030d0 <_printf_float+0x2cc>)
 8002e6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e70:	f7fd fdb8 	bl	80009e4 <__aeabi_dcmple>
 8002e74:	bb30      	cbnz	r0, 8002ec4 <_printf_float+0xc0>
 8002e76:	2200      	movs	r2, #0
 8002e78:	2300      	movs	r3, #0
 8002e7a:	4640      	mov	r0, r8
 8002e7c:	4651      	mov	r1, sl
 8002e7e:	f7fd fda7 	bl	80009d0 <__aeabi_dcmplt>
 8002e82:	b110      	cbz	r0, 8002e8a <_printf_float+0x86>
 8002e84:	232d      	movs	r3, #45	; 0x2d
 8002e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e8a:	4b92      	ldr	r3, [pc, #584]	; (80030d4 <_printf_float+0x2d0>)
 8002e8c:	4892      	ldr	r0, [pc, #584]	; (80030d8 <_printf_float+0x2d4>)
 8002e8e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002e92:	bf94      	ite	ls
 8002e94:	4698      	movls	r8, r3
 8002e96:	4680      	movhi	r8, r0
 8002e98:	2303      	movs	r3, #3
 8002e9a:	f04f 0a00 	mov.w	sl, #0
 8002e9e:	6123      	str	r3, [r4, #16]
 8002ea0:	f02b 0304 	bic.w	r3, fp, #4
 8002ea4:	6023      	str	r3, [r4, #0]
 8002ea6:	4633      	mov	r3, r6
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	4628      	mov	r0, r5
 8002eac:	9700      	str	r7, [sp, #0]
 8002eae:	aa0f      	add	r2, sp, #60	; 0x3c
 8002eb0:	f000 f9d4 	bl	800325c <_printf_common>
 8002eb4:	3001      	adds	r0, #1
 8002eb6:	f040 8090 	bne.w	8002fda <_printf_float+0x1d6>
 8002eba:	f04f 30ff 	mov.w	r0, #4294967295
 8002ebe:	b011      	add	sp, #68	; 0x44
 8002ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ec4:	4642      	mov	r2, r8
 8002ec6:	4653      	mov	r3, sl
 8002ec8:	4640      	mov	r0, r8
 8002eca:	4651      	mov	r1, sl
 8002ecc:	f7fd fda8 	bl	8000a20 <__aeabi_dcmpun>
 8002ed0:	b148      	cbz	r0, 8002ee6 <_printf_float+0xe2>
 8002ed2:	f1ba 0f00 	cmp.w	sl, #0
 8002ed6:	bfb8      	it	lt
 8002ed8:	232d      	movlt	r3, #45	; 0x2d
 8002eda:	4880      	ldr	r0, [pc, #512]	; (80030dc <_printf_float+0x2d8>)
 8002edc:	bfb8      	it	lt
 8002ede:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002ee2:	4b7f      	ldr	r3, [pc, #508]	; (80030e0 <_printf_float+0x2dc>)
 8002ee4:	e7d3      	b.n	8002e8e <_printf_float+0x8a>
 8002ee6:	6863      	ldr	r3, [r4, #4]
 8002ee8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002eec:	1c5a      	adds	r2, r3, #1
 8002eee:	d142      	bne.n	8002f76 <_printf_float+0x172>
 8002ef0:	2306      	movs	r3, #6
 8002ef2:	6063      	str	r3, [r4, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	9206      	str	r2, [sp, #24]
 8002ef8:	aa0e      	add	r2, sp, #56	; 0x38
 8002efa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002efe:	aa0d      	add	r2, sp, #52	; 0x34
 8002f00:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002f04:	9203      	str	r2, [sp, #12]
 8002f06:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002f0a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002f0e:	6023      	str	r3, [r4, #0]
 8002f10:	6863      	ldr	r3, [r4, #4]
 8002f12:	4642      	mov	r2, r8
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	4628      	mov	r0, r5
 8002f18:	4653      	mov	r3, sl
 8002f1a:	910b      	str	r1, [sp, #44]	; 0x2c
 8002f1c:	f7ff fed4 	bl	8002cc8 <__cvt>
 8002f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f22:	4680      	mov	r8, r0
 8002f24:	2947      	cmp	r1, #71	; 0x47
 8002f26:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f28:	d108      	bne.n	8002f3c <_printf_float+0x138>
 8002f2a:	1cc8      	adds	r0, r1, #3
 8002f2c:	db02      	blt.n	8002f34 <_printf_float+0x130>
 8002f2e:	6863      	ldr	r3, [r4, #4]
 8002f30:	4299      	cmp	r1, r3
 8002f32:	dd40      	ble.n	8002fb6 <_printf_float+0x1b2>
 8002f34:	f1a9 0902 	sub.w	r9, r9, #2
 8002f38:	fa5f f989 	uxtb.w	r9, r9
 8002f3c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002f40:	d81f      	bhi.n	8002f82 <_printf_float+0x17e>
 8002f42:	464a      	mov	r2, r9
 8002f44:	3901      	subs	r1, #1
 8002f46:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002f4a:	910d      	str	r1, [sp, #52]	; 0x34
 8002f4c:	f7ff ff1b 	bl	8002d86 <__exponent>
 8002f50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f52:	4682      	mov	sl, r0
 8002f54:	1813      	adds	r3, r2, r0
 8002f56:	2a01      	cmp	r2, #1
 8002f58:	6123      	str	r3, [r4, #16]
 8002f5a:	dc02      	bgt.n	8002f62 <_printf_float+0x15e>
 8002f5c:	6822      	ldr	r2, [r4, #0]
 8002f5e:	07d2      	lsls	r2, r2, #31
 8002f60:	d501      	bpl.n	8002f66 <_printf_float+0x162>
 8002f62:	3301      	adds	r3, #1
 8002f64:	6123      	str	r3, [r4, #16]
 8002f66:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d09b      	beq.n	8002ea6 <_printf_float+0xa2>
 8002f6e:	232d      	movs	r3, #45	; 0x2d
 8002f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f74:	e797      	b.n	8002ea6 <_printf_float+0xa2>
 8002f76:	2947      	cmp	r1, #71	; 0x47
 8002f78:	d1bc      	bne.n	8002ef4 <_printf_float+0xf0>
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1ba      	bne.n	8002ef4 <_printf_float+0xf0>
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e7b7      	b.n	8002ef2 <_printf_float+0xee>
 8002f82:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002f86:	d118      	bne.n	8002fba <_printf_float+0x1b6>
 8002f88:	2900      	cmp	r1, #0
 8002f8a:	6863      	ldr	r3, [r4, #4]
 8002f8c:	dd0b      	ble.n	8002fa6 <_printf_float+0x1a2>
 8002f8e:	6121      	str	r1, [r4, #16]
 8002f90:	b913      	cbnz	r3, 8002f98 <_printf_float+0x194>
 8002f92:	6822      	ldr	r2, [r4, #0]
 8002f94:	07d0      	lsls	r0, r2, #31
 8002f96:	d502      	bpl.n	8002f9e <_printf_float+0x19a>
 8002f98:	3301      	adds	r3, #1
 8002f9a:	440b      	add	r3, r1
 8002f9c:	6123      	str	r3, [r4, #16]
 8002f9e:	f04f 0a00 	mov.w	sl, #0
 8002fa2:	65a1      	str	r1, [r4, #88]	; 0x58
 8002fa4:	e7df      	b.n	8002f66 <_printf_float+0x162>
 8002fa6:	b913      	cbnz	r3, 8002fae <_printf_float+0x1aa>
 8002fa8:	6822      	ldr	r2, [r4, #0]
 8002faa:	07d2      	lsls	r2, r2, #31
 8002fac:	d501      	bpl.n	8002fb2 <_printf_float+0x1ae>
 8002fae:	3302      	adds	r3, #2
 8002fb0:	e7f4      	b.n	8002f9c <_printf_float+0x198>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e7f2      	b.n	8002f9c <_printf_float+0x198>
 8002fb6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002fbc:	4299      	cmp	r1, r3
 8002fbe:	db05      	blt.n	8002fcc <_printf_float+0x1c8>
 8002fc0:	6823      	ldr	r3, [r4, #0]
 8002fc2:	6121      	str	r1, [r4, #16]
 8002fc4:	07d8      	lsls	r0, r3, #31
 8002fc6:	d5ea      	bpl.n	8002f9e <_printf_float+0x19a>
 8002fc8:	1c4b      	adds	r3, r1, #1
 8002fca:	e7e7      	b.n	8002f9c <_printf_float+0x198>
 8002fcc:	2900      	cmp	r1, #0
 8002fce:	bfcc      	ite	gt
 8002fd0:	2201      	movgt	r2, #1
 8002fd2:	f1c1 0202 	rsble	r2, r1, #2
 8002fd6:	4413      	add	r3, r2
 8002fd8:	e7e0      	b.n	8002f9c <_printf_float+0x198>
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	055a      	lsls	r2, r3, #21
 8002fde:	d407      	bmi.n	8002ff0 <_printf_float+0x1ec>
 8002fe0:	6923      	ldr	r3, [r4, #16]
 8002fe2:	4642      	mov	r2, r8
 8002fe4:	4631      	mov	r1, r6
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	47b8      	blx	r7
 8002fea:	3001      	adds	r0, #1
 8002fec:	d12b      	bne.n	8003046 <_printf_float+0x242>
 8002fee:	e764      	b.n	8002eba <_printf_float+0xb6>
 8002ff0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002ff4:	f240 80dd 	bls.w	80031b2 <_printf_float+0x3ae>
 8002ff8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2300      	movs	r3, #0
 8003000:	f7fd fcdc 	bl	80009bc <__aeabi_dcmpeq>
 8003004:	2800      	cmp	r0, #0
 8003006:	d033      	beq.n	8003070 <_printf_float+0x26c>
 8003008:	2301      	movs	r3, #1
 800300a:	4631      	mov	r1, r6
 800300c:	4628      	mov	r0, r5
 800300e:	4a35      	ldr	r2, [pc, #212]	; (80030e4 <_printf_float+0x2e0>)
 8003010:	47b8      	blx	r7
 8003012:	3001      	adds	r0, #1
 8003014:	f43f af51 	beq.w	8002eba <_printf_float+0xb6>
 8003018:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800301c:	429a      	cmp	r2, r3
 800301e:	db02      	blt.n	8003026 <_printf_float+0x222>
 8003020:	6823      	ldr	r3, [r4, #0]
 8003022:	07d8      	lsls	r0, r3, #31
 8003024:	d50f      	bpl.n	8003046 <_printf_float+0x242>
 8003026:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800302a:	4631      	mov	r1, r6
 800302c:	4628      	mov	r0, r5
 800302e:	47b8      	blx	r7
 8003030:	3001      	adds	r0, #1
 8003032:	f43f af42 	beq.w	8002eba <_printf_float+0xb6>
 8003036:	f04f 0800 	mov.w	r8, #0
 800303a:	f104 091a 	add.w	r9, r4, #26
 800303e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003040:	3b01      	subs	r3, #1
 8003042:	4543      	cmp	r3, r8
 8003044:	dc09      	bgt.n	800305a <_printf_float+0x256>
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	079b      	lsls	r3, r3, #30
 800304a:	f100 8102 	bmi.w	8003252 <_printf_float+0x44e>
 800304e:	68e0      	ldr	r0, [r4, #12]
 8003050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003052:	4298      	cmp	r0, r3
 8003054:	bfb8      	it	lt
 8003056:	4618      	movlt	r0, r3
 8003058:	e731      	b.n	8002ebe <_printf_float+0xba>
 800305a:	2301      	movs	r3, #1
 800305c:	464a      	mov	r2, r9
 800305e:	4631      	mov	r1, r6
 8003060:	4628      	mov	r0, r5
 8003062:	47b8      	blx	r7
 8003064:	3001      	adds	r0, #1
 8003066:	f43f af28 	beq.w	8002eba <_printf_float+0xb6>
 800306a:	f108 0801 	add.w	r8, r8, #1
 800306e:	e7e6      	b.n	800303e <_printf_float+0x23a>
 8003070:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003072:	2b00      	cmp	r3, #0
 8003074:	dc38      	bgt.n	80030e8 <_printf_float+0x2e4>
 8003076:	2301      	movs	r3, #1
 8003078:	4631      	mov	r1, r6
 800307a:	4628      	mov	r0, r5
 800307c:	4a19      	ldr	r2, [pc, #100]	; (80030e4 <_printf_float+0x2e0>)
 800307e:	47b8      	blx	r7
 8003080:	3001      	adds	r0, #1
 8003082:	f43f af1a 	beq.w	8002eba <_printf_float+0xb6>
 8003086:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800308a:	4313      	orrs	r3, r2
 800308c:	d102      	bne.n	8003094 <_printf_float+0x290>
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	07d9      	lsls	r1, r3, #31
 8003092:	d5d8      	bpl.n	8003046 <_printf_float+0x242>
 8003094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003098:	4631      	mov	r1, r6
 800309a:	4628      	mov	r0, r5
 800309c:	47b8      	blx	r7
 800309e:	3001      	adds	r0, #1
 80030a0:	f43f af0b 	beq.w	8002eba <_printf_float+0xb6>
 80030a4:	f04f 0900 	mov.w	r9, #0
 80030a8:	f104 0a1a 	add.w	sl, r4, #26
 80030ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030ae:	425b      	negs	r3, r3
 80030b0:	454b      	cmp	r3, r9
 80030b2:	dc01      	bgt.n	80030b8 <_printf_float+0x2b4>
 80030b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80030b6:	e794      	b.n	8002fe2 <_printf_float+0x1de>
 80030b8:	2301      	movs	r3, #1
 80030ba:	4652      	mov	r2, sl
 80030bc:	4631      	mov	r1, r6
 80030be:	4628      	mov	r0, r5
 80030c0:	47b8      	blx	r7
 80030c2:	3001      	adds	r0, #1
 80030c4:	f43f aef9 	beq.w	8002eba <_printf_float+0xb6>
 80030c8:	f109 0901 	add.w	r9, r9, #1
 80030cc:	e7ee      	b.n	80030ac <_printf_float+0x2a8>
 80030ce:	bf00      	nop
 80030d0:	7fefffff 	.word	0x7fefffff
 80030d4:	08006da4 	.word	0x08006da4
 80030d8:	08006da8 	.word	0x08006da8
 80030dc:	08006db0 	.word	0x08006db0
 80030e0:	08006dac 	.word	0x08006dac
 80030e4:	08006db4 	.word	0x08006db4
 80030e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80030ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030ec:	429a      	cmp	r2, r3
 80030ee:	bfa8      	it	ge
 80030f0:	461a      	movge	r2, r3
 80030f2:	2a00      	cmp	r2, #0
 80030f4:	4691      	mov	r9, r2
 80030f6:	dc37      	bgt.n	8003168 <_printf_float+0x364>
 80030f8:	f04f 0b00 	mov.w	fp, #0
 80030fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003100:	f104 021a 	add.w	r2, r4, #26
 8003104:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003108:	ebaa 0309 	sub.w	r3, sl, r9
 800310c:	455b      	cmp	r3, fp
 800310e:	dc33      	bgt.n	8003178 <_printf_float+0x374>
 8003110:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003114:	429a      	cmp	r2, r3
 8003116:	db3b      	blt.n	8003190 <_printf_float+0x38c>
 8003118:	6823      	ldr	r3, [r4, #0]
 800311a:	07da      	lsls	r2, r3, #31
 800311c:	d438      	bmi.n	8003190 <_printf_float+0x38c>
 800311e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003120:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003122:	eba3 020a 	sub.w	r2, r3, sl
 8003126:	eba3 0901 	sub.w	r9, r3, r1
 800312a:	4591      	cmp	r9, r2
 800312c:	bfa8      	it	ge
 800312e:	4691      	movge	r9, r2
 8003130:	f1b9 0f00 	cmp.w	r9, #0
 8003134:	dc34      	bgt.n	80031a0 <_printf_float+0x39c>
 8003136:	f04f 0800 	mov.w	r8, #0
 800313a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800313e:	f104 0a1a 	add.w	sl, r4, #26
 8003142:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	eba3 0309 	sub.w	r3, r3, r9
 800314c:	4543      	cmp	r3, r8
 800314e:	f77f af7a 	ble.w	8003046 <_printf_float+0x242>
 8003152:	2301      	movs	r3, #1
 8003154:	4652      	mov	r2, sl
 8003156:	4631      	mov	r1, r6
 8003158:	4628      	mov	r0, r5
 800315a:	47b8      	blx	r7
 800315c:	3001      	adds	r0, #1
 800315e:	f43f aeac 	beq.w	8002eba <_printf_float+0xb6>
 8003162:	f108 0801 	add.w	r8, r8, #1
 8003166:	e7ec      	b.n	8003142 <_printf_float+0x33e>
 8003168:	4613      	mov	r3, r2
 800316a:	4631      	mov	r1, r6
 800316c:	4642      	mov	r2, r8
 800316e:	4628      	mov	r0, r5
 8003170:	47b8      	blx	r7
 8003172:	3001      	adds	r0, #1
 8003174:	d1c0      	bne.n	80030f8 <_printf_float+0x2f4>
 8003176:	e6a0      	b.n	8002eba <_printf_float+0xb6>
 8003178:	2301      	movs	r3, #1
 800317a:	4631      	mov	r1, r6
 800317c:	4628      	mov	r0, r5
 800317e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003180:	47b8      	blx	r7
 8003182:	3001      	adds	r0, #1
 8003184:	f43f ae99 	beq.w	8002eba <_printf_float+0xb6>
 8003188:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800318a:	f10b 0b01 	add.w	fp, fp, #1
 800318e:	e7b9      	b.n	8003104 <_printf_float+0x300>
 8003190:	4631      	mov	r1, r6
 8003192:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003196:	4628      	mov	r0, r5
 8003198:	47b8      	blx	r7
 800319a:	3001      	adds	r0, #1
 800319c:	d1bf      	bne.n	800311e <_printf_float+0x31a>
 800319e:	e68c      	b.n	8002eba <_printf_float+0xb6>
 80031a0:	464b      	mov	r3, r9
 80031a2:	4631      	mov	r1, r6
 80031a4:	4628      	mov	r0, r5
 80031a6:	eb08 020a 	add.w	r2, r8, sl
 80031aa:	47b8      	blx	r7
 80031ac:	3001      	adds	r0, #1
 80031ae:	d1c2      	bne.n	8003136 <_printf_float+0x332>
 80031b0:	e683      	b.n	8002eba <_printf_float+0xb6>
 80031b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80031b4:	2a01      	cmp	r2, #1
 80031b6:	dc01      	bgt.n	80031bc <_printf_float+0x3b8>
 80031b8:	07db      	lsls	r3, r3, #31
 80031ba:	d537      	bpl.n	800322c <_printf_float+0x428>
 80031bc:	2301      	movs	r3, #1
 80031be:	4642      	mov	r2, r8
 80031c0:	4631      	mov	r1, r6
 80031c2:	4628      	mov	r0, r5
 80031c4:	47b8      	blx	r7
 80031c6:	3001      	adds	r0, #1
 80031c8:	f43f ae77 	beq.w	8002eba <_printf_float+0xb6>
 80031cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031d0:	4631      	mov	r1, r6
 80031d2:	4628      	mov	r0, r5
 80031d4:	47b8      	blx	r7
 80031d6:	3001      	adds	r0, #1
 80031d8:	f43f ae6f 	beq.w	8002eba <_printf_float+0xb6>
 80031dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80031e0:	2200      	movs	r2, #0
 80031e2:	2300      	movs	r3, #0
 80031e4:	f7fd fbea 	bl	80009bc <__aeabi_dcmpeq>
 80031e8:	b9d8      	cbnz	r0, 8003222 <_printf_float+0x41e>
 80031ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031ec:	f108 0201 	add.w	r2, r8, #1
 80031f0:	3b01      	subs	r3, #1
 80031f2:	4631      	mov	r1, r6
 80031f4:	4628      	mov	r0, r5
 80031f6:	47b8      	blx	r7
 80031f8:	3001      	adds	r0, #1
 80031fa:	d10e      	bne.n	800321a <_printf_float+0x416>
 80031fc:	e65d      	b.n	8002eba <_printf_float+0xb6>
 80031fe:	2301      	movs	r3, #1
 8003200:	464a      	mov	r2, r9
 8003202:	4631      	mov	r1, r6
 8003204:	4628      	mov	r0, r5
 8003206:	47b8      	blx	r7
 8003208:	3001      	adds	r0, #1
 800320a:	f43f ae56 	beq.w	8002eba <_printf_float+0xb6>
 800320e:	f108 0801 	add.w	r8, r8, #1
 8003212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003214:	3b01      	subs	r3, #1
 8003216:	4543      	cmp	r3, r8
 8003218:	dcf1      	bgt.n	80031fe <_printf_float+0x3fa>
 800321a:	4653      	mov	r3, sl
 800321c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003220:	e6e0      	b.n	8002fe4 <_printf_float+0x1e0>
 8003222:	f04f 0800 	mov.w	r8, #0
 8003226:	f104 091a 	add.w	r9, r4, #26
 800322a:	e7f2      	b.n	8003212 <_printf_float+0x40e>
 800322c:	2301      	movs	r3, #1
 800322e:	4642      	mov	r2, r8
 8003230:	e7df      	b.n	80031f2 <_printf_float+0x3ee>
 8003232:	2301      	movs	r3, #1
 8003234:	464a      	mov	r2, r9
 8003236:	4631      	mov	r1, r6
 8003238:	4628      	mov	r0, r5
 800323a:	47b8      	blx	r7
 800323c:	3001      	adds	r0, #1
 800323e:	f43f ae3c 	beq.w	8002eba <_printf_float+0xb6>
 8003242:	f108 0801 	add.w	r8, r8, #1
 8003246:	68e3      	ldr	r3, [r4, #12]
 8003248:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800324a:	1a5b      	subs	r3, r3, r1
 800324c:	4543      	cmp	r3, r8
 800324e:	dcf0      	bgt.n	8003232 <_printf_float+0x42e>
 8003250:	e6fd      	b.n	800304e <_printf_float+0x24a>
 8003252:	f04f 0800 	mov.w	r8, #0
 8003256:	f104 0919 	add.w	r9, r4, #25
 800325a:	e7f4      	b.n	8003246 <_printf_float+0x442>

0800325c <_printf_common>:
 800325c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003260:	4616      	mov	r6, r2
 8003262:	4699      	mov	r9, r3
 8003264:	688a      	ldr	r2, [r1, #8]
 8003266:	690b      	ldr	r3, [r1, #16]
 8003268:	4607      	mov	r7, r0
 800326a:	4293      	cmp	r3, r2
 800326c:	bfb8      	it	lt
 800326e:	4613      	movlt	r3, r2
 8003270:	6033      	str	r3, [r6, #0]
 8003272:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003276:	460c      	mov	r4, r1
 8003278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800327c:	b10a      	cbz	r2, 8003282 <_printf_common+0x26>
 800327e:	3301      	adds	r3, #1
 8003280:	6033      	str	r3, [r6, #0]
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	0699      	lsls	r1, r3, #26
 8003286:	bf42      	ittt	mi
 8003288:	6833      	ldrmi	r3, [r6, #0]
 800328a:	3302      	addmi	r3, #2
 800328c:	6033      	strmi	r3, [r6, #0]
 800328e:	6825      	ldr	r5, [r4, #0]
 8003290:	f015 0506 	ands.w	r5, r5, #6
 8003294:	d106      	bne.n	80032a4 <_printf_common+0x48>
 8003296:	f104 0a19 	add.w	sl, r4, #25
 800329a:	68e3      	ldr	r3, [r4, #12]
 800329c:	6832      	ldr	r2, [r6, #0]
 800329e:	1a9b      	subs	r3, r3, r2
 80032a0:	42ab      	cmp	r3, r5
 80032a2:	dc28      	bgt.n	80032f6 <_printf_common+0x9a>
 80032a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032a8:	1e13      	subs	r3, r2, #0
 80032aa:	6822      	ldr	r2, [r4, #0]
 80032ac:	bf18      	it	ne
 80032ae:	2301      	movne	r3, #1
 80032b0:	0692      	lsls	r2, r2, #26
 80032b2:	d42d      	bmi.n	8003310 <_printf_common+0xb4>
 80032b4:	4649      	mov	r1, r9
 80032b6:	4638      	mov	r0, r7
 80032b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032bc:	47c0      	blx	r8
 80032be:	3001      	adds	r0, #1
 80032c0:	d020      	beq.n	8003304 <_printf_common+0xa8>
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	68e5      	ldr	r5, [r4, #12]
 80032c6:	f003 0306 	and.w	r3, r3, #6
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	bf18      	it	ne
 80032ce:	2500      	movne	r5, #0
 80032d0:	6832      	ldr	r2, [r6, #0]
 80032d2:	f04f 0600 	mov.w	r6, #0
 80032d6:	68a3      	ldr	r3, [r4, #8]
 80032d8:	bf08      	it	eq
 80032da:	1aad      	subeq	r5, r5, r2
 80032dc:	6922      	ldr	r2, [r4, #16]
 80032de:	bf08      	it	eq
 80032e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032e4:	4293      	cmp	r3, r2
 80032e6:	bfc4      	itt	gt
 80032e8:	1a9b      	subgt	r3, r3, r2
 80032ea:	18ed      	addgt	r5, r5, r3
 80032ec:	341a      	adds	r4, #26
 80032ee:	42b5      	cmp	r5, r6
 80032f0:	d11a      	bne.n	8003328 <_printf_common+0xcc>
 80032f2:	2000      	movs	r0, #0
 80032f4:	e008      	b.n	8003308 <_printf_common+0xac>
 80032f6:	2301      	movs	r3, #1
 80032f8:	4652      	mov	r2, sl
 80032fa:	4649      	mov	r1, r9
 80032fc:	4638      	mov	r0, r7
 80032fe:	47c0      	blx	r8
 8003300:	3001      	adds	r0, #1
 8003302:	d103      	bne.n	800330c <_printf_common+0xb0>
 8003304:	f04f 30ff 	mov.w	r0, #4294967295
 8003308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800330c:	3501      	adds	r5, #1
 800330e:	e7c4      	b.n	800329a <_printf_common+0x3e>
 8003310:	2030      	movs	r0, #48	; 0x30
 8003312:	18e1      	adds	r1, r4, r3
 8003314:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800331e:	4422      	add	r2, r4
 8003320:	3302      	adds	r3, #2
 8003322:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003326:	e7c5      	b.n	80032b4 <_printf_common+0x58>
 8003328:	2301      	movs	r3, #1
 800332a:	4622      	mov	r2, r4
 800332c:	4649      	mov	r1, r9
 800332e:	4638      	mov	r0, r7
 8003330:	47c0      	blx	r8
 8003332:	3001      	adds	r0, #1
 8003334:	d0e6      	beq.n	8003304 <_printf_common+0xa8>
 8003336:	3601      	adds	r6, #1
 8003338:	e7d9      	b.n	80032ee <_printf_common+0x92>
	...

0800333c <_printf_i>:
 800333c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003340:	7e0f      	ldrb	r7, [r1, #24]
 8003342:	4691      	mov	r9, r2
 8003344:	2f78      	cmp	r7, #120	; 0x78
 8003346:	4680      	mov	r8, r0
 8003348:	460c      	mov	r4, r1
 800334a:	469a      	mov	sl, r3
 800334c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800334e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003352:	d807      	bhi.n	8003364 <_printf_i+0x28>
 8003354:	2f62      	cmp	r7, #98	; 0x62
 8003356:	d80a      	bhi.n	800336e <_printf_i+0x32>
 8003358:	2f00      	cmp	r7, #0
 800335a:	f000 80d9 	beq.w	8003510 <_printf_i+0x1d4>
 800335e:	2f58      	cmp	r7, #88	; 0x58
 8003360:	f000 80a4 	beq.w	80034ac <_printf_i+0x170>
 8003364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003368:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800336c:	e03a      	b.n	80033e4 <_printf_i+0xa8>
 800336e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003372:	2b15      	cmp	r3, #21
 8003374:	d8f6      	bhi.n	8003364 <_printf_i+0x28>
 8003376:	a101      	add	r1, pc, #4	; (adr r1, 800337c <_printf_i+0x40>)
 8003378:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800337c:	080033d5 	.word	0x080033d5
 8003380:	080033e9 	.word	0x080033e9
 8003384:	08003365 	.word	0x08003365
 8003388:	08003365 	.word	0x08003365
 800338c:	08003365 	.word	0x08003365
 8003390:	08003365 	.word	0x08003365
 8003394:	080033e9 	.word	0x080033e9
 8003398:	08003365 	.word	0x08003365
 800339c:	08003365 	.word	0x08003365
 80033a0:	08003365 	.word	0x08003365
 80033a4:	08003365 	.word	0x08003365
 80033a8:	080034f7 	.word	0x080034f7
 80033ac:	08003419 	.word	0x08003419
 80033b0:	080034d9 	.word	0x080034d9
 80033b4:	08003365 	.word	0x08003365
 80033b8:	08003365 	.word	0x08003365
 80033bc:	08003519 	.word	0x08003519
 80033c0:	08003365 	.word	0x08003365
 80033c4:	08003419 	.word	0x08003419
 80033c8:	08003365 	.word	0x08003365
 80033cc:	08003365 	.word	0x08003365
 80033d0:	080034e1 	.word	0x080034e1
 80033d4:	682b      	ldr	r3, [r5, #0]
 80033d6:	1d1a      	adds	r2, r3, #4
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	602a      	str	r2, [r5, #0]
 80033dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0a4      	b.n	8003532 <_printf_i+0x1f6>
 80033e8:	6820      	ldr	r0, [r4, #0]
 80033ea:	6829      	ldr	r1, [r5, #0]
 80033ec:	0606      	lsls	r6, r0, #24
 80033ee:	f101 0304 	add.w	r3, r1, #4
 80033f2:	d50a      	bpl.n	800340a <_printf_i+0xce>
 80033f4:	680e      	ldr	r6, [r1, #0]
 80033f6:	602b      	str	r3, [r5, #0]
 80033f8:	2e00      	cmp	r6, #0
 80033fa:	da03      	bge.n	8003404 <_printf_i+0xc8>
 80033fc:	232d      	movs	r3, #45	; 0x2d
 80033fe:	4276      	negs	r6, r6
 8003400:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003404:	230a      	movs	r3, #10
 8003406:	485e      	ldr	r0, [pc, #376]	; (8003580 <_printf_i+0x244>)
 8003408:	e019      	b.n	800343e <_printf_i+0x102>
 800340a:	680e      	ldr	r6, [r1, #0]
 800340c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003410:	602b      	str	r3, [r5, #0]
 8003412:	bf18      	it	ne
 8003414:	b236      	sxthne	r6, r6
 8003416:	e7ef      	b.n	80033f8 <_printf_i+0xbc>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	6820      	ldr	r0, [r4, #0]
 800341c:	1d19      	adds	r1, r3, #4
 800341e:	6029      	str	r1, [r5, #0]
 8003420:	0601      	lsls	r1, r0, #24
 8003422:	d501      	bpl.n	8003428 <_printf_i+0xec>
 8003424:	681e      	ldr	r6, [r3, #0]
 8003426:	e002      	b.n	800342e <_printf_i+0xf2>
 8003428:	0646      	lsls	r6, r0, #25
 800342a:	d5fb      	bpl.n	8003424 <_printf_i+0xe8>
 800342c:	881e      	ldrh	r6, [r3, #0]
 800342e:	2f6f      	cmp	r7, #111	; 0x6f
 8003430:	bf0c      	ite	eq
 8003432:	2308      	moveq	r3, #8
 8003434:	230a      	movne	r3, #10
 8003436:	4852      	ldr	r0, [pc, #328]	; (8003580 <_printf_i+0x244>)
 8003438:	2100      	movs	r1, #0
 800343a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800343e:	6865      	ldr	r5, [r4, #4]
 8003440:	2d00      	cmp	r5, #0
 8003442:	bfa8      	it	ge
 8003444:	6821      	ldrge	r1, [r4, #0]
 8003446:	60a5      	str	r5, [r4, #8]
 8003448:	bfa4      	itt	ge
 800344a:	f021 0104 	bicge.w	r1, r1, #4
 800344e:	6021      	strge	r1, [r4, #0]
 8003450:	b90e      	cbnz	r6, 8003456 <_printf_i+0x11a>
 8003452:	2d00      	cmp	r5, #0
 8003454:	d04d      	beq.n	80034f2 <_printf_i+0x1b6>
 8003456:	4615      	mov	r5, r2
 8003458:	fbb6 f1f3 	udiv	r1, r6, r3
 800345c:	fb03 6711 	mls	r7, r3, r1, r6
 8003460:	5dc7      	ldrb	r7, [r0, r7]
 8003462:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003466:	4637      	mov	r7, r6
 8003468:	42bb      	cmp	r3, r7
 800346a:	460e      	mov	r6, r1
 800346c:	d9f4      	bls.n	8003458 <_printf_i+0x11c>
 800346e:	2b08      	cmp	r3, #8
 8003470:	d10b      	bne.n	800348a <_printf_i+0x14e>
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	07de      	lsls	r6, r3, #31
 8003476:	d508      	bpl.n	800348a <_printf_i+0x14e>
 8003478:	6923      	ldr	r3, [r4, #16]
 800347a:	6861      	ldr	r1, [r4, #4]
 800347c:	4299      	cmp	r1, r3
 800347e:	bfde      	ittt	le
 8003480:	2330      	movle	r3, #48	; 0x30
 8003482:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003486:	f105 35ff 	addle.w	r5, r5, #4294967295
 800348a:	1b52      	subs	r2, r2, r5
 800348c:	6122      	str	r2, [r4, #16]
 800348e:	464b      	mov	r3, r9
 8003490:	4621      	mov	r1, r4
 8003492:	4640      	mov	r0, r8
 8003494:	f8cd a000 	str.w	sl, [sp]
 8003498:	aa03      	add	r2, sp, #12
 800349a:	f7ff fedf 	bl	800325c <_printf_common>
 800349e:	3001      	adds	r0, #1
 80034a0:	d14c      	bne.n	800353c <_printf_i+0x200>
 80034a2:	f04f 30ff 	mov.w	r0, #4294967295
 80034a6:	b004      	add	sp, #16
 80034a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ac:	4834      	ldr	r0, [pc, #208]	; (8003580 <_printf_i+0x244>)
 80034ae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80034b2:	6829      	ldr	r1, [r5, #0]
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	f851 6b04 	ldr.w	r6, [r1], #4
 80034ba:	6029      	str	r1, [r5, #0]
 80034bc:	061d      	lsls	r5, r3, #24
 80034be:	d514      	bpl.n	80034ea <_printf_i+0x1ae>
 80034c0:	07df      	lsls	r7, r3, #31
 80034c2:	bf44      	itt	mi
 80034c4:	f043 0320 	orrmi.w	r3, r3, #32
 80034c8:	6023      	strmi	r3, [r4, #0]
 80034ca:	b91e      	cbnz	r6, 80034d4 <_printf_i+0x198>
 80034cc:	6823      	ldr	r3, [r4, #0]
 80034ce:	f023 0320 	bic.w	r3, r3, #32
 80034d2:	6023      	str	r3, [r4, #0]
 80034d4:	2310      	movs	r3, #16
 80034d6:	e7af      	b.n	8003438 <_printf_i+0xfc>
 80034d8:	6823      	ldr	r3, [r4, #0]
 80034da:	f043 0320 	orr.w	r3, r3, #32
 80034de:	6023      	str	r3, [r4, #0]
 80034e0:	2378      	movs	r3, #120	; 0x78
 80034e2:	4828      	ldr	r0, [pc, #160]	; (8003584 <_printf_i+0x248>)
 80034e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80034e8:	e7e3      	b.n	80034b2 <_printf_i+0x176>
 80034ea:	0659      	lsls	r1, r3, #25
 80034ec:	bf48      	it	mi
 80034ee:	b2b6      	uxthmi	r6, r6
 80034f0:	e7e6      	b.n	80034c0 <_printf_i+0x184>
 80034f2:	4615      	mov	r5, r2
 80034f4:	e7bb      	b.n	800346e <_printf_i+0x132>
 80034f6:	682b      	ldr	r3, [r5, #0]
 80034f8:	6826      	ldr	r6, [r4, #0]
 80034fa:	1d18      	adds	r0, r3, #4
 80034fc:	6961      	ldr	r1, [r4, #20]
 80034fe:	6028      	str	r0, [r5, #0]
 8003500:	0635      	lsls	r5, r6, #24
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	d501      	bpl.n	800350a <_printf_i+0x1ce>
 8003506:	6019      	str	r1, [r3, #0]
 8003508:	e002      	b.n	8003510 <_printf_i+0x1d4>
 800350a:	0670      	lsls	r0, r6, #25
 800350c:	d5fb      	bpl.n	8003506 <_printf_i+0x1ca>
 800350e:	8019      	strh	r1, [r3, #0]
 8003510:	2300      	movs	r3, #0
 8003512:	4615      	mov	r5, r2
 8003514:	6123      	str	r3, [r4, #16]
 8003516:	e7ba      	b.n	800348e <_printf_i+0x152>
 8003518:	682b      	ldr	r3, [r5, #0]
 800351a:	2100      	movs	r1, #0
 800351c:	1d1a      	adds	r2, r3, #4
 800351e:	602a      	str	r2, [r5, #0]
 8003520:	681d      	ldr	r5, [r3, #0]
 8003522:	6862      	ldr	r2, [r4, #4]
 8003524:	4628      	mov	r0, r5
 8003526:	f002 f8d3 	bl	80056d0 <memchr>
 800352a:	b108      	cbz	r0, 8003530 <_printf_i+0x1f4>
 800352c:	1b40      	subs	r0, r0, r5
 800352e:	6060      	str	r0, [r4, #4]
 8003530:	6863      	ldr	r3, [r4, #4]
 8003532:	6123      	str	r3, [r4, #16]
 8003534:	2300      	movs	r3, #0
 8003536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800353a:	e7a8      	b.n	800348e <_printf_i+0x152>
 800353c:	462a      	mov	r2, r5
 800353e:	4649      	mov	r1, r9
 8003540:	4640      	mov	r0, r8
 8003542:	6923      	ldr	r3, [r4, #16]
 8003544:	47d0      	blx	sl
 8003546:	3001      	adds	r0, #1
 8003548:	d0ab      	beq.n	80034a2 <_printf_i+0x166>
 800354a:	6823      	ldr	r3, [r4, #0]
 800354c:	079b      	lsls	r3, r3, #30
 800354e:	d413      	bmi.n	8003578 <_printf_i+0x23c>
 8003550:	68e0      	ldr	r0, [r4, #12]
 8003552:	9b03      	ldr	r3, [sp, #12]
 8003554:	4298      	cmp	r0, r3
 8003556:	bfb8      	it	lt
 8003558:	4618      	movlt	r0, r3
 800355a:	e7a4      	b.n	80034a6 <_printf_i+0x16a>
 800355c:	2301      	movs	r3, #1
 800355e:	4632      	mov	r2, r6
 8003560:	4649      	mov	r1, r9
 8003562:	4640      	mov	r0, r8
 8003564:	47d0      	blx	sl
 8003566:	3001      	adds	r0, #1
 8003568:	d09b      	beq.n	80034a2 <_printf_i+0x166>
 800356a:	3501      	adds	r5, #1
 800356c:	68e3      	ldr	r3, [r4, #12]
 800356e:	9903      	ldr	r1, [sp, #12]
 8003570:	1a5b      	subs	r3, r3, r1
 8003572:	42ab      	cmp	r3, r5
 8003574:	dcf2      	bgt.n	800355c <_printf_i+0x220>
 8003576:	e7eb      	b.n	8003550 <_printf_i+0x214>
 8003578:	2500      	movs	r5, #0
 800357a:	f104 0619 	add.w	r6, r4, #25
 800357e:	e7f5      	b.n	800356c <_printf_i+0x230>
 8003580:	08006db6 	.word	0x08006db6
 8003584:	08006dc7 	.word	0x08006dc7

08003588 <sulp>:
 8003588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800358c:	460f      	mov	r7, r1
 800358e:	4690      	mov	r8, r2
 8003590:	f002 fc2a 	bl	8005de8 <__ulp>
 8003594:	4604      	mov	r4, r0
 8003596:	460d      	mov	r5, r1
 8003598:	f1b8 0f00 	cmp.w	r8, #0
 800359c:	d011      	beq.n	80035c2 <sulp+0x3a>
 800359e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80035a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	dd0b      	ble.n	80035c2 <sulp+0x3a>
 80035aa:	2400      	movs	r4, #0
 80035ac:	051b      	lsls	r3, r3, #20
 80035ae:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80035b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80035b6:	4622      	mov	r2, r4
 80035b8:	462b      	mov	r3, r5
 80035ba:	f7fc ff97 	bl	80004ec <__aeabi_dmul>
 80035be:	4604      	mov	r4, r0
 80035c0:	460d      	mov	r5, r1
 80035c2:	4620      	mov	r0, r4
 80035c4:	4629      	mov	r1, r5
 80035c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ca:	0000      	movs	r0, r0
 80035cc:	0000      	movs	r0, r0
	...

080035d0 <_strtod_l>:
 80035d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d4:	469b      	mov	fp, r3
 80035d6:	2300      	movs	r3, #0
 80035d8:	b09f      	sub	sp, #124	; 0x7c
 80035da:	931a      	str	r3, [sp, #104]	; 0x68
 80035dc:	4b9e      	ldr	r3, [pc, #632]	; (8003858 <_strtod_l+0x288>)
 80035de:	4682      	mov	sl, r0
 80035e0:	681f      	ldr	r7, [r3, #0]
 80035e2:	460e      	mov	r6, r1
 80035e4:	4638      	mov	r0, r7
 80035e6:	9215      	str	r2, [sp, #84]	; 0x54
 80035e8:	f7fc fdbc 	bl	8000164 <strlen>
 80035ec:	f04f 0800 	mov.w	r8, #0
 80035f0:	4604      	mov	r4, r0
 80035f2:	f04f 0900 	mov.w	r9, #0
 80035f6:	9619      	str	r6, [sp, #100]	; 0x64
 80035f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80035fa:	781a      	ldrb	r2, [r3, #0]
 80035fc:	2a2b      	cmp	r2, #43	; 0x2b
 80035fe:	d04c      	beq.n	800369a <_strtod_l+0xca>
 8003600:	d83a      	bhi.n	8003678 <_strtod_l+0xa8>
 8003602:	2a0d      	cmp	r2, #13
 8003604:	d833      	bhi.n	800366e <_strtod_l+0x9e>
 8003606:	2a08      	cmp	r2, #8
 8003608:	d833      	bhi.n	8003672 <_strtod_l+0xa2>
 800360a:	2a00      	cmp	r2, #0
 800360c:	d03d      	beq.n	800368a <_strtod_l+0xba>
 800360e:	2300      	movs	r3, #0
 8003610:	930a      	str	r3, [sp, #40]	; 0x28
 8003612:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8003614:	782b      	ldrb	r3, [r5, #0]
 8003616:	2b30      	cmp	r3, #48	; 0x30
 8003618:	f040 80aa 	bne.w	8003770 <_strtod_l+0x1a0>
 800361c:	786b      	ldrb	r3, [r5, #1]
 800361e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003622:	2b58      	cmp	r3, #88	; 0x58
 8003624:	d166      	bne.n	80036f4 <_strtod_l+0x124>
 8003626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003628:	4650      	mov	r0, sl
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	ab1a      	add	r3, sp, #104	; 0x68
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	4a8a      	ldr	r2, [pc, #552]	; (800385c <_strtod_l+0x28c>)
 8003632:	f8cd b008 	str.w	fp, [sp, #8]
 8003636:	ab1b      	add	r3, sp, #108	; 0x6c
 8003638:	a919      	add	r1, sp, #100	; 0x64
 800363a:	f001 fd2d 	bl	8005098 <__gethex>
 800363e:	f010 0607 	ands.w	r6, r0, #7
 8003642:	4604      	mov	r4, r0
 8003644:	d005      	beq.n	8003652 <_strtod_l+0x82>
 8003646:	2e06      	cmp	r6, #6
 8003648:	d129      	bne.n	800369e <_strtod_l+0xce>
 800364a:	2300      	movs	r3, #0
 800364c:	3501      	adds	r5, #1
 800364e:	9519      	str	r5, [sp, #100]	; 0x64
 8003650:	930a      	str	r3, [sp, #40]	; 0x28
 8003652:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003654:	2b00      	cmp	r3, #0
 8003656:	f040 858a 	bne.w	800416e <_strtod_l+0xb9e>
 800365a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800365c:	b1d3      	cbz	r3, 8003694 <_strtod_l+0xc4>
 800365e:	4642      	mov	r2, r8
 8003660:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003664:	4610      	mov	r0, r2
 8003666:	4619      	mov	r1, r3
 8003668:	b01f      	add	sp, #124	; 0x7c
 800366a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800366e:	2a20      	cmp	r2, #32
 8003670:	d1cd      	bne.n	800360e <_strtod_l+0x3e>
 8003672:	3301      	adds	r3, #1
 8003674:	9319      	str	r3, [sp, #100]	; 0x64
 8003676:	e7bf      	b.n	80035f8 <_strtod_l+0x28>
 8003678:	2a2d      	cmp	r2, #45	; 0x2d
 800367a:	d1c8      	bne.n	800360e <_strtod_l+0x3e>
 800367c:	2201      	movs	r2, #1
 800367e:	920a      	str	r2, [sp, #40]	; 0x28
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	9219      	str	r2, [sp, #100]	; 0x64
 8003684:	785b      	ldrb	r3, [r3, #1]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1c3      	bne.n	8003612 <_strtod_l+0x42>
 800368a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800368c:	9619      	str	r6, [sp, #100]	; 0x64
 800368e:	2b00      	cmp	r3, #0
 8003690:	f040 856b 	bne.w	800416a <_strtod_l+0xb9a>
 8003694:	4642      	mov	r2, r8
 8003696:	464b      	mov	r3, r9
 8003698:	e7e4      	b.n	8003664 <_strtod_l+0x94>
 800369a:	2200      	movs	r2, #0
 800369c:	e7ef      	b.n	800367e <_strtod_l+0xae>
 800369e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80036a0:	b13a      	cbz	r2, 80036b2 <_strtod_l+0xe2>
 80036a2:	2135      	movs	r1, #53	; 0x35
 80036a4:	a81c      	add	r0, sp, #112	; 0x70
 80036a6:	f002 fca3 	bl	8005ff0 <__copybits>
 80036aa:	4650      	mov	r0, sl
 80036ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80036ae:	f002 f86b 	bl	8005788 <_Bfree>
 80036b2:	3e01      	subs	r6, #1
 80036b4:	2e04      	cmp	r6, #4
 80036b6:	d806      	bhi.n	80036c6 <_strtod_l+0xf6>
 80036b8:	e8df f006 	tbb	[pc, r6]
 80036bc:	1714030a 	.word	0x1714030a
 80036c0:	0a          	.byte	0x0a
 80036c1:	00          	.byte	0x00
 80036c2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80036c6:	0721      	lsls	r1, r4, #28
 80036c8:	d5c3      	bpl.n	8003652 <_strtod_l+0x82>
 80036ca:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80036ce:	e7c0      	b.n	8003652 <_strtod_l+0x82>
 80036d0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80036d2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80036d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80036da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80036de:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80036e2:	e7f0      	b.n	80036c6 <_strtod_l+0xf6>
 80036e4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8003860 <_strtod_l+0x290>
 80036e8:	e7ed      	b.n	80036c6 <_strtod_l+0xf6>
 80036ea:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80036ee:	f04f 38ff 	mov.w	r8, #4294967295
 80036f2:	e7e8      	b.n	80036c6 <_strtod_l+0xf6>
 80036f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	9219      	str	r2, [sp, #100]	; 0x64
 80036fa:	785b      	ldrb	r3, [r3, #1]
 80036fc:	2b30      	cmp	r3, #48	; 0x30
 80036fe:	d0f9      	beq.n	80036f4 <_strtod_l+0x124>
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0a6      	beq.n	8003652 <_strtod_l+0x82>
 8003704:	2301      	movs	r3, #1
 8003706:	9307      	str	r3, [sp, #28]
 8003708:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800370a:	220a      	movs	r2, #10
 800370c:	9308      	str	r3, [sp, #32]
 800370e:	2300      	movs	r3, #0
 8003710:	469b      	mov	fp, r3
 8003712:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003716:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003718:	7805      	ldrb	r5, [r0, #0]
 800371a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800371e:	b2d9      	uxtb	r1, r3
 8003720:	2909      	cmp	r1, #9
 8003722:	d927      	bls.n	8003774 <_strtod_l+0x1a4>
 8003724:	4622      	mov	r2, r4
 8003726:	4639      	mov	r1, r7
 8003728:	f002 ff04 	bl	8006534 <strncmp>
 800372c:	2800      	cmp	r0, #0
 800372e:	d033      	beq.n	8003798 <_strtod_l+0x1c8>
 8003730:	2000      	movs	r0, #0
 8003732:	462a      	mov	r2, r5
 8003734:	465c      	mov	r4, fp
 8003736:	4603      	mov	r3, r0
 8003738:	9004      	str	r0, [sp, #16]
 800373a:	2a65      	cmp	r2, #101	; 0x65
 800373c:	d001      	beq.n	8003742 <_strtod_l+0x172>
 800373e:	2a45      	cmp	r2, #69	; 0x45
 8003740:	d114      	bne.n	800376c <_strtod_l+0x19c>
 8003742:	b91c      	cbnz	r4, 800374c <_strtod_l+0x17c>
 8003744:	9a07      	ldr	r2, [sp, #28]
 8003746:	4302      	orrs	r2, r0
 8003748:	d09f      	beq.n	800368a <_strtod_l+0xba>
 800374a:	2400      	movs	r4, #0
 800374c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800374e:	1c72      	adds	r2, r6, #1
 8003750:	9219      	str	r2, [sp, #100]	; 0x64
 8003752:	7872      	ldrb	r2, [r6, #1]
 8003754:	2a2b      	cmp	r2, #43	; 0x2b
 8003756:	d079      	beq.n	800384c <_strtod_l+0x27c>
 8003758:	2a2d      	cmp	r2, #45	; 0x2d
 800375a:	f000 8083 	beq.w	8003864 <_strtod_l+0x294>
 800375e:	2700      	movs	r7, #0
 8003760:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8003764:	2909      	cmp	r1, #9
 8003766:	f240 8083 	bls.w	8003870 <_strtod_l+0x2a0>
 800376a:	9619      	str	r6, [sp, #100]	; 0x64
 800376c:	2500      	movs	r5, #0
 800376e:	e09f      	b.n	80038b0 <_strtod_l+0x2e0>
 8003770:	2300      	movs	r3, #0
 8003772:	e7c8      	b.n	8003706 <_strtod_l+0x136>
 8003774:	f1bb 0f08 	cmp.w	fp, #8
 8003778:	bfd5      	itete	le
 800377a:	9906      	ldrle	r1, [sp, #24]
 800377c:	9905      	ldrgt	r1, [sp, #20]
 800377e:	fb02 3301 	mlale	r3, r2, r1, r3
 8003782:	fb02 3301 	mlagt	r3, r2, r1, r3
 8003786:	f100 0001 	add.w	r0, r0, #1
 800378a:	bfd4      	ite	le
 800378c:	9306      	strle	r3, [sp, #24]
 800378e:	9305      	strgt	r3, [sp, #20]
 8003790:	f10b 0b01 	add.w	fp, fp, #1
 8003794:	9019      	str	r0, [sp, #100]	; 0x64
 8003796:	e7be      	b.n	8003716 <_strtod_l+0x146>
 8003798:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800379a:	191a      	adds	r2, r3, r4
 800379c:	9219      	str	r2, [sp, #100]	; 0x64
 800379e:	5d1a      	ldrb	r2, [r3, r4]
 80037a0:	f1bb 0f00 	cmp.w	fp, #0
 80037a4:	d036      	beq.n	8003814 <_strtod_l+0x244>
 80037a6:	465c      	mov	r4, fp
 80037a8:	9004      	str	r0, [sp, #16]
 80037aa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80037ae:	2b09      	cmp	r3, #9
 80037b0:	d912      	bls.n	80037d8 <_strtod_l+0x208>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e7c1      	b.n	800373a <_strtod_l+0x16a>
 80037b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80037b8:	3001      	adds	r0, #1
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	9219      	str	r2, [sp, #100]	; 0x64
 80037be:	785a      	ldrb	r2, [r3, #1]
 80037c0:	2a30      	cmp	r2, #48	; 0x30
 80037c2:	d0f8      	beq.n	80037b6 <_strtod_l+0x1e6>
 80037c4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	f200 84d5 	bhi.w	8004178 <_strtod_l+0xba8>
 80037ce:	9004      	str	r0, [sp, #16]
 80037d0:	2000      	movs	r0, #0
 80037d2:	4604      	mov	r4, r0
 80037d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80037d6:	9308      	str	r3, [sp, #32]
 80037d8:	3a30      	subs	r2, #48	; 0x30
 80037da:	f100 0301 	add.w	r3, r0, #1
 80037de:	d013      	beq.n	8003808 <_strtod_l+0x238>
 80037e0:	9904      	ldr	r1, [sp, #16]
 80037e2:	1905      	adds	r5, r0, r4
 80037e4:	4419      	add	r1, r3
 80037e6:	9104      	str	r1, [sp, #16]
 80037e8:	4623      	mov	r3, r4
 80037ea:	210a      	movs	r1, #10
 80037ec:	42ab      	cmp	r3, r5
 80037ee:	d113      	bne.n	8003818 <_strtod_l+0x248>
 80037f0:	1823      	adds	r3, r4, r0
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	f104 0401 	add.w	r4, r4, #1
 80037f8:	4404      	add	r4, r0
 80037fa:	dc1b      	bgt.n	8003834 <_strtod_l+0x264>
 80037fc:	230a      	movs	r3, #10
 80037fe:	9906      	ldr	r1, [sp, #24]
 8003800:	fb03 2301 	mla	r3, r3, r1, r2
 8003804:	9306      	str	r3, [sp, #24]
 8003806:	2300      	movs	r3, #0
 8003808:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800380a:	4618      	mov	r0, r3
 800380c:	1c51      	adds	r1, r2, #1
 800380e:	9119      	str	r1, [sp, #100]	; 0x64
 8003810:	7852      	ldrb	r2, [r2, #1]
 8003812:	e7ca      	b.n	80037aa <_strtod_l+0x1da>
 8003814:	4658      	mov	r0, fp
 8003816:	e7d3      	b.n	80037c0 <_strtod_l+0x1f0>
 8003818:	2b08      	cmp	r3, #8
 800381a:	dc04      	bgt.n	8003826 <_strtod_l+0x256>
 800381c:	9f06      	ldr	r7, [sp, #24]
 800381e:	434f      	muls	r7, r1
 8003820:	9706      	str	r7, [sp, #24]
 8003822:	3301      	adds	r3, #1
 8003824:	e7e2      	b.n	80037ec <_strtod_l+0x21c>
 8003826:	1c5f      	adds	r7, r3, #1
 8003828:	2f10      	cmp	r7, #16
 800382a:	bfde      	ittt	le
 800382c:	9f05      	ldrle	r7, [sp, #20]
 800382e:	434f      	mulle	r7, r1
 8003830:	9705      	strle	r7, [sp, #20]
 8003832:	e7f6      	b.n	8003822 <_strtod_l+0x252>
 8003834:	2c10      	cmp	r4, #16
 8003836:	bfdf      	itttt	le
 8003838:	230a      	movle	r3, #10
 800383a:	9905      	ldrle	r1, [sp, #20]
 800383c:	fb03 2301 	mlale	r3, r3, r1, r2
 8003840:	9305      	strle	r3, [sp, #20]
 8003842:	e7e0      	b.n	8003806 <_strtod_l+0x236>
 8003844:	2300      	movs	r3, #0
 8003846:	9304      	str	r3, [sp, #16]
 8003848:	2301      	movs	r3, #1
 800384a:	e77b      	b.n	8003744 <_strtod_l+0x174>
 800384c:	2700      	movs	r7, #0
 800384e:	1cb2      	adds	r2, r6, #2
 8003850:	9219      	str	r2, [sp, #100]	; 0x64
 8003852:	78b2      	ldrb	r2, [r6, #2]
 8003854:	e784      	b.n	8003760 <_strtod_l+0x190>
 8003856:	bf00      	nop
 8003858:	08006fb8 	.word	0x08006fb8
 800385c:	08006dd8 	.word	0x08006dd8
 8003860:	7ff00000 	.word	0x7ff00000
 8003864:	2701      	movs	r7, #1
 8003866:	e7f2      	b.n	800384e <_strtod_l+0x27e>
 8003868:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800386a:	1c51      	adds	r1, r2, #1
 800386c:	9119      	str	r1, [sp, #100]	; 0x64
 800386e:	7852      	ldrb	r2, [r2, #1]
 8003870:	2a30      	cmp	r2, #48	; 0x30
 8003872:	d0f9      	beq.n	8003868 <_strtod_l+0x298>
 8003874:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8003878:	2908      	cmp	r1, #8
 800387a:	f63f af77 	bhi.w	800376c <_strtod_l+0x19c>
 800387e:	f04f 0e0a 	mov.w	lr, #10
 8003882:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8003886:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003888:	9209      	str	r2, [sp, #36]	; 0x24
 800388a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800388c:	1c51      	adds	r1, r2, #1
 800388e:	9119      	str	r1, [sp, #100]	; 0x64
 8003890:	7852      	ldrb	r2, [r2, #1]
 8003892:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8003896:	2d09      	cmp	r5, #9
 8003898:	d935      	bls.n	8003906 <_strtod_l+0x336>
 800389a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800389c:	1b49      	subs	r1, r1, r5
 800389e:	2908      	cmp	r1, #8
 80038a0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80038a4:	dc02      	bgt.n	80038ac <_strtod_l+0x2dc>
 80038a6:	4565      	cmp	r5, ip
 80038a8:	bfa8      	it	ge
 80038aa:	4665      	movge	r5, ip
 80038ac:	b107      	cbz	r7, 80038b0 <_strtod_l+0x2e0>
 80038ae:	426d      	negs	r5, r5
 80038b0:	2c00      	cmp	r4, #0
 80038b2:	d14c      	bne.n	800394e <_strtod_l+0x37e>
 80038b4:	9907      	ldr	r1, [sp, #28]
 80038b6:	4301      	orrs	r1, r0
 80038b8:	f47f aecb 	bne.w	8003652 <_strtod_l+0x82>
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f47f aee4 	bne.w	800368a <_strtod_l+0xba>
 80038c2:	2a69      	cmp	r2, #105	; 0x69
 80038c4:	d026      	beq.n	8003914 <_strtod_l+0x344>
 80038c6:	dc23      	bgt.n	8003910 <_strtod_l+0x340>
 80038c8:	2a49      	cmp	r2, #73	; 0x49
 80038ca:	d023      	beq.n	8003914 <_strtod_l+0x344>
 80038cc:	2a4e      	cmp	r2, #78	; 0x4e
 80038ce:	f47f aedc 	bne.w	800368a <_strtod_l+0xba>
 80038d2:	499d      	ldr	r1, [pc, #628]	; (8003b48 <_strtod_l+0x578>)
 80038d4:	a819      	add	r0, sp, #100	; 0x64
 80038d6:	f001 fe2d 	bl	8005534 <__match>
 80038da:	2800      	cmp	r0, #0
 80038dc:	f43f aed5 	beq.w	800368a <_strtod_l+0xba>
 80038e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2b28      	cmp	r3, #40	; 0x28
 80038e6:	d12c      	bne.n	8003942 <_strtod_l+0x372>
 80038e8:	4998      	ldr	r1, [pc, #608]	; (8003b4c <_strtod_l+0x57c>)
 80038ea:	aa1c      	add	r2, sp, #112	; 0x70
 80038ec:	a819      	add	r0, sp, #100	; 0x64
 80038ee:	f001 fe35 	bl	800555c <__hexnan>
 80038f2:	2805      	cmp	r0, #5
 80038f4:	d125      	bne.n	8003942 <_strtod_l+0x372>
 80038f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80038f8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80038fc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003900:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003904:	e6a5      	b.n	8003652 <_strtod_l+0x82>
 8003906:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800390a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800390e:	e7bc      	b.n	800388a <_strtod_l+0x2ba>
 8003910:	2a6e      	cmp	r2, #110	; 0x6e
 8003912:	e7dc      	b.n	80038ce <_strtod_l+0x2fe>
 8003914:	498e      	ldr	r1, [pc, #568]	; (8003b50 <_strtod_l+0x580>)
 8003916:	a819      	add	r0, sp, #100	; 0x64
 8003918:	f001 fe0c 	bl	8005534 <__match>
 800391c:	2800      	cmp	r0, #0
 800391e:	f43f aeb4 	beq.w	800368a <_strtod_l+0xba>
 8003922:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003924:	498b      	ldr	r1, [pc, #556]	; (8003b54 <_strtod_l+0x584>)
 8003926:	3b01      	subs	r3, #1
 8003928:	a819      	add	r0, sp, #100	; 0x64
 800392a:	9319      	str	r3, [sp, #100]	; 0x64
 800392c:	f001 fe02 	bl	8005534 <__match>
 8003930:	b910      	cbnz	r0, 8003938 <_strtod_l+0x368>
 8003932:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003934:	3301      	adds	r3, #1
 8003936:	9319      	str	r3, [sp, #100]	; 0x64
 8003938:	f04f 0800 	mov.w	r8, #0
 800393c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8003b58 <_strtod_l+0x588>
 8003940:	e687      	b.n	8003652 <_strtod_l+0x82>
 8003942:	4886      	ldr	r0, [pc, #536]	; (8003b5c <_strtod_l+0x58c>)
 8003944:	f002 fde0 	bl	8006508 <nan>
 8003948:	4680      	mov	r8, r0
 800394a:	4689      	mov	r9, r1
 800394c:	e681      	b.n	8003652 <_strtod_l+0x82>
 800394e:	9b04      	ldr	r3, [sp, #16]
 8003950:	f1bb 0f00 	cmp.w	fp, #0
 8003954:	bf08      	it	eq
 8003956:	46a3      	moveq	fp, r4
 8003958:	1aeb      	subs	r3, r5, r3
 800395a:	2c10      	cmp	r4, #16
 800395c:	9806      	ldr	r0, [sp, #24]
 800395e:	4626      	mov	r6, r4
 8003960:	9307      	str	r3, [sp, #28]
 8003962:	bfa8      	it	ge
 8003964:	2610      	movge	r6, #16
 8003966:	f7fc fd47 	bl	80003f8 <__aeabi_ui2d>
 800396a:	2c09      	cmp	r4, #9
 800396c:	4680      	mov	r8, r0
 800396e:	4689      	mov	r9, r1
 8003970:	dd13      	ble.n	800399a <_strtod_l+0x3ca>
 8003972:	4b7b      	ldr	r3, [pc, #492]	; (8003b60 <_strtod_l+0x590>)
 8003974:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003978:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800397c:	f7fc fdb6 	bl	80004ec <__aeabi_dmul>
 8003980:	4680      	mov	r8, r0
 8003982:	9805      	ldr	r0, [sp, #20]
 8003984:	4689      	mov	r9, r1
 8003986:	f7fc fd37 	bl	80003f8 <__aeabi_ui2d>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4640      	mov	r0, r8
 8003990:	4649      	mov	r1, r9
 8003992:	f7fc fbf5 	bl	8000180 <__adddf3>
 8003996:	4680      	mov	r8, r0
 8003998:	4689      	mov	r9, r1
 800399a:	2c0f      	cmp	r4, #15
 800399c:	dc36      	bgt.n	8003a0c <_strtod_l+0x43c>
 800399e:	9b07      	ldr	r3, [sp, #28]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f43f ae56 	beq.w	8003652 <_strtod_l+0x82>
 80039a6:	dd22      	ble.n	80039ee <_strtod_l+0x41e>
 80039a8:	2b16      	cmp	r3, #22
 80039aa:	dc09      	bgt.n	80039c0 <_strtod_l+0x3f0>
 80039ac:	496c      	ldr	r1, [pc, #432]	; (8003b60 <_strtod_l+0x590>)
 80039ae:	4642      	mov	r2, r8
 80039b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80039b4:	464b      	mov	r3, r9
 80039b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039ba:	f7fc fd97 	bl	80004ec <__aeabi_dmul>
 80039be:	e7c3      	b.n	8003948 <_strtod_l+0x378>
 80039c0:	9a07      	ldr	r2, [sp, #28]
 80039c2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80039c6:	4293      	cmp	r3, r2
 80039c8:	db20      	blt.n	8003a0c <_strtod_l+0x43c>
 80039ca:	4d65      	ldr	r5, [pc, #404]	; (8003b60 <_strtod_l+0x590>)
 80039cc:	f1c4 040f 	rsb	r4, r4, #15
 80039d0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80039d4:	4642      	mov	r2, r8
 80039d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039da:	464b      	mov	r3, r9
 80039dc:	f7fc fd86 	bl	80004ec <__aeabi_dmul>
 80039e0:	9b07      	ldr	r3, [sp, #28]
 80039e2:	1b1c      	subs	r4, r3, r4
 80039e4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80039e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80039ec:	e7e5      	b.n	80039ba <_strtod_l+0x3ea>
 80039ee:	9b07      	ldr	r3, [sp, #28]
 80039f0:	3316      	adds	r3, #22
 80039f2:	db0b      	blt.n	8003a0c <_strtod_l+0x43c>
 80039f4:	9b04      	ldr	r3, [sp, #16]
 80039f6:	4640      	mov	r0, r8
 80039f8:	1b5d      	subs	r5, r3, r5
 80039fa:	4b59      	ldr	r3, [pc, #356]	; (8003b60 <_strtod_l+0x590>)
 80039fc:	4649      	mov	r1, r9
 80039fe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003a02:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003a06:	f7fc fe9b 	bl	8000740 <__aeabi_ddiv>
 8003a0a:	e79d      	b.n	8003948 <_strtod_l+0x378>
 8003a0c:	9b07      	ldr	r3, [sp, #28]
 8003a0e:	1ba6      	subs	r6, r4, r6
 8003a10:	441e      	add	r6, r3
 8003a12:	2e00      	cmp	r6, #0
 8003a14:	dd74      	ble.n	8003b00 <_strtod_l+0x530>
 8003a16:	f016 030f 	ands.w	r3, r6, #15
 8003a1a:	d00a      	beq.n	8003a32 <_strtod_l+0x462>
 8003a1c:	4950      	ldr	r1, [pc, #320]	; (8003b60 <_strtod_l+0x590>)
 8003a1e:	4642      	mov	r2, r8
 8003a20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003a24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a28:	464b      	mov	r3, r9
 8003a2a:	f7fc fd5f 	bl	80004ec <__aeabi_dmul>
 8003a2e:	4680      	mov	r8, r0
 8003a30:	4689      	mov	r9, r1
 8003a32:	f036 060f 	bics.w	r6, r6, #15
 8003a36:	d052      	beq.n	8003ade <_strtod_l+0x50e>
 8003a38:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003a3c:	dd27      	ble.n	8003a8e <_strtod_l+0x4be>
 8003a3e:	f04f 0b00 	mov.w	fp, #0
 8003a42:	f8cd b010 	str.w	fp, [sp, #16]
 8003a46:	f8cd b020 	str.w	fp, [sp, #32]
 8003a4a:	f8cd b018 	str.w	fp, [sp, #24]
 8003a4e:	2322      	movs	r3, #34	; 0x22
 8003a50:	f04f 0800 	mov.w	r8, #0
 8003a54:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8003b58 <_strtod_l+0x588>
 8003a58:	f8ca 3000 	str.w	r3, [sl]
 8003a5c:	9b08      	ldr	r3, [sp, #32]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f43f adf7 	beq.w	8003652 <_strtod_l+0x82>
 8003a64:	4650      	mov	r0, sl
 8003a66:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003a68:	f001 fe8e 	bl	8005788 <_Bfree>
 8003a6c:	4650      	mov	r0, sl
 8003a6e:	9906      	ldr	r1, [sp, #24]
 8003a70:	f001 fe8a 	bl	8005788 <_Bfree>
 8003a74:	4650      	mov	r0, sl
 8003a76:	9904      	ldr	r1, [sp, #16]
 8003a78:	f001 fe86 	bl	8005788 <_Bfree>
 8003a7c:	4650      	mov	r0, sl
 8003a7e:	9908      	ldr	r1, [sp, #32]
 8003a80:	f001 fe82 	bl	8005788 <_Bfree>
 8003a84:	4659      	mov	r1, fp
 8003a86:	4650      	mov	r0, sl
 8003a88:	f001 fe7e 	bl	8005788 <_Bfree>
 8003a8c:	e5e1      	b.n	8003652 <_strtod_l+0x82>
 8003a8e:	4b35      	ldr	r3, [pc, #212]	; (8003b64 <_strtod_l+0x594>)
 8003a90:	4640      	mov	r0, r8
 8003a92:	9305      	str	r3, [sp, #20]
 8003a94:	2300      	movs	r3, #0
 8003a96:	4649      	mov	r1, r9
 8003a98:	461f      	mov	r7, r3
 8003a9a:	1136      	asrs	r6, r6, #4
 8003a9c:	2e01      	cmp	r6, #1
 8003a9e:	dc21      	bgt.n	8003ae4 <_strtod_l+0x514>
 8003aa0:	b10b      	cbz	r3, 8003aa6 <_strtod_l+0x4d6>
 8003aa2:	4680      	mov	r8, r0
 8003aa4:	4689      	mov	r9, r1
 8003aa6:	4b2f      	ldr	r3, [pc, #188]	; (8003b64 <_strtod_l+0x594>)
 8003aa8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003aac:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003ab0:	4642      	mov	r2, r8
 8003ab2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ab6:	464b      	mov	r3, r9
 8003ab8:	f7fc fd18 	bl	80004ec <__aeabi_dmul>
 8003abc:	4b26      	ldr	r3, [pc, #152]	; (8003b58 <_strtod_l+0x588>)
 8003abe:	460a      	mov	r2, r1
 8003ac0:	400b      	ands	r3, r1
 8003ac2:	4929      	ldr	r1, [pc, #164]	; (8003b68 <_strtod_l+0x598>)
 8003ac4:	4680      	mov	r8, r0
 8003ac6:	428b      	cmp	r3, r1
 8003ac8:	d8b9      	bhi.n	8003a3e <_strtod_l+0x46e>
 8003aca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003ace:	428b      	cmp	r3, r1
 8003ad0:	bf86      	itte	hi
 8003ad2:	f04f 38ff 	movhi.w	r8, #4294967295
 8003ad6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8003b6c <_strtod_l+0x59c>
 8003ada:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003ade:	2300      	movs	r3, #0
 8003ae0:	9305      	str	r3, [sp, #20]
 8003ae2:	e07f      	b.n	8003be4 <_strtod_l+0x614>
 8003ae4:	07f2      	lsls	r2, r6, #31
 8003ae6:	d505      	bpl.n	8003af4 <_strtod_l+0x524>
 8003ae8:	9b05      	ldr	r3, [sp, #20]
 8003aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aee:	f7fc fcfd 	bl	80004ec <__aeabi_dmul>
 8003af2:	2301      	movs	r3, #1
 8003af4:	9a05      	ldr	r2, [sp, #20]
 8003af6:	3701      	adds	r7, #1
 8003af8:	3208      	adds	r2, #8
 8003afa:	1076      	asrs	r6, r6, #1
 8003afc:	9205      	str	r2, [sp, #20]
 8003afe:	e7cd      	b.n	8003a9c <_strtod_l+0x4cc>
 8003b00:	d0ed      	beq.n	8003ade <_strtod_l+0x50e>
 8003b02:	4276      	negs	r6, r6
 8003b04:	f016 020f 	ands.w	r2, r6, #15
 8003b08:	d00a      	beq.n	8003b20 <_strtod_l+0x550>
 8003b0a:	4b15      	ldr	r3, [pc, #84]	; (8003b60 <_strtod_l+0x590>)
 8003b0c:	4640      	mov	r0, r8
 8003b0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b12:	4649      	mov	r1, r9
 8003b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b18:	f7fc fe12 	bl	8000740 <__aeabi_ddiv>
 8003b1c:	4680      	mov	r8, r0
 8003b1e:	4689      	mov	r9, r1
 8003b20:	1136      	asrs	r6, r6, #4
 8003b22:	d0dc      	beq.n	8003ade <_strtod_l+0x50e>
 8003b24:	2e1f      	cmp	r6, #31
 8003b26:	dd23      	ble.n	8003b70 <_strtod_l+0x5a0>
 8003b28:	f04f 0b00 	mov.w	fp, #0
 8003b2c:	f8cd b010 	str.w	fp, [sp, #16]
 8003b30:	f8cd b020 	str.w	fp, [sp, #32]
 8003b34:	f8cd b018 	str.w	fp, [sp, #24]
 8003b38:	2322      	movs	r3, #34	; 0x22
 8003b3a:	f04f 0800 	mov.w	r8, #0
 8003b3e:	f04f 0900 	mov.w	r9, #0
 8003b42:	f8ca 3000 	str.w	r3, [sl]
 8003b46:	e789      	b.n	8003a5c <_strtod_l+0x48c>
 8003b48:	08006db1 	.word	0x08006db1
 8003b4c:	08006dec 	.word	0x08006dec
 8003b50:	08006da9 	.word	0x08006da9
 8003b54:	08006edb 	.word	0x08006edb
 8003b58:	7ff00000 	.word	0x7ff00000
 8003b5c:	08006ed7 	.word	0x08006ed7
 8003b60:	08007050 	.word	0x08007050
 8003b64:	08007028 	.word	0x08007028
 8003b68:	7ca00000 	.word	0x7ca00000
 8003b6c:	7fefffff 	.word	0x7fefffff
 8003b70:	f016 0310 	ands.w	r3, r6, #16
 8003b74:	bf18      	it	ne
 8003b76:	236a      	movne	r3, #106	; 0x6a
 8003b78:	4640      	mov	r0, r8
 8003b7a:	9305      	str	r3, [sp, #20]
 8003b7c:	4649      	mov	r1, r9
 8003b7e:	2300      	movs	r3, #0
 8003b80:	4fb0      	ldr	r7, [pc, #704]	; (8003e44 <_strtod_l+0x874>)
 8003b82:	07f2      	lsls	r2, r6, #31
 8003b84:	d504      	bpl.n	8003b90 <_strtod_l+0x5c0>
 8003b86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b8a:	f7fc fcaf 	bl	80004ec <__aeabi_dmul>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	1076      	asrs	r6, r6, #1
 8003b92:	f107 0708 	add.w	r7, r7, #8
 8003b96:	d1f4      	bne.n	8003b82 <_strtod_l+0x5b2>
 8003b98:	b10b      	cbz	r3, 8003b9e <_strtod_l+0x5ce>
 8003b9a:	4680      	mov	r8, r0
 8003b9c:	4689      	mov	r9, r1
 8003b9e:	9b05      	ldr	r3, [sp, #20]
 8003ba0:	b1c3      	cbz	r3, 8003bd4 <_strtod_l+0x604>
 8003ba2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8003ba6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	4649      	mov	r1, r9
 8003bae:	dd11      	ble.n	8003bd4 <_strtod_l+0x604>
 8003bb0:	2b1f      	cmp	r3, #31
 8003bb2:	f340 8127 	ble.w	8003e04 <_strtod_l+0x834>
 8003bb6:	2b34      	cmp	r3, #52	; 0x34
 8003bb8:	bfd8      	it	le
 8003bba:	f04f 33ff 	movle.w	r3, #4294967295
 8003bbe:	f04f 0800 	mov.w	r8, #0
 8003bc2:	bfcf      	iteee	gt
 8003bc4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8003bc8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8003bcc:	fa03 f202 	lslle.w	r2, r3, r2
 8003bd0:	ea02 0901 	andle.w	r9, r2, r1
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	4640      	mov	r0, r8
 8003bda:	4649      	mov	r1, r9
 8003bdc:	f7fc feee 	bl	80009bc <__aeabi_dcmpeq>
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d1a1      	bne.n	8003b28 <_strtod_l+0x558>
 8003be4:	9b06      	ldr	r3, [sp, #24]
 8003be6:	465a      	mov	r2, fp
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	4650      	mov	r0, sl
 8003bec:	4623      	mov	r3, r4
 8003bee:	9908      	ldr	r1, [sp, #32]
 8003bf0:	f001 fe32 	bl	8005858 <__s2b>
 8003bf4:	9008      	str	r0, [sp, #32]
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	f43f af21 	beq.w	8003a3e <_strtod_l+0x46e>
 8003bfc:	9b04      	ldr	r3, [sp, #16]
 8003bfe:	f04f 0b00 	mov.w	fp, #0
 8003c02:	1b5d      	subs	r5, r3, r5
 8003c04:	9b07      	ldr	r3, [sp, #28]
 8003c06:	f8cd b010 	str.w	fp, [sp, #16]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	bfb4      	ite	lt
 8003c0e:	462b      	movlt	r3, r5
 8003c10:	2300      	movge	r3, #0
 8003c12:	930e      	str	r3, [sp, #56]	; 0x38
 8003c14:	9b07      	ldr	r3, [sp, #28]
 8003c16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003c1a:	9314      	str	r3, [sp, #80]	; 0x50
 8003c1c:	9b08      	ldr	r3, [sp, #32]
 8003c1e:	4650      	mov	r0, sl
 8003c20:	6859      	ldr	r1, [r3, #4]
 8003c22:	f001 fd71 	bl	8005708 <_Balloc>
 8003c26:	9006      	str	r0, [sp, #24]
 8003c28:	2800      	cmp	r0, #0
 8003c2a:	f43f af10 	beq.w	8003a4e <_strtod_l+0x47e>
 8003c2e:	9b08      	ldr	r3, [sp, #32]
 8003c30:	300c      	adds	r0, #12
 8003c32:	691a      	ldr	r2, [r3, #16]
 8003c34:	f103 010c 	add.w	r1, r3, #12
 8003c38:	3202      	adds	r2, #2
 8003c3a:	0092      	lsls	r2, r2, #2
 8003c3c:	f001 fd56 	bl	80056ec <memcpy>
 8003c40:	ab1c      	add	r3, sp, #112	; 0x70
 8003c42:	9301      	str	r3, [sp, #4]
 8003c44:	ab1b      	add	r3, sp, #108	; 0x6c
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	4642      	mov	r2, r8
 8003c4a:	464b      	mov	r3, r9
 8003c4c:	4650      	mov	r0, sl
 8003c4e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003c52:	f002 f943 	bl	8005edc <__d2b>
 8003c56:	901a      	str	r0, [sp, #104]	; 0x68
 8003c58:	2800      	cmp	r0, #0
 8003c5a:	f43f aef8 	beq.w	8003a4e <_strtod_l+0x47e>
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4650      	mov	r0, sl
 8003c62:	f001 fe91 	bl	8005988 <__i2b>
 8003c66:	4603      	mov	r3, r0
 8003c68:	9004      	str	r0, [sp, #16]
 8003c6a:	2800      	cmp	r0, #0
 8003c6c:	f43f aeef 	beq.w	8003a4e <_strtod_l+0x47e>
 8003c70:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003c72:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003c74:	2d00      	cmp	r5, #0
 8003c76:	bfab      	itete	ge
 8003c78:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8003c7a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8003c7c:	18ee      	addge	r6, r5, r3
 8003c7e:	1b5c      	sublt	r4, r3, r5
 8003c80:	9b05      	ldr	r3, [sp, #20]
 8003c82:	bfa8      	it	ge
 8003c84:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8003c86:	eba5 0503 	sub.w	r5, r5, r3
 8003c8a:	4415      	add	r5, r2
 8003c8c:	4b6e      	ldr	r3, [pc, #440]	; (8003e48 <_strtod_l+0x878>)
 8003c8e:	f105 35ff 	add.w	r5, r5, #4294967295
 8003c92:	bfb8      	it	lt
 8003c94:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8003c96:	429d      	cmp	r5, r3
 8003c98:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8003c9c:	f280 80c4 	bge.w	8003e28 <_strtod_l+0x858>
 8003ca0:	1b5b      	subs	r3, r3, r5
 8003ca2:	2b1f      	cmp	r3, #31
 8003ca4:	f04f 0701 	mov.w	r7, #1
 8003ca8:	eba2 0203 	sub.w	r2, r2, r3
 8003cac:	f300 80b1 	bgt.w	8003e12 <_strtod_l+0x842>
 8003cb0:	2500      	movs	r5, #0
 8003cb2:	fa07 f303 	lsl.w	r3, r7, r3
 8003cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8003cb8:	18b7      	adds	r7, r6, r2
 8003cba:	9b05      	ldr	r3, [sp, #20]
 8003cbc:	42be      	cmp	r6, r7
 8003cbe:	4414      	add	r4, r2
 8003cc0:	441c      	add	r4, r3
 8003cc2:	4633      	mov	r3, r6
 8003cc4:	bfa8      	it	ge
 8003cc6:	463b      	movge	r3, r7
 8003cc8:	42a3      	cmp	r3, r4
 8003cca:	bfa8      	it	ge
 8003ccc:	4623      	movge	r3, r4
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	bfc2      	ittt	gt
 8003cd2:	1aff      	subgt	r7, r7, r3
 8003cd4:	1ae4      	subgt	r4, r4, r3
 8003cd6:	1af6      	subgt	r6, r6, r3
 8003cd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	dd17      	ble.n	8003d0e <_strtod_l+0x73e>
 8003cde:	461a      	mov	r2, r3
 8003ce0:	4650      	mov	r0, sl
 8003ce2:	9904      	ldr	r1, [sp, #16]
 8003ce4:	f001 ff0e 	bl	8005b04 <__pow5mult>
 8003ce8:	9004      	str	r0, [sp, #16]
 8003cea:	2800      	cmp	r0, #0
 8003cec:	f43f aeaf 	beq.w	8003a4e <_strtod_l+0x47e>
 8003cf0:	4601      	mov	r1, r0
 8003cf2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003cf4:	4650      	mov	r0, sl
 8003cf6:	f001 fe5d 	bl	80059b4 <__multiply>
 8003cfa:	9009      	str	r0, [sp, #36]	; 0x24
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	f43f aea6 	beq.w	8003a4e <_strtod_l+0x47e>
 8003d02:	4650      	mov	r0, sl
 8003d04:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003d06:	f001 fd3f 	bl	8005788 <_Bfree>
 8003d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d0c:	931a      	str	r3, [sp, #104]	; 0x68
 8003d0e:	2f00      	cmp	r7, #0
 8003d10:	f300 808e 	bgt.w	8003e30 <_strtod_l+0x860>
 8003d14:	9b07      	ldr	r3, [sp, #28]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	dd08      	ble.n	8003d2c <_strtod_l+0x75c>
 8003d1a:	4650      	mov	r0, sl
 8003d1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003d1e:	9906      	ldr	r1, [sp, #24]
 8003d20:	f001 fef0 	bl	8005b04 <__pow5mult>
 8003d24:	9006      	str	r0, [sp, #24]
 8003d26:	2800      	cmp	r0, #0
 8003d28:	f43f ae91 	beq.w	8003a4e <_strtod_l+0x47e>
 8003d2c:	2c00      	cmp	r4, #0
 8003d2e:	dd08      	ble.n	8003d42 <_strtod_l+0x772>
 8003d30:	4622      	mov	r2, r4
 8003d32:	4650      	mov	r0, sl
 8003d34:	9906      	ldr	r1, [sp, #24]
 8003d36:	f001 ff3f 	bl	8005bb8 <__lshift>
 8003d3a:	9006      	str	r0, [sp, #24]
 8003d3c:	2800      	cmp	r0, #0
 8003d3e:	f43f ae86 	beq.w	8003a4e <_strtod_l+0x47e>
 8003d42:	2e00      	cmp	r6, #0
 8003d44:	dd08      	ble.n	8003d58 <_strtod_l+0x788>
 8003d46:	4632      	mov	r2, r6
 8003d48:	4650      	mov	r0, sl
 8003d4a:	9904      	ldr	r1, [sp, #16]
 8003d4c:	f001 ff34 	bl	8005bb8 <__lshift>
 8003d50:	9004      	str	r0, [sp, #16]
 8003d52:	2800      	cmp	r0, #0
 8003d54:	f43f ae7b 	beq.w	8003a4e <_strtod_l+0x47e>
 8003d58:	4650      	mov	r0, sl
 8003d5a:	9a06      	ldr	r2, [sp, #24]
 8003d5c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003d5e:	f001 ffb7 	bl	8005cd0 <__mdiff>
 8003d62:	4683      	mov	fp, r0
 8003d64:	2800      	cmp	r0, #0
 8003d66:	f43f ae72 	beq.w	8003a4e <_strtod_l+0x47e>
 8003d6a:	2400      	movs	r4, #0
 8003d6c:	68c3      	ldr	r3, [r0, #12]
 8003d6e:	9904      	ldr	r1, [sp, #16]
 8003d70:	60c4      	str	r4, [r0, #12]
 8003d72:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d74:	f001 ff90 	bl	8005c98 <__mcmp>
 8003d78:	42a0      	cmp	r0, r4
 8003d7a:	da6b      	bge.n	8003e54 <_strtod_l+0x884>
 8003d7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d7e:	ea53 0308 	orrs.w	r3, r3, r8
 8003d82:	f040 8091 	bne.w	8003ea8 <_strtod_l+0x8d8>
 8003d86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f040 808c 	bne.w	8003ea8 <_strtod_l+0x8d8>
 8003d90:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d94:	0d1b      	lsrs	r3, r3, #20
 8003d96:	051b      	lsls	r3, r3, #20
 8003d98:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8003d9c:	f240 8084 	bls.w	8003ea8 <_strtod_l+0x8d8>
 8003da0:	f8db 3014 	ldr.w	r3, [fp, #20]
 8003da4:	b91b      	cbnz	r3, 8003dae <_strtod_l+0x7de>
 8003da6:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	dd7c      	ble.n	8003ea8 <_strtod_l+0x8d8>
 8003dae:	4659      	mov	r1, fp
 8003db0:	2201      	movs	r2, #1
 8003db2:	4650      	mov	r0, sl
 8003db4:	f001 ff00 	bl	8005bb8 <__lshift>
 8003db8:	9904      	ldr	r1, [sp, #16]
 8003dba:	4683      	mov	fp, r0
 8003dbc:	f001 ff6c 	bl	8005c98 <__mcmp>
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	dd71      	ble.n	8003ea8 <_strtod_l+0x8d8>
 8003dc4:	9905      	ldr	r1, [sp, #20]
 8003dc6:	464b      	mov	r3, r9
 8003dc8:	4a20      	ldr	r2, [pc, #128]	; (8003e4c <_strtod_l+0x87c>)
 8003dca:	2900      	cmp	r1, #0
 8003dcc:	f000 808c 	beq.w	8003ee8 <_strtod_l+0x918>
 8003dd0:	ea02 0109 	and.w	r1, r2, r9
 8003dd4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8003dd8:	f300 8086 	bgt.w	8003ee8 <_strtod_l+0x918>
 8003ddc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8003de0:	f77f aeaa 	ble.w	8003b38 <_strtod_l+0x568>
 8003de4:	4640      	mov	r0, r8
 8003de6:	4649      	mov	r1, r9
 8003de8:	4b19      	ldr	r3, [pc, #100]	; (8003e50 <_strtod_l+0x880>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	f7fc fb7e 	bl	80004ec <__aeabi_dmul>
 8003df0:	460b      	mov	r3, r1
 8003df2:	4303      	orrs	r3, r0
 8003df4:	bf08      	it	eq
 8003df6:	2322      	moveq	r3, #34	; 0x22
 8003df8:	4680      	mov	r8, r0
 8003dfa:	4689      	mov	r9, r1
 8003dfc:	bf08      	it	eq
 8003dfe:	f8ca 3000 	streq.w	r3, [sl]
 8003e02:	e62f      	b.n	8003a64 <_strtod_l+0x494>
 8003e04:	f04f 32ff 	mov.w	r2, #4294967295
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	ea03 0808 	and.w	r8, r3, r8
 8003e10:	e6e0      	b.n	8003bd4 <_strtod_l+0x604>
 8003e12:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8003e16:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8003e1a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8003e1e:	35e2      	adds	r5, #226	; 0xe2
 8003e20:	fa07 f505 	lsl.w	r5, r7, r5
 8003e24:	970f      	str	r7, [sp, #60]	; 0x3c
 8003e26:	e747      	b.n	8003cb8 <_strtod_l+0x6e8>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	2500      	movs	r5, #0
 8003e2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8003e2e:	e743      	b.n	8003cb8 <_strtod_l+0x6e8>
 8003e30:	463a      	mov	r2, r7
 8003e32:	4650      	mov	r0, sl
 8003e34:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003e36:	f001 febf 	bl	8005bb8 <__lshift>
 8003e3a:	901a      	str	r0, [sp, #104]	; 0x68
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	f47f af69 	bne.w	8003d14 <_strtod_l+0x744>
 8003e42:	e604      	b.n	8003a4e <_strtod_l+0x47e>
 8003e44:	08006e00 	.word	0x08006e00
 8003e48:	fffffc02 	.word	0xfffffc02
 8003e4c:	7ff00000 	.word	0x7ff00000
 8003e50:	39500000 	.word	0x39500000
 8003e54:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003e58:	d165      	bne.n	8003f26 <_strtod_l+0x956>
 8003e5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003e5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003e60:	b35a      	cbz	r2, 8003eba <_strtod_l+0x8ea>
 8003e62:	4a99      	ldr	r2, [pc, #612]	; (80040c8 <_strtod_l+0xaf8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d12b      	bne.n	8003ec0 <_strtod_l+0x8f0>
 8003e68:	9b05      	ldr	r3, [sp, #20]
 8003e6a:	4641      	mov	r1, r8
 8003e6c:	b303      	cbz	r3, 8003eb0 <_strtod_l+0x8e0>
 8003e6e:	464a      	mov	r2, r9
 8003e70:	4b96      	ldr	r3, [pc, #600]	; (80040cc <_strtod_l+0xafc>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8003e78:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7c:	d81b      	bhi.n	8003eb6 <_strtod_l+0x8e6>
 8003e7e:	0d1b      	lsrs	r3, r3, #20
 8003e80:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	4299      	cmp	r1, r3
 8003e8a:	d119      	bne.n	8003ec0 <_strtod_l+0x8f0>
 8003e8c:	4b90      	ldr	r3, [pc, #576]	; (80040d0 <_strtod_l+0xb00>)
 8003e8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d102      	bne.n	8003e9a <_strtod_l+0x8ca>
 8003e94:	3101      	adds	r1, #1
 8003e96:	f43f adda 	beq.w	8003a4e <_strtod_l+0x47e>
 8003e9a:	f04f 0800 	mov.w	r8, #0
 8003e9e:	4b8b      	ldr	r3, [pc, #556]	; (80040cc <_strtod_l+0xafc>)
 8003ea0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ea2:	401a      	ands	r2, r3
 8003ea4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8003ea8:	9b05      	ldr	r3, [sp, #20]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d19a      	bne.n	8003de4 <_strtod_l+0x814>
 8003eae:	e5d9      	b.n	8003a64 <_strtod_l+0x494>
 8003eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb4:	e7e8      	b.n	8003e88 <_strtod_l+0x8b8>
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	e7e6      	b.n	8003e88 <_strtod_l+0x8b8>
 8003eba:	ea53 0308 	orrs.w	r3, r3, r8
 8003ebe:	d081      	beq.n	8003dc4 <_strtod_l+0x7f4>
 8003ec0:	b1e5      	cbz	r5, 8003efc <_strtod_l+0x92c>
 8003ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ec4:	421d      	tst	r5, r3
 8003ec6:	d0ef      	beq.n	8003ea8 <_strtod_l+0x8d8>
 8003ec8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003eca:	4640      	mov	r0, r8
 8003ecc:	4649      	mov	r1, r9
 8003ece:	9a05      	ldr	r2, [sp, #20]
 8003ed0:	b1c3      	cbz	r3, 8003f04 <_strtod_l+0x934>
 8003ed2:	f7ff fb59 	bl	8003588 <sulp>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	460b      	mov	r3, r1
 8003eda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003ede:	f7fc f94f 	bl	8000180 <__adddf3>
 8003ee2:	4680      	mov	r8, r0
 8003ee4:	4689      	mov	r9, r1
 8003ee6:	e7df      	b.n	8003ea8 <_strtod_l+0x8d8>
 8003ee8:	4013      	ands	r3, r2
 8003eea:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8003eee:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8003ef2:	f04f 38ff 	mov.w	r8, #4294967295
 8003ef6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8003efa:	e7d5      	b.n	8003ea8 <_strtod_l+0x8d8>
 8003efc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003efe:	ea13 0f08 	tst.w	r3, r8
 8003f02:	e7e0      	b.n	8003ec6 <_strtod_l+0x8f6>
 8003f04:	f7ff fb40 	bl	8003588 <sulp>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003f10:	f7fc f934 	bl	800017c <__aeabi_dsub>
 8003f14:	2200      	movs	r2, #0
 8003f16:	2300      	movs	r3, #0
 8003f18:	4680      	mov	r8, r0
 8003f1a:	4689      	mov	r9, r1
 8003f1c:	f7fc fd4e 	bl	80009bc <__aeabi_dcmpeq>
 8003f20:	2800      	cmp	r0, #0
 8003f22:	d0c1      	beq.n	8003ea8 <_strtod_l+0x8d8>
 8003f24:	e608      	b.n	8003b38 <_strtod_l+0x568>
 8003f26:	4658      	mov	r0, fp
 8003f28:	9904      	ldr	r1, [sp, #16]
 8003f2a:	f002 f833 	bl	8005f94 <__ratio>
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f34:	4606      	mov	r6, r0
 8003f36:	460f      	mov	r7, r1
 8003f38:	f7fc fd54 	bl	80009e4 <__aeabi_dcmple>
 8003f3c:	2800      	cmp	r0, #0
 8003f3e:	d070      	beq.n	8004022 <_strtod_l+0xa52>
 8003f40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d042      	beq.n	8003fcc <_strtod_l+0x9fc>
 8003f46:	2600      	movs	r6, #0
 8003f48:	4f62      	ldr	r7, [pc, #392]	; (80040d4 <_strtod_l+0xb04>)
 8003f4a:	4d62      	ldr	r5, [pc, #392]	; (80040d4 <_strtod_l+0xb04>)
 8003f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f52:	0d1b      	lsrs	r3, r3, #20
 8003f54:	051b      	lsls	r3, r3, #20
 8003f56:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003f5a:	4b5f      	ldr	r3, [pc, #380]	; (80040d8 <_strtod_l+0xb08>)
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	f040 80c3 	bne.w	80040e8 <_strtod_l+0xb18>
 8003f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f64:	4640      	mov	r0, r8
 8003f66:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8003f6a:	4649      	mov	r1, r9
 8003f6c:	f001 ff3c 	bl	8005de8 <__ulp>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4630      	mov	r0, r6
 8003f76:	4639      	mov	r1, r7
 8003f78:	f7fc fab8 	bl	80004ec <__aeabi_dmul>
 8003f7c:	4642      	mov	r2, r8
 8003f7e:	464b      	mov	r3, r9
 8003f80:	f7fc f8fe 	bl	8000180 <__adddf3>
 8003f84:	460b      	mov	r3, r1
 8003f86:	4951      	ldr	r1, [pc, #324]	; (80040cc <_strtod_l+0xafc>)
 8003f88:	4a54      	ldr	r2, [pc, #336]	; (80040dc <_strtod_l+0xb0c>)
 8003f8a:	4019      	ands	r1, r3
 8003f8c:	4291      	cmp	r1, r2
 8003f8e:	4680      	mov	r8, r0
 8003f90:	d95d      	bls.n	800404e <_strtod_l+0xa7e>
 8003f92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003f94:	4b4e      	ldr	r3, [pc, #312]	; (80040d0 <_strtod_l+0xb00>)
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d103      	bne.n	8003fa2 <_strtod_l+0x9d2>
 8003f9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	f43f ad56 	beq.w	8003a4e <_strtod_l+0x47e>
 8003fa2:	f04f 38ff 	mov.w	r8, #4294967295
 8003fa6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80040d0 <_strtod_l+0xb00>
 8003faa:	4650      	mov	r0, sl
 8003fac:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003fae:	f001 fbeb 	bl	8005788 <_Bfree>
 8003fb2:	4650      	mov	r0, sl
 8003fb4:	9906      	ldr	r1, [sp, #24]
 8003fb6:	f001 fbe7 	bl	8005788 <_Bfree>
 8003fba:	4650      	mov	r0, sl
 8003fbc:	9904      	ldr	r1, [sp, #16]
 8003fbe:	f001 fbe3 	bl	8005788 <_Bfree>
 8003fc2:	4659      	mov	r1, fp
 8003fc4:	4650      	mov	r0, sl
 8003fc6:	f001 fbdf 	bl	8005788 <_Bfree>
 8003fca:	e627      	b.n	8003c1c <_strtod_l+0x64c>
 8003fcc:	f1b8 0f00 	cmp.w	r8, #0
 8003fd0:	d119      	bne.n	8004006 <_strtod_l+0xa36>
 8003fd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fd8:	b9e3      	cbnz	r3, 8004014 <_strtod_l+0xa44>
 8003fda:	2200      	movs	r2, #0
 8003fdc:	4630      	mov	r0, r6
 8003fde:	4639      	mov	r1, r7
 8003fe0:	4b3c      	ldr	r3, [pc, #240]	; (80040d4 <_strtod_l+0xb04>)
 8003fe2:	f7fc fcf5 	bl	80009d0 <__aeabi_dcmplt>
 8003fe6:	b9c8      	cbnz	r0, 800401c <_strtod_l+0xa4c>
 8003fe8:	2200      	movs	r2, #0
 8003fea:	4630      	mov	r0, r6
 8003fec:	4639      	mov	r1, r7
 8003fee:	4b3c      	ldr	r3, [pc, #240]	; (80040e0 <_strtod_l+0xb10>)
 8003ff0:	f7fc fa7c 	bl	80004ec <__aeabi_dmul>
 8003ff4:	4604      	mov	r4, r0
 8003ff6:	460d      	mov	r5, r1
 8003ff8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003ffc:	9416      	str	r4, [sp, #88]	; 0x58
 8003ffe:	9317      	str	r3, [sp, #92]	; 0x5c
 8004000:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004004:	e7a2      	b.n	8003f4c <_strtod_l+0x97c>
 8004006:	f1b8 0f01 	cmp.w	r8, #1
 800400a:	d103      	bne.n	8004014 <_strtod_l+0xa44>
 800400c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800400e:	2b00      	cmp	r3, #0
 8004010:	f43f ad92 	beq.w	8003b38 <_strtod_l+0x568>
 8004014:	2600      	movs	r6, #0
 8004016:	2400      	movs	r4, #0
 8004018:	4f32      	ldr	r7, [pc, #200]	; (80040e4 <_strtod_l+0xb14>)
 800401a:	e796      	b.n	8003f4a <_strtod_l+0x97a>
 800401c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800401e:	4d30      	ldr	r5, [pc, #192]	; (80040e0 <_strtod_l+0xb10>)
 8004020:	e7ea      	b.n	8003ff8 <_strtod_l+0xa28>
 8004022:	4b2f      	ldr	r3, [pc, #188]	; (80040e0 <_strtod_l+0xb10>)
 8004024:	2200      	movs	r2, #0
 8004026:	4630      	mov	r0, r6
 8004028:	4639      	mov	r1, r7
 800402a:	f7fc fa5f 	bl	80004ec <__aeabi_dmul>
 800402e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004030:	4604      	mov	r4, r0
 8004032:	460d      	mov	r5, r1
 8004034:	b933      	cbnz	r3, 8004044 <_strtod_l+0xa74>
 8004036:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800403a:	9010      	str	r0, [sp, #64]	; 0x40
 800403c:	9311      	str	r3, [sp, #68]	; 0x44
 800403e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004042:	e783      	b.n	8003f4c <_strtod_l+0x97c>
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800404c:	e7f7      	b.n	800403e <_strtod_l+0xa6e>
 800404e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004052:	9b05      	ldr	r3, [sp, #20]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1a8      	bne.n	8003faa <_strtod_l+0x9da>
 8004058:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800405c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800405e:	0d1b      	lsrs	r3, r3, #20
 8004060:	051b      	lsls	r3, r3, #20
 8004062:	429a      	cmp	r2, r3
 8004064:	d1a1      	bne.n	8003faa <_strtod_l+0x9da>
 8004066:	4620      	mov	r0, r4
 8004068:	4629      	mov	r1, r5
 800406a:	f7fc fd87 	bl	8000b7c <__aeabi_d2lz>
 800406e:	f7fc fa0f 	bl	8000490 <__aeabi_l2d>
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	4620      	mov	r0, r4
 8004078:	4629      	mov	r1, r5
 800407a:	f7fc f87f 	bl	800017c <__aeabi_dsub>
 800407e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004080:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004084:	ea43 0308 	orr.w	r3, r3, r8
 8004088:	4313      	orrs	r3, r2
 800408a:	4604      	mov	r4, r0
 800408c:	460d      	mov	r5, r1
 800408e:	d066      	beq.n	800415e <_strtod_l+0xb8e>
 8004090:	a309      	add	r3, pc, #36	; (adr r3, 80040b8 <_strtod_l+0xae8>)
 8004092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004096:	f7fc fc9b 	bl	80009d0 <__aeabi_dcmplt>
 800409a:	2800      	cmp	r0, #0
 800409c:	f47f ace2 	bne.w	8003a64 <_strtod_l+0x494>
 80040a0:	a307      	add	r3, pc, #28	; (adr r3, 80040c0 <_strtod_l+0xaf0>)
 80040a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a6:	4620      	mov	r0, r4
 80040a8:	4629      	mov	r1, r5
 80040aa:	f7fc fcaf 	bl	8000a0c <__aeabi_dcmpgt>
 80040ae:	2800      	cmp	r0, #0
 80040b0:	f43f af7b 	beq.w	8003faa <_strtod_l+0x9da>
 80040b4:	e4d6      	b.n	8003a64 <_strtod_l+0x494>
 80040b6:	bf00      	nop
 80040b8:	94a03595 	.word	0x94a03595
 80040bc:	3fdfffff 	.word	0x3fdfffff
 80040c0:	35afe535 	.word	0x35afe535
 80040c4:	3fe00000 	.word	0x3fe00000
 80040c8:	000fffff 	.word	0x000fffff
 80040cc:	7ff00000 	.word	0x7ff00000
 80040d0:	7fefffff 	.word	0x7fefffff
 80040d4:	3ff00000 	.word	0x3ff00000
 80040d8:	7fe00000 	.word	0x7fe00000
 80040dc:	7c9fffff 	.word	0x7c9fffff
 80040e0:	3fe00000 	.word	0x3fe00000
 80040e4:	bff00000 	.word	0xbff00000
 80040e8:	9b05      	ldr	r3, [sp, #20]
 80040ea:	b313      	cbz	r3, 8004132 <_strtod_l+0xb62>
 80040ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80040ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80040f2:	d81e      	bhi.n	8004132 <_strtod_l+0xb62>
 80040f4:	a326      	add	r3, pc, #152	; (adr r3, 8004190 <_strtod_l+0xbc0>)
 80040f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fa:	4620      	mov	r0, r4
 80040fc:	4629      	mov	r1, r5
 80040fe:	f7fc fc71 	bl	80009e4 <__aeabi_dcmple>
 8004102:	b190      	cbz	r0, 800412a <_strtod_l+0xb5a>
 8004104:	4629      	mov	r1, r5
 8004106:	4620      	mov	r0, r4
 8004108:	f7fc fcc8 	bl	8000a9c <__aeabi_d2uiz>
 800410c:	2801      	cmp	r0, #1
 800410e:	bf38      	it	cc
 8004110:	2001      	movcc	r0, #1
 8004112:	f7fc f971 	bl	80003f8 <__aeabi_ui2d>
 8004116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004118:	4604      	mov	r4, r0
 800411a:	460d      	mov	r5, r1
 800411c:	b9d3      	cbnz	r3, 8004154 <_strtod_l+0xb84>
 800411e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004122:	9012      	str	r0, [sp, #72]	; 0x48
 8004124:	9313      	str	r3, [sp, #76]	; 0x4c
 8004126:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800412a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800412c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004130:	1a9f      	subs	r7, r3, r2
 8004132:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004136:	f001 fe57 	bl	8005de8 <__ulp>
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4630      	mov	r0, r6
 8004140:	4639      	mov	r1, r7
 8004142:	f7fc f9d3 	bl	80004ec <__aeabi_dmul>
 8004146:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800414a:	f7fc f819 	bl	8000180 <__adddf3>
 800414e:	4680      	mov	r8, r0
 8004150:	4689      	mov	r9, r1
 8004152:	e77e      	b.n	8004052 <_strtod_l+0xa82>
 8004154:	4602      	mov	r2, r0
 8004156:	460b      	mov	r3, r1
 8004158:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800415c:	e7e3      	b.n	8004126 <_strtod_l+0xb56>
 800415e:	a30e      	add	r3, pc, #56	; (adr r3, 8004198 <_strtod_l+0xbc8>)
 8004160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004164:	f7fc fc34 	bl	80009d0 <__aeabi_dcmplt>
 8004168:	e7a1      	b.n	80040ae <_strtod_l+0xade>
 800416a:	2300      	movs	r3, #0
 800416c:	930a      	str	r3, [sp, #40]	; 0x28
 800416e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004170:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004172:	6013      	str	r3, [r2, #0]
 8004174:	f7ff ba71 	b.w	800365a <_strtod_l+0x8a>
 8004178:	2a65      	cmp	r2, #101	; 0x65
 800417a:	f43f ab63 	beq.w	8003844 <_strtod_l+0x274>
 800417e:	2a45      	cmp	r2, #69	; 0x45
 8004180:	f43f ab60 	beq.w	8003844 <_strtod_l+0x274>
 8004184:	2301      	movs	r3, #1
 8004186:	f7ff bb95 	b.w	80038b4 <_strtod_l+0x2e4>
 800418a:	bf00      	nop
 800418c:	f3af 8000 	nop.w
 8004190:	ffc00000 	.word	0xffc00000
 8004194:	41dfffff 	.word	0x41dfffff
 8004198:	94a03595 	.word	0x94a03595
 800419c:	3fcfffff 	.word	0x3fcfffff

080041a0 <strtod>:
 80041a0:	460a      	mov	r2, r1
 80041a2:	4601      	mov	r1, r0
 80041a4:	4802      	ldr	r0, [pc, #8]	; (80041b0 <strtod+0x10>)
 80041a6:	4b03      	ldr	r3, [pc, #12]	; (80041b4 <strtod+0x14>)
 80041a8:	6800      	ldr	r0, [r0, #0]
 80041aa:	f7ff ba11 	b.w	80035d0 <_strtod_l>
 80041ae:	bf00      	nop
 80041b0:	2000000c 	.word	0x2000000c
 80041b4:	20000074 	.word	0x20000074

080041b8 <strtok>:
 80041b8:	4b16      	ldr	r3, [pc, #88]	; (8004214 <strtok+0x5c>)
 80041ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041be:	681f      	ldr	r7, [r3, #0]
 80041c0:	4605      	mov	r5, r0
 80041c2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80041c4:	460e      	mov	r6, r1
 80041c6:	b9ec      	cbnz	r4, 8004204 <strtok+0x4c>
 80041c8:	2050      	movs	r0, #80	; 0x50
 80041ca:	f001 fa67 	bl	800569c <malloc>
 80041ce:	4602      	mov	r2, r0
 80041d0:	65b8      	str	r0, [r7, #88]	; 0x58
 80041d2:	b920      	cbnz	r0, 80041de <strtok+0x26>
 80041d4:	2157      	movs	r1, #87	; 0x57
 80041d6:	4b10      	ldr	r3, [pc, #64]	; (8004218 <strtok+0x60>)
 80041d8:	4810      	ldr	r0, [pc, #64]	; (800421c <strtok+0x64>)
 80041da:	f000 f849 	bl	8004270 <__assert_func>
 80041de:	e9c0 4400 	strd	r4, r4, [r0]
 80041e2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80041e6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80041ea:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80041ee:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80041f2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80041f6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80041fa:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80041fe:	6184      	str	r4, [r0, #24]
 8004200:	7704      	strb	r4, [r0, #28]
 8004202:	6244      	str	r4, [r0, #36]	; 0x24
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800420a:	2301      	movs	r3, #1
 800420c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004210:	f000 b806 	b.w	8004220 <__strtok_r>
 8004214:	2000000c 	.word	0x2000000c
 8004218:	08006e28 	.word	0x08006e28
 800421c:	08006e3f 	.word	0x08006e3f

08004220 <__strtok_r>:
 8004220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004222:	b908      	cbnz	r0, 8004228 <__strtok_r+0x8>
 8004224:	6810      	ldr	r0, [r2, #0]
 8004226:	b188      	cbz	r0, 800424c <__strtok_r+0x2c>
 8004228:	4604      	mov	r4, r0
 800422a:	460f      	mov	r7, r1
 800422c:	4620      	mov	r0, r4
 800422e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004232:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004236:	b91e      	cbnz	r6, 8004240 <__strtok_r+0x20>
 8004238:	b965      	cbnz	r5, 8004254 <__strtok_r+0x34>
 800423a:	4628      	mov	r0, r5
 800423c:	6015      	str	r5, [r2, #0]
 800423e:	e005      	b.n	800424c <__strtok_r+0x2c>
 8004240:	42b5      	cmp	r5, r6
 8004242:	d1f6      	bne.n	8004232 <__strtok_r+0x12>
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1f0      	bne.n	800422a <__strtok_r+0xa>
 8004248:	6014      	str	r4, [r2, #0]
 800424a:	7003      	strb	r3, [r0, #0]
 800424c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800424e:	461c      	mov	r4, r3
 8004250:	e00c      	b.n	800426c <__strtok_r+0x4c>
 8004252:	b915      	cbnz	r5, 800425a <__strtok_r+0x3a>
 8004254:	460e      	mov	r6, r1
 8004256:	f814 3b01 	ldrb.w	r3, [r4], #1
 800425a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800425e:	42ab      	cmp	r3, r5
 8004260:	d1f7      	bne.n	8004252 <__strtok_r+0x32>
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f3      	beq.n	800424e <__strtok_r+0x2e>
 8004266:	2300      	movs	r3, #0
 8004268:	f804 3c01 	strb.w	r3, [r4, #-1]
 800426c:	6014      	str	r4, [r2, #0]
 800426e:	e7ed      	b.n	800424c <__strtok_r+0x2c>

08004270 <__assert_func>:
 8004270:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004272:	4614      	mov	r4, r2
 8004274:	461a      	mov	r2, r3
 8004276:	4b09      	ldr	r3, [pc, #36]	; (800429c <__assert_func+0x2c>)
 8004278:	4605      	mov	r5, r0
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68d8      	ldr	r0, [r3, #12]
 800427e:	b14c      	cbz	r4, 8004294 <__assert_func+0x24>
 8004280:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <__assert_func+0x30>)
 8004282:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004286:	9100      	str	r1, [sp, #0]
 8004288:	462b      	mov	r3, r5
 800428a:	4906      	ldr	r1, [pc, #24]	; (80042a4 <__assert_func+0x34>)
 800428c:	f000 fe8a 	bl	8004fa4 <fiprintf>
 8004290:	f002 fa32 	bl	80066f8 <abort>
 8004294:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <__assert_func+0x38>)
 8004296:	461c      	mov	r4, r3
 8004298:	e7f3      	b.n	8004282 <__assert_func+0x12>
 800429a:	bf00      	nop
 800429c:	2000000c 	.word	0x2000000c
 80042a0:	08006e9c 	.word	0x08006e9c
 80042a4:	08006ea9 	.word	0x08006ea9
 80042a8:	08006ed7 	.word	0x08006ed7

080042ac <quorem>:
 80042ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042b0:	6903      	ldr	r3, [r0, #16]
 80042b2:	690c      	ldr	r4, [r1, #16]
 80042b4:	4607      	mov	r7, r0
 80042b6:	42a3      	cmp	r3, r4
 80042b8:	f2c0 8082 	blt.w	80043c0 <quorem+0x114>
 80042bc:	3c01      	subs	r4, #1
 80042be:	f100 0514 	add.w	r5, r0, #20
 80042c2:	f101 0814 	add.w	r8, r1, #20
 80042c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042ca:	9301      	str	r3, [sp, #4]
 80042cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80042d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042d4:	3301      	adds	r3, #1
 80042d6:	429a      	cmp	r2, r3
 80042d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80042dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80042e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80042e4:	d331      	bcc.n	800434a <quorem+0x9e>
 80042e6:	f04f 0e00 	mov.w	lr, #0
 80042ea:	4640      	mov	r0, r8
 80042ec:	46ac      	mov	ip, r5
 80042ee:	46f2      	mov	sl, lr
 80042f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80042f4:	b293      	uxth	r3, r2
 80042f6:	fb06 e303 	mla	r3, r6, r3, lr
 80042fa:	0c12      	lsrs	r2, r2, #16
 80042fc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004300:	b29b      	uxth	r3, r3
 8004302:	fb06 e202 	mla	r2, r6, r2, lr
 8004306:	ebaa 0303 	sub.w	r3, sl, r3
 800430a:	f8dc a000 	ldr.w	sl, [ip]
 800430e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004312:	fa1f fa8a 	uxth.w	sl, sl
 8004316:	4453      	add	r3, sl
 8004318:	f8dc a000 	ldr.w	sl, [ip]
 800431c:	b292      	uxth	r2, r2
 800431e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004322:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004326:	b29b      	uxth	r3, r3
 8004328:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800432c:	4581      	cmp	r9, r0
 800432e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004332:	f84c 3b04 	str.w	r3, [ip], #4
 8004336:	d2db      	bcs.n	80042f0 <quorem+0x44>
 8004338:	f855 300b 	ldr.w	r3, [r5, fp]
 800433c:	b92b      	cbnz	r3, 800434a <quorem+0x9e>
 800433e:	9b01      	ldr	r3, [sp, #4]
 8004340:	3b04      	subs	r3, #4
 8004342:	429d      	cmp	r5, r3
 8004344:	461a      	mov	r2, r3
 8004346:	d32f      	bcc.n	80043a8 <quorem+0xfc>
 8004348:	613c      	str	r4, [r7, #16]
 800434a:	4638      	mov	r0, r7
 800434c:	f001 fca4 	bl	8005c98 <__mcmp>
 8004350:	2800      	cmp	r0, #0
 8004352:	db25      	blt.n	80043a0 <quorem+0xf4>
 8004354:	4628      	mov	r0, r5
 8004356:	f04f 0c00 	mov.w	ip, #0
 800435a:	3601      	adds	r6, #1
 800435c:	f858 1b04 	ldr.w	r1, [r8], #4
 8004360:	f8d0 e000 	ldr.w	lr, [r0]
 8004364:	b28b      	uxth	r3, r1
 8004366:	ebac 0303 	sub.w	r3, ip, r3
 800436a:	fa1f f28e 	uxth.w	r2, lr
 800436e:	4413      	add	r3, r2
 8004370:	0c0a      	lsrs	r2, r1, #16
 8004372:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004376:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800437a:	b29b      	uxth	r3, r3
 800437c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004380:	45c1      	cmp	r9, r8
 8004382:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004386:	f840 3b04 	str.w	r3, [r0], #4
 800438a:	d2e7      	bcs.n	800435c <quorem+0xb0>
 800438c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004390:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004394:	b922      	cbnz	r2, 80043a0 <quorem+0xf4>
 8004396:	3b04      	subs	r3, #4
 8004398:	429d      	cmp	r5, r3
 800439a:	461a      	mov	r2, r3
 800439c:	d30a      	bcc.n	80043b4 <quorem+0x108>
 800439e:	613c      	str	r4, [r7, #16]
 80043a0:	4630      	mov	r0, r6
 80043a2:	b003      	add	sp, #12
 80043a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a8:	6812      	ldr	r2, [r2, #0]
 80043aa:	3b04      	subs	r3, #4
 80043ac:	2a00      	cmp	r2, #0
 80043ae:	d1cb      	bne.n	8004348 <quorem+0x9c>
 80043b0:	3c01      	subs	r4, #1
 80043b2:	e7c6      	b.n	8004342 <quorem+0x96>
 80043b4:	6812      	ldr	r2, [r2, #0]
 80043b6:	3b04      	subs	r3, #4
 80043b8:	2a00      	cmp	r2, #0
 80043ba:	d1f0      	bne.n	800439e <quorem+0xf2>
 80043bc:	3c01      	subs	r4, #1
 80043be:	e7eb      	b.n	8004398 <quorem+0xec>
 80043c0:	2000      	movs	r0, #0
 80043c2:	e7ee      	b.n	80043a2 <quorem+0xf6>
 80043c4:	0000      	movs	r0, r0
	...

080043c8 <_dtoa_r>:
 80043c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043cc:	4616      	mov	r6, r2
 80043ce:	461f      	mov	r7, r3
 80043d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80043d2:	b099      	sub	sp, #100	; 0x64
 80043d4:	4605      	mov	r5, r0
 80043d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80043da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80043de:	b974      	cbnz	r4, 80043fe <_dtoa_r+0x36>
 80043e0:	2010      	movs	r0, #16
 80043e2:	f001 f95b 	bl	800569c <malloc>
 80043e6:	4602      	mov	r2, r0
 80043e8:	6268      	str	r0, [r5, #36]	; 0x24
 80043ea:	b920      	cbnz	r0, 80043f6 <_dtoa_r+0x2e>
 80043ec:	21ea      	movs	r1, #234	; 0xea
 80043ee:	4ba8      	ldr	r3, [pc, #672]	; (8004690 <_dtoa_r+0x2c8>)
 80043f0:	48a8      	ldr	r0, [pc, #672]	; (8004694 <_dtoa_r+0x2cc>)
 80043f2:	f7ff ff3d 	bl	8004270 <__assert_func>
 80043f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80043fa:	6004      	str	r4, [r0, #0]
 80043fc:	60c4      	str	r4, [r0, #12]
 80043fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004400:	6819      	ldr	r1, [r3, #0]
 8004402:	b151      	cbz	r1, 800441a <_dtoa_r+0x52>
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	2301      	movs	r3, #1
 8004408:	4093      	lsls	r3, r2
 800440a:	604a      	str	r2, [r1, #4]
 800440c:	608b      	str	r3, [r1, #8]
 800440e:	4628      	mov	r0, r5
 8004410:	f001 f9ba 	bl	8005788 <_Bfree>
 8004414:	2200      	movs	r2, #0
 8004416:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	1e3b      	subs	r3, r7, #0
 800441c:	bfaf      	iteee	ge
 800441e:	2300      	movge	r3, #0
 8004420:	2201      	movlt	r2, #1
 8004422:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004426:	9305      	strlt	r3, [sp, #20]
 8004428:	bfa8      	it	ge
 800442a:	f8c8 3000 	strge.w	r3, [r8]
 800442e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004432:	4b99      	ldr	r3, [pc, #612]	; (8004698 <_dtoa_r+0x2d0>)
 8004434:	bfb8      	it	lt
 8004436:	f8c8 2000 	strlt.w	r2, [r8]
 800443a:	ea33 0309 	bics.w	r3, r3, r9
 800443e:	d119      	bne.n	8004474 <_dtoa_r+0xac>
 8004440:	f242 730f 	movw	r3, #9999	; 0x270f
 8004444:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004446:	6013      	str	r3, [r2, #0]
 8004448:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800444c:	4333      	orrs	r3, r6
 800444e:	f000 857f 	beq.w	8004f50 <_dtoa_r+0xb88>
 8004452:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004454:	b953      	cbnz	r3, 800446c <_dtoa_r+0xa4>
 8004456:	4b91      	ldr	r3, [pc, #580]	; (800469c <_dtoa_r+0x2d4>)
 8004458:	e022      	b.n	80044a0 <_dtoa_r+0xd8>
 800445a:	4b91      	ldr	r3, [pc, #580]	; (80046a0 <_dtoa_r+0x2d8>)
 800445c:	9303      	str	r3, [sp, #12]
 800445e:	3308      	adds	r3, #8
 8004460:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	9803      	ldr	r0, [sp, #12]
 8004466:	b019      	add	sp, #100	; 0x64
 8004468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800446c:	4b8b      	ldr	r3, [pc, #556]	; (800469c <_dtoa_r+0x2d4>)
 800446e:	9303      	str	r3, [sp, #12]
 8004470:	3303      	adds	r3, #3
 8004472:	e7f5      	b.n	8004460 <_dtoa_r+0x98>
 8004474:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004478:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800447c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004480:	2200      	movs	r2, #0
 8004482:	2300      	movs	r3, #0
 8004484:	f7fc fa9a 	bl	80009bc <__aeabi_dcmpeq>
 8004488:	4680      	mov	r8, r0
 800448a:	b158      	cbz	r0, 80044a4 <_dtoa_r+0xdc>
 800448c:	2301      	movs	r3, #1
 800448e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 8558 	beq.w	8004f4a <_dtoa_r+0xb82>
 800449a:	4882      	ldr	r0, [pc, #520]	; (80046a4 <_dtoa_r+0x2dc>)
 800449c:	6018      	str	r0, [r3, #0]
 800449e:	1e43      	subs	r3, r0, #1
 80044a0:	9303      	str	r3, [sp, #12]
 80044a2:	e7df      	b.n	8004464 <_dtoa_r+0x9c>
 80044a4:	ab16      	add	r3, sp, #88	; 0x58
 80044a6:	9301      	str	r3, [sp, #4]
 80044a8:	ab17      	add	r3, sp, #92	; 0x5c
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	4628      	mov	r0, r5
 80044ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80044b2:	f001 fd13 	bl	8005edc <__d2b>
 80044b6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80044ba:	4683      	mov	fp, r0
 80044bc:	2c00      	cmp	r4, #0
 80044be:	d07f      	beq.n	80045c0 <_dtoa_r+0x1f8>
 80044c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80044c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044c6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80044ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80044d2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80044d6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80044da:	2200      	movs	r2, #0
 80044dc:	4b72      	ldr	r3, [pc, #456]	; (80046a8 <_dtoa_r+0x2e0>)
 80044de:	f7fb fe4d 	bl	800017c <__aeabi_dsub>
 80044e2:	a365      	add	r3, pc, #404	; (adr r3, 8004678 <_dtoa_r+0x2b0>)
 80044e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e8:	f7fc f800 	bl	80004ec <__aeabi_dmul>
 80044ec:	a364      	add	r3, pc, #400	; (adr r3, 8004680 <_dtoa_r+0x2b8>)
 80044ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f2:	f7fb fe45 	bl	8000180 <__adddf3>
 80044f6:	4606      	mov	r6, r0
 80044f8:	4620      	mov	r0, r4
 80044fa:	460f      	mov	r7, r1
 80044fc:	f7fb ff8c 	bl	8000418 <__aeabi_i2d>
 8004500:	a361      	add	r3, pc, #388	; (adr r3, 8004688 <_dtoa_r+0x2c0>)
 8004502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004506:	f7fb fff1 	bl	80004ec <__aeabi_dmul>
 800450a:	4602      	mov	r2, r0
 800450c:	460b      	mov	r3, r1
 800450e:	4630      	mov	r0, r6
 8004510:	4639      	mov	r1, r7
 8004512:	f7fb fe35 	bl	8000180 <__adddf3>
 8004516:	4606      	mov	r6, r0
 8004518:	460f      	mov	r7, r1
 800451a:	f7fc fa97 	bl	8000a4c <__aeabi_d2iz>
 800451e:	2200      	movs	r2, #0
 8004520:	4682      	mov	sl, r0
 8004522:	2300      	movs	r3, #0
 8004524:	4630      	mov	r0, r6
 8004526:	4639      	mov	r1, r7
 8004528:	f7fc fa52 	bl	80009d0 <__aeabi_dcmplt>
 800452c:	b148      	cbz	r0, 8004542 <_dtoa_r+0x17a>
 800452e:	4650      	mov	r0, sl
 8004530:	f7fb ff72 	bl	8000418 <__aeabi_i2d>
 8004534:	4632      	mov	r2, r6
 8004536:	463b      	mov	r3, r7
 8004538:	f7fc fa40 	bl	80009bc <__aeabi_dcmpeq>
 800453c:	b908      	cbnz	r0, 8004542 <_dtoa_r+0x17a>
 800453e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004542:	f1ba 0f16 	cmp.w	sl, #22
 8004546:	d858      	bhi.n	80045fa <_dtoa_r+0x232>
 8004548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800454c:	4b57      	ldr	r3, [pc, #348]	; (80046ac <_dtoa_r+0x2e4>)
 800454e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004556:	f7fc fa3b 	bl	80009d0 <__aeabi_dcmplt>
 800455a:	2800      	cmp	r0, #0
 800455c:	d04f      	beq.n	80045fe <_dtoa_r+0x236>
 800455e:	2300      	movs	r3, #0
 8004560:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004564:	930f      	str	r3, [sp, #60]	; 0x3c
 8004566:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004568:	1b1c      	subs	r4, r3, r4
 800456a:	1e63      	subs	r3, r4, #1
 800456c:	9309      	str	r3, [sp, #36]	; 0x24
 800456e:	bf49      	itett	mi
 8004570:	f1c4 0301 	rsbmi	r3, r4, #1
 8004574:	2300      	movpl	r3, #0
 8004576:	9306      	strmi	r3, [sp, #24]
 8004578:	2300      	movmi	r3, #0
 800457a:	bf54      	ite	pl
 800457c:	9306      	strpl	r3, [sp, #24]
 800457e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004580:	f1ba 0f00 	cmp.w	sl, #0
 8004584:	db3d      	blt.n	8004602 <_dtoa_r+0x23a>
 8004586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004588:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800458c:	4453      	add	r3, sl
 800458e:	9309      	str	r3, [sp, #36]	; 0x24
 8004590:	2300      	movs	r3, #0
 8004592:	930a      	str	r3, [sp, #40]	; 0x28
 8004594:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004596:	2b09      	cmp	r3, #9
 8004598:	f200 808c 	bhi.w	80046b4 <_dtoa_r+0x2ec>
 800459c:	2b05      	cmp	r3, #5
 800459e:	bfc4      	itt	gt
 80045a0:	3b04      	subgt	r3, #4
 80045a2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80045a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045a6:	bfc8      	it	gt
 80045a8:	2400      	movgt	r4, #0
 80045aa:	f1a3 0302 	sub.w	r3, r3, #2
 80045ae:	bfd8      	it	le
 80045b0:	2401      	movle	r4, #1
 80045b2:	2b03      	cmp	r3, #3
 80045b4:	f200 808a 	bhi.w	80046cc <_dtoa_r+0x304>
 80045b8:	e8df f003 	tbb	[pc, r3]
 80045bc:	5b4d4f2d 	.word	0x5b4d4f2d
 80045c0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80045c4:	441c      	add	r4, r3
 80045c6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80045ca:	2b20      	cmp	r3, #32
 80045cc:	bfc3      	ittte	gt
 80045ce:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80045d2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80045d6:	fa09 f303 	lslgt.w	r3, r9, r3
 80045da:	f1c3 0320 	rsble	r3, r3, #32
 80045de:	bfc6      	itte	gt
 80045e0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80045e4:	4318      	orrgt	r0, r3
 80045e6:	fa06 f003 	lslle.w	r0, r6, r3
 80045ea:	f7fb ff05 	bl	80003f8 <__aeabi_ui2d>
 80045ee:	2301      	movs	r3, #1
 80045f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80045f4:	3c01      	subs	r4, #1
 80045f6:	9313      	str	r3, [sp, #76]	; 0x4c
 80045f8:	e76f      	b.n	80044da <_dtoa_r+0x112>
 80045fa:	2301      	movs	r3, #1
 80045fc:	e7b2      	b.n	8004564 <_dtoa_r+0x19c>
 80045fe:	900f      	str	r0, [sp, #60]	; 0x3c
 8004600:	e7b1      	b.n	8004566 <_dtoa_r+0x19e>
 8004602:	9b06      	ldr	r3, [sp, #24]
 8004604:	eba3 030a 	sub.w	r3, r3, sl
 8004608:	9306      	str	r3, [sp, #24]
 800460a:	f1ca 0300 	rsb	r3, sl, #0
 800460e:	930a      	str	r3, [sp, #40]	; 0x28
 8004610:	2300      	movs	r3, #0
 8004612:	930e      	str	r3, [sp, #56]	; 0x38
 8004614:	e7be      	b.n	8004594 <_dtoa_r+0x1cc>
 8004616:	2300      	movs	r3, #0
 8004618:	930b      	str	r3, [sp, #44]	; 0x2c
 800461a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800461c:	2b00      	cmp	r3, #0
 800461e:	dc58      	bgt.n	80046d2 <_dtoa_r+0x30a>
 8004620:	f04f 0901 	mov.w	r9, #1
 8004624:	464b      	mov	r3, r9
 8004626:	f8cd 9020 	str.w	r9, [sp, #32]
 800462a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800462e:	2200      	movs	r2, #0
 8004630:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004632:	6042      	str	r2, [r0, #4]
 8004634:	2204      	movs	r2, #4
 8004636:	f102 0614 	add.w	r6, r2, #20
 800463a:	429e      	cmp	r6, r3
 800463c:	6841      	ldr	r1, [r0, #4]
 800463e:	d94e      	bls.n	80046de <_dtoa_r+0x316>
 8004640:	4628      	mov	r0, r5
 8004642:	f001 f861 	bl	8005708 <_Balloc>
 8004646:	9003      	str	r0, [sp, #12]
 8004648:	2800      	cmp	r0, #0
 800464a:	d14c      	bne.n	80046e6 <_dtoa_r+0x31e>
 800464c:	4602      	mov	r2, r0
 800464e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004652:	4b17      	ldr	r3, [pc, #92]	; (80046b0 <_dtoa_r+0x2e8>)
 8004654:	e6cc      	b.n	80043f0 <_dtoa_r+0x28>
 8004656:	2301      	movs	r3, #1
 8004658:	e7de      	b.n	8004618 <_dtoa_r+0x250>
 800465a:	2300      	movs	r3, #0
 800465c:	930b      	str	r3, [sp, #44]	; 0x2c
 800465e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004660:	eb0a 0903 	add.w	r9, sl, r3
 8004664:	f109 0301 	add.w	r3, r9, #1
 8004668:	2b01      	cmp	r3, #1
 800466a:	9308      	str	r3, [sp, #32]
 800466c:	bfb8      	it	lt
 800466e:	2301      	movlt	r3, #1
 8004670:	e7dd      	b.n	800462e <_dtoa_r+0x266>
 8004672:	2301      	movs	r3, #1
 8004674:	e7f2      	b.n	800465c <_dtoa_r+0x294>
 8004676:	bf00      	nop
 8004678:	636f4361 	.word	0x636f4361
 800467c:	3fd287a7 	.word	0x3fd287a7
 8004680:	8b60c8b3 	.word	0x8b60c8b3
 8004684:	3fc68a28 	.word	0x3fc68a28
 8004688:	509f79fb 	.word	0x509f79fb
 800468c:	3fd34413 	.word	0x3fd34413
 8004690:	08006e28 	.word	0x08006e28
 8004694:	08006ee5 	.word	0x08006ee5
 8004698:	7ff00000 	.word	0x7ff00000
 800469c:	08006ee1 	.word	0x08006ee1
 80046a0:	08006ed8 	.word	0x08006ed8
 80046a4:	08006db5 	.word	0x08006db5
 80046a8:	3ff80000 	.word	0x3ff80000
 80046ac:	08007050 	.word	0x08007050
 80046b0:	08006f40 	.word	0x08006f40
 80046b4:	2401      	movs	r4, #1
 80046b6:	2300      	movs	r3, #0
 80046b8:	940b      	str	r4, [sp, #44]	; 0x2c
 80046ba:	9322      	str	r3, [sp, #136]	; 0x88
 80046bc:	f04f 39ff 	mov.w	r9, #4294967295
 80046c0:	2200      	movs	r2, #0
 80046c2:	2312      	movs	r3, #18
 80046c4:	f8cd 9020 	str.w	r9, [sp, #32]
 80046c8:	9223      	str	r2, [sp, #140]	; 0x8c
 80046ca:	e7b0      	b.n	800462e <_dtoa_r+0x266>
 80046cc:	2301      	movs	r3, #1
 80046ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80046d0:	e7f4      	b.n	80046bc <_dtoa_r+0x2f4>
 80046d2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80046d6:	464b      	mov	r3, r9
 80046d8:	f8cd 9020 	str.w	r9, [sp, #32]
 80046dc:	e7a7      	b.n	800462e <_dtoa_r+0x266>
 80046de:	3101      	adds	r1, #1
 80046e0:	6041      	str	r1, [r0, #4]
 80046e2:	0052      	lsls	r2, r2, #1
 80046e4:	e7a7      	b.n	8004636 <_dtoa_r+0x26e>
 80046e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046e8:	9a03      	ldr	r2, [sp, #12]
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	9b08      	ldr	r3, [sp, #32]
 80046ee:	2b0e      	cmp	r3, #14
 80046f0:	f200 80a8 	bhi.w	8004844 <_dtoa_r+0x47c>
 80046f4:	2c00      	cmp	r4, #0
 80046f6:	f000 80a5 	beq.w	8004844 <_dtoa_r+0x47c>
 80046fa:	f1ba 0f00 	cmp.w	sl, #0
 80046fe:	dd34      	ble.n	800476a <_dtoa_r+0x3a2>
 8004700:	4a9a      	ldr	r2, [pc, #616]	; (800496c <_dtoa_r+0x5a4>)
 8004702:	f00a 030f 	and.w	r3, sl, #15
 8004706:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800470a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800470e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004712:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004716:	ea4f 142a 	mov.w	r4, sl, asr #4
 800471a:	d016      	beq.n	800474a <_dtoa_r+0x382>
 800471c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004720:	4b93      	ldr	r3, [pc, #588]	; (8004970 <_dtoa_r+0x5a8>)
 8004722:	2703      	movs	r7, #3
 8004724:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004728:	f7fc f80a 	bl	8000740 <__aeabi_ddiv>
 800472c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004730:	f004 040f 	and.w	r4, r4, #15
 8004734:	4e8e      	ldr	r6, [pc, #568]	; (8004970 <_dtoa_r+0x5a8>)
 8004736:	b954      	cbnz	r4, 800474e <_dtoa_r+0x386>
 8004738:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800473c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004740:	f7fb fffe 	bl	8000740 <__aeabi_ddiv>
 8004744:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004748:	e029      	b.n	800479e <_dtoa_r+0x3d6>
 800474a:	2702      	movs	r7, #2
 800474c:	e7f2      	b.n	8004734 <_dtoa_r+0x36c>
 800474e:	07e1      	lsls	r1, r4, #31
 8004750:	d508      	bpl.n	8004764 <_dtoa_r+0x39c>
 8004752:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004756:	e9d6 2300 	ldrd	r2, r3, [r6]
 800475a:	f7fb fec7 	bl	80004ec <__aeabi_dmul>
 800475e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004762:	3701      	adds	r7, #1
 8004764:	1064      	asrs	r4, r4, #1
 8004766:	3608      	adds	r6, #8
 8004768:	e7e5      	b.n	8004736 <_dtoa_r+0x36e>
 800476a:	f000 80a5 	beq.w	80048b8 <_dtoa_r+0x4f0>
 800476e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004772:	f1ca 0400 	rsb	r4, sl, #0
 8004776:	4b7d      	ldr	r3, [pc, #500]	; (800496c <_dtoa_r+0x5a4>)
 8004778:	f004 020f 	and.w	r2, r4, #15
 800477c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f7fb feb2 	bl	80004ec <__aeabi_dmul>
 8004788:	2702      	movs	r7, #2
 800478a:	2300      	movs	r3, #0
 800478c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004790:	4e77      	ldr	r6, [pc, #476]	; (8004970 <_dtoa_r+0x5a8>)
 8004792:	1124      	asrs	r4, r4, #4
 8004794:	2c00      	cmp	r4, #0
 8004796:	f040 8084 	bne.w	80048a2 <_dtoa_r+0x4da>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1d2      	bne.n	8004744 <_dtoa_r+0x37c>
 800479e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 808b 	beq.w	80048bc <_dtoa_r+0x4f4>
 80047a6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80047aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80047ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80047b2:	2200      	movs	r2, #0
 80047b4:	4b6f      	ldr	r3, [pc, #444]	; (8004974 <_dtoa_r+0x5ac>)
 80047b6:	f7fc f90b 	bl	80009d0 <__aeabi_dcmplt>
 80047ba:	2800      	cmp	r0, #0
 80047bc:	d07e      	beq.n	80048bc <_dtoa_r+0x4f4>
 80047be:	9b08      	ldr	r3, [sp, #32]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d07b      	beq.n	80048bc <_dtoa_r+0x4f4>
 80047c4:	f1b9 0f00 	cmp.w	r9, #0
 80047c8:	dd38      	ble.n	800483c <_dtoa_r+0x474>
 80047ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80047ce:	2200      	movs	r2, #0
 80047d0:	4b69      	ldr	r3, [pc, #420]	; (8004978 <_dtoa_r+0x5b0>)
 80047d2:	f7fb fe8b 	bl	80004ec <__aeabi_dmul>
 80047d6:	464c      	mov	r4, r9
 80047d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047dc:	f10a 38ff 	add.w	r8, sl, #4294967295
 80047e0:	3701      	adds	r7, #1
 80047e2:	4638      	mov	r0, r7
 80047e4:	f7fb fe18 	bl	8000418 <__aeabi_i2d>
 80047e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047ec:	f7fb fe7e 	bl	80004ec <__aeabi_dmul>
 80047f0:	2200      	movs	r2, #0
 80047f2:	4b62      	ldr	r3, [pc, #392]	; (800497c <_dtoa_r+0x5b4>)
 80047f4:	f7fb fcc4 	bl	8000180 <__adddf3>
 80047f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80047fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004800:	9611      	str	r6, [sp, #68]	; 0x44
 8004802:	2c00      	cmp	r4, #0
 8004804:	d15d      	bne.n	80048c2 <_dtoa_r+0x4fa>
 8004806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800480a:	2200      	movs	r2, #0
 800480c:	4b5c      	ldr	r3, [pc, #368]	; (8004980 <_dtoa_r+0x5b8>)
 800480e:	f7fb fcb5 	bl	800017c <__aeabi_dsub>
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800481a:	4633      	mov	r3, r6
 800481c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800481e:	f7fc f8f5 	bl	8000a0c <__aeabi_dcmpgt>
 8004822:	2800      	cmp	r0, #0
 8004824:	f040 829c 	bne.w	8004d60 <_dtoa_r+0x998>
 8004828:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800482c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800482e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004832:	f7fc f8cd 	bl	80009d0 <__aeabi_dcmplt>
 8004836:	2800      	cmp	r0, #0
 8004838:	f040 8290 	bne.w	8004d5c <_dtoa_r+0x994>
 800483c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004840:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004844:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004846:	2b00      	cmp	r3, #0
 8004848:	f2c0 8152 	blt.w	8004af0 <_dtoa_r+0x728>
 800484c:	f1ba 0f0e 	cmp.w	sl, #14
 8004850:	f300 814e 	bgt.w	8004af0 <_dtoa_r+0x728>
 8004854:	4b45      	ldr	r3, [pc, #276]	; (800496c <_dtoa_r+0x5a4>)
 8004856:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800485a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800485e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004862:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004864:	2b00      	cmp	r3, #0
 8004866:	f280 80db 	bge.w	8004a20 <_dtoa_r+0x658>
 800486a:	9b08      	ldr	r3, [sp, #32]
 800486c:	2b00      	cmp	r3, #0
 800486e:	f300 80d7 	bgt.w	8004a20 <_dtoa_r+0x658>
 8004872:	f040 8272 	bne.w	8004d5a <_dtoa_r+0x992>
 8004876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800487a:	2200      	movs	r2, #0
 800487c:	4b40      	ldr	r3, [pc, #256]	; (8004980 <_dtoa_r+0x5b8>)
 800487e:	f7fb fe35 	bl	80004ec <__aeabi_dmul>
 8004882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004886:	f7fc f8b7 	bl	80009f8 <__aeabi_dcmpge>
 800488a:	9c08      	ldr	r4, [sp, #32]
 800488c:	4626      	mov	r6, r4
 800488e:	2800      	cmp	r0, #0
 8004890:	f040 8248 	bne.w	8004d24 <_dtoa_r+0x95c>
 8004894:	2331      	movs	r3, #49	; 0x31
 8004896:	9f03      	ldr	r7, [sp, #12]
 8004898:	f10a 0a01 	add.w	sl, sl, #1
 800489c:	f807 3b01 	strb.w	r3, [r7], #1
 80048a0:	e244      	b.n	8004d2c <_dtoa_r+0x964>
 80048a2:	07e2      	lsls	r2, r4, #31
 80048a4:	d505      	bpl.n	80048b2 <_dtoa_r+0x4ea>
 80048a6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80048aa:	f7fb fe1f 	bl	80004ec <__aeabi_dmul>
 80048ae:	2301      	movs	r3, #1
 80048b0:	3701      	adds	r7, #1
 80048b2:	1064      	asrs	r4, r4, #1
 80048b4:	3608      	adds	r6, #8
 80048b6:	e76d      	b.n	8004794 <_dtoa_r+0x3cc>
 80048b8:	2702      	movs	r7, #2
 80048ba:	e770      	b.n	800479e <_dtoa_r+0x3d6>
 80048bc:	46d0      	mov	r8, sl
 80048be:	9c08      	ldr	r4, [sp, #32]
 80048c0:	e78f      	b.n	80047e2 <_dtoa_r+0x41a>
 80048c2:	9903      	ldr	r1, [sp, #12]
 80048c4:	4b29      	ldr	r3, [pc, #164]	; (800496c <_dtoa_r+0x5a4>)
 80048c6:	4421      	add	r1, r4
 80048c8:	9112      	str	r1, [sp, #72]	; 0x48
 80048ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80048d0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80048d4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80048d8:	2900      	cmp	r1, #0
 80048da:	d055      	beq.n	8004988 <_dtoa_r+0x5c0>
 80048dc:	2000      	movs	r0, #0
 80048de:	4929      	ldr	r1, [pc, #164]	; (8004984 <_dtoa_r+0x5bc>)
 80048e0:	f7fb ff2e 	bl	8000740 <__aeabi_ddiv>
 80048e4:	463b      	mov	r3, r7
 80048e6:	4632      	mov	r2, r6
 80048e8:	f7fb fc48 	bl	800017c <__aeabi_dsub>
 80048ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80048f0:	9f03      	ldr	r7, [sp, #12]
 80048f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048f6:	f7fc f8a9 	bl	8000a4c <__aeabi_d2iz>
 80048fa:	4604      	mov	r4, r0
 80048fc:	f7fb fd8c 	bl	8000418 <__aeabi_i2d>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004908:	f7fb fc38 	bl	800017c <__aeabi_dsub>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	3430      	adds	r4, #48	; 0x30
 8004912:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004916:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800491a:	f807 4b01 	strb.w	r4, [r7], #1
 800491e:	f7fc f857 	bl	80009d0 <__aeabi_dcmplt>
 8004922:	2800      	cmp	r0, #0
 8004924:	d174      	bne.n	8004a10 <_dtoa_r+0x648>
 8004926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800492a:	2000      	movs	r0, #0
 800492c:	4911      	ldr	r1, [pc, #68]	; (8004974 <_dtoa_r+0x5ac>)
 800492e:	f7fb fc25 	bl	800017c <__aeabi_dsub>
 8004932:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004936:	f7fc f84b 	bl	80009d0 <__aeabi_dcmplt>
 800493a:	2800      	cmp	r0, #0
 800493c:	f040 80b7 	bne.w	8004aae <_dtoa_r+0x6e6>
 8004940:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004942:	429f      	cmp	r7, r3
 8004944:	f43f af7a 	beq.w	800483c <_dtoa_r+0x474>
 8004948:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800494c:	2200      	movs	r2, #0
 800494e:	4b0a      	ldr	r3, [pc, #40]	; (8004978 <_dtoa_r+0x5b0>)
 8004950:	f7fb fdcc 	bl	80004ec <__aeabi_dmul>
 8004954:	2200      	movs	r2, #0
 8004956:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800495a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800495e:	4b06      	ldr	r3, [pc, #24]	; (8004978 <_dtoa_r+0x5b0>)
 8004960:	f7fb fdc4 	bl	80004ec <__aeabi_dmul>
 8004964:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004968:	e7c3      	b.n	80048f2 <_dtoa_r+0x52a>
 800496a:	bf00      	nop
 800496c:	08007050 	.word	0x08007050
 8004970:	08007028 	.word	0x08007028
 8004974:	3ff00000 	.word	0x3ff00000
 8004978:	40240000 	.word	0x40240000
 800497c:	401c0000 	.word	0x401c0000
 8004980:	40140000 	.word	0x40140000
 8004984:	3fe00000 	.word	0x3fe00000
 8004988:	4630      	mov	r0, r6
 800498a:	4639      	mov	r1, r7
 800498c:	f7fb fdae 	bl	80004ec <__aeabi_dmul>
 8004990:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004992:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004996:	9c03      	ldr	r4, [sp, #12]
 8004998:	9314      	str	r3, [sp, #80]	; 0x50
 800499a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800499e:	f7fc f855 	bl	8000a4c <__aeabi_d2iz>
 80049a2:	9015      	str	r0, [sp, #84]	; 0x54
 80049a4:	f7fb fd38 	bl	8000418 <__aeabi_i2d>
 80049a8:	4602      	mov	r2, r0
 80049aa:	460b      	mov	r3, r1
 80049ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049b0:	f7fb fbe4 	bl	800017c <__aeabi_dsub>
 80049b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80049b6:	4606      	mov	r6, r0
 80049b8:	3330      	adds	r3, #48	; 0x30
 80049ba:	f804 3b01 	strb.w	r3, [r4], #1
 80049be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049c0:	460f      	mov	r7, r1
 80049c2:	429c      	cmp	r4, r3
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	d124      	bne.n	8004a14 <_dtoa_r+0x64c>
 80049ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80049ce:	4bb0      	ldr	r3, [pc, #704]	; (8004c90 <_dtoa_r+0x8c8>)
 80049d0:	f7fb fbd6 	bl	8000180 <__adddf3>
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	4630      	mov	r0, r6
 80049da:	4639      	mov	r1, r7
 80049dc:	f7fc f816 	bl	8000a0c <__aeabi_dcmpgt>
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d163      	bne.n	8004aac <_dtoa_r+0x6e4>
 80049e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80049e8:	2000      	movs	r0, #0
 80049ea:	49a9      	ldr	r1, [pc, #676]	; (8004c90 <_dtoa_r+0x8c8>)
 80049ec:	f7fb fbc6 	bl	800017c <__aeabi_dsub>
 80049f0:	4602      	mov	r2, r0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4630      	mov	r0, r6
 80049f6:	4639      	mov	r1, r7
 80049f8:	f7fb ffea 	bl	80009d0 <__aeabi_dcmplt>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	f43f af1d 	beq.w	800483c <_dtoa_r+0x474>
 8004a02:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004a04:	1e7b      	subs	r3, r7, #1
 8004a06:	9314      	str	r3, [sp, #80]	; 0x50
 8004a08:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004a0c:	2b30      	cmp	r3, #48	; 0x30
 8004a0e:	d0f8      	beq.n	8004a02 <_dtoa_r+0x63a>
 8004a10:	46c2      	mov	sl, r8
 8004a12:	e03b      	b.n	8004a8c <_dtoa_r+0x6c4>
 8004a14:	4b9f      	ldr	r3, [pc, #636]	; (8004c94 <_dtoa_r+0x8cc>)
 8004a16:	f7fb fd69 	bl	80004ec <__aeabi_dmul>
 8004a1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a1e:	e7bc      	b.n	800499a <_dtoa_r+0x5d2>
 8004a20:	9f03      	ldr	r7, [sp, #12]
 8004a22:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004a26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a2a:	4640      	mov	r0, r8
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	f7fb fe87 	bl	8000740 <__aeabi_ddiv>
 8004a32:	f7fc f80b 	bl	8000a4c <__aeabi_d2iz>
 8004a36:	4604      	mov	r4, r0
 8004a38:	f7fb fcee 	bl	8000418 <__aeabi_i2d>
 8004a3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a40:	f7fb fd54 	bl	80004ec <__aeabi_dmul>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4640      	mov	r0, r8
 8004a4a:	4649      	mov	r1, r9
 8004a4c:	f7fb fb96 	bl	800017c <__aeabi_dsub>
 8004a50:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004a54:	f807 6b01 	strb.w	r6, [r7], #1
 8004a58:	9e03      	ldr	r6, [sp, #12]
 8004a5a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004a5e:	1bbe      	subs	r6, r7, r6
 8004a60:	45b4      	cmp	ip, r6
 8004a62:	4602      	mov	r2, r0
 8004a64:	460b      	mov	r3, r1
 8004a66:	d136      	bne.n	8004ad6 <_dtoa_r+0x70e>
 8004a68:	f7fb fb8a 	bl	8000180 <__adddf3>
 8004a6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a70:	4680      	mov	r8, r0
 8004a72:	4689      	mov	r9, r1
 8004a74:	f7fb ffca 	bl	8000a0c <__aeabi_dcmpgt>
 8004a78:	bb58      	cbnz	r0, 8004ad2 <_dtoa_r+0x70a>
 8004a7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a7e:	4640      	mov	r0, r8
 8004a80:	4649      	mov	r1, r9
 8004a82:	f7fb ff9b 	bl	80009bc <__aeabi_dcmpeq>
 8004a86:	b108      	cbz	r0, 8004a8c <_dtoa_r+0x6c4>
 8004a88:	07e1      	lsls	r1, r4, #31
 8004a8a:	d422      	bmi.n	8004ad2 <_dtoa_r+0x70a>
 8004a8c:	4628      	mov	r0, r5
 8004a8e:	4659      	mov	r1, fp
 8004a90:	f000 fe7a 	bl	8005788 <_Bfree>
 8004a94:	2300      	movs	r3, #0
 8004a96:	703b      	strb	r3, [r7, #0]
 8004a98:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004a9a:	f10a 0001 	add.w	r0, sl, #1
 8004a9e:	6018      	str	r0, [r3, #0]
 8004aa0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f43f acde 	beq.w	8004464 <_dtoa_r+0x9c>
 8004aa8:	601f      	str	r7, [r3, #0]
 8004aaa:	e4db      	b.n	8004464 <_dtoa_r+0x9c>
 8004aac:	4627      	mov	r7, r4
 8004aae:	463b      	mov	r3, r7
 8004ab0:	461f      	mov	r7, r3
 8004ab2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ab6:	2a39      	cmp	r2, #57	; 0x39
 8004ab8:	d107      	bne.n	8004aca <_dtoa_r+0x702>
 8004aba:	9a03      	ldr	r2, [sp, #12]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d1f7      	bne.n	8004ab0 <_dtoa_r+0x6e8>
 8004ac0:	2230      	movs	r2, #48	; 0x30
 8004ac2:	9903      	ldr	r1, [sp, #12]
 8004ac4:	f108 0801 	add.w	r8, r8, #1
 8004ac8:	700a      	strb	r2, [r1, #0]
 8004aca:	781a      	ldrb	r2, [r3, #0]
 8004acc:	3201      	adds	r2, #1
 8004ace:	701a      	strb	r2, [r3, #0]
 8004ad0:	e79e      	b.n	8004a10 <_dtoa_r+0x648>
 8004ad2:	46d0      	mov	r8, sl
 8004ad4:	e7eb      	b.n	8004aae <_dtoa_r+0x6e6>
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	4b6e      	ldr	r3, [pc, #440]	; (8004c94 <_dtoa_r+0x8cc>)
 8004ada:	f7fb fd07 	bl	80004ec <__aeabi_dmul>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	4680      	mov	r8, r0
 8004ae4:	4689      	mov	r9, r1
 8004ae6:	f7fb ff69 	bl	80009bc <__aeabi_dcmpeq>
 8004aea:	2800      	cmp	r0, #0
 8004aec:	d09b      	beq.n	8004a26 <_dtoa_r+0x65e>
 8004aee:	e7cd      	b.n	8004a8c <_dtoa_r+0x6c4>
 8004af0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004af2:	2a00      	cmp	r2, #0
 8004af4:	f000 80d0 	beq.w	8004c98 <_dtoa_r+0x8d0>
 8004af8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004afa:	2a01      	cmp	r2, #1
 8004afc:	f300 80ae 	bgt.w	8004c5c <_dtoa_r+0x894>
 8004b00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b02:	2a00      	cmp	r2, #0
 8004b04:	f000 80a6 	beq.w	8004c54 <_dtoa_r+0x88c>
 8004b08:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004b0c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b0e:	9f06      	ldr	r7, [sp, #24]
 8004b10:	9a06      	ldr	r2, [sp, #24]
 8004b12:	2101      	movs	r1, #1
 8004b14:	441a      	add	r2, r3
 8004b16:	9206      	str	r2, [sp, #24]
 8004b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	441a      	add	r2, r3
 8004b1e:	9209      	str	r2, [sp, #36]	; 0x24
 8004b20:	f000 ff32 	bl	8005988 <__i2b>
 8004b24:	4606      	mov	r6, r0
 8004b26:	2f00      	cmp	r7, #0
 8004b28:	dd0c      	ble.n	8004b44 <_dtoa_r+0x77c>
 8004b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	dd09      	ble.n	8004b44 <_dtoa_r+0x77c>
 8004b30:	42bb      	cmp	r3, r7
 8004b32:	bfa8      	it	ge
 8004b34:	463b      	movge	r3, r7
 8004b36:	9a06      	ldr	r2, [sp, #24]
 8004b38:	1aff      	subs	r7, r7, r3
 8004b3a:	1ad2      	subs	r2, r2, r3
 8004b3c:	9206      	str	r2, [sp, #24]
 8004b3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	9309      	str	r3, [sp, #36]	; 0x24
 8004b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b46:	b1f3      	cbz	r3, 8004b86 <_dtoa_r+0x7be>
 8004b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f000 80a8 	beq.w	8004ca0 <_dtoa_r+0x8d8>
 8004b50:	2c00      	cmp	r4, #0
 8004b52:	dd10      	ble.n	8004b76 <_dtoa_r+0x7ae>
 8004b54:	4631      	mov	r1, r6
 8004b56:	4622      	mov	r2, r4
 8004b58:	4628      	mov	r0, r5
 8004b5a:	f000 ffd3 	bl	8005b04 <__pow5mult>
 8004b5e:	465a      	mov	r2, fp
 8004b60:	4601      	mov	r1, r0
 8004b62:	4606      	mov	r6, r0
 8004b64:	4628      	mov	r0, r5
 8004b66:	f000 ff25 	bl	80059b4 <__multiply>
 8004b6a:	4680      	mov	r8, r0
 8004b6c:	4659      	mov	r1, fp
 8004b6e:	4628      	mov	r0, r5
 8004b70:	f000 fe0a 	bl	8005788 <_Bfree>
 8004b74:	46c3      	mov	fp, r8
 8004b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b78:	1b1a      	subs	r2, r3, r4
 8004b7a:	d004      	beq.n	8004b86 <_dtoa_r+0x7be>
 8004b7c:	4659      	mov	r1, fp
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f000 ffc0 	bl	8005b04 <__pow5mult>
 8004b84:	4683      	mov	fp, r0
 8004b86:	2101      	movs	r1, #1
 8004b88:	4628      	mov	r0, r5
 8004b8a:	f000 fefd 	bl	8005988 <__i2b>
 8004b8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b90:	4604      	mov	r4, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f340 8086 	ble.w	8004ca4 <_dtoa_r+0x8dc>
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4601      	mov	r1, r0
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	f000 ffb1 	bl	8005b04 <__pow5mult>
 8004ba2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ba4:	4604      	mov	r4, r0
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	dd7f      	ble.n	8004caa <_dtoa_r+0x8e2>
 8004baa:	f04f 0800 	mov.w	r8, #0
 8004bae:	6923      	ldr	r3, [r4, #16]
 8004bb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004bb4:	6918      	ldr	r0, [r3, #16]
 8004bb6:	f000 fe99 	bl	80058ec <__hi0bits>
 8004bba:	f1c0 0020 	rsb	r0, r0, #32
 8004bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bc0:	4418      	add	r0, r3
 8004bc2:	f010 001f 	ands.w	r0, r0, #31
 8004bc6:	f000 8092 	beq.w	8004cee <_dtoa_r+0x926>
 8004bca:	f1c0 0320 	rsb	r3, r0, #32
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	f340 808a 	ble.w	8004ce8 <_dtoa_r+0x920>
 8004bd4:	f1c0 001c 	rsb	r0, r0, #28
 8004bd8:	9b06      	ldr	r3, [sp, #24]
 8004bda:	4407      	add	r7, r0
 8004bdc:	4403      	add	r3, r0
 8004bde:	9306      	str	r3, [sp, #24]
 8004be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be2:	4403      	add	r3, r0
 8004be4:	9309      	str	r3, [sp, #36]	; 0x24
 8004be6:	9b06      	ldr	r3, [sp, #24]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	dd05      	ble.n	8004bf8 <_dtoa_r+0x830>
 8004bec:	4659      	mov	r1, fp
 8004bee:	461a      	mov	r2, r3
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	f000 ffe1 	bl	8005bb8 <__lshift>
 8004bf6:	4683      	mov	fp, r0
 8004bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	dd05      	ble.n	8004c0a <_dtoa_r+0x842>
 8004bfe:	4621      	mov	r1, r4
 8004c00:	461a      	mov	r2, r3
 8004c02:	4628      	mov	r0, r5
 8004c04:	f000 ffd8 	bl	8005bb8 <__lshift>
 8004c08:	4604      	mov	r4, r0
 8004c0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d070      	beq.n	8004cf2 <_dtoa_r+0x92a>
 8004c10:	4621      	mov	r1, r4
 8004c12:	4658      	mov	r0, fp
 8004c14:	f001 f840 	bl	8005c98 <__mcmp>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	da6a      	bge.n	8004cf2 <_dtoa_r+0x92a>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	4659      	mov	r1, fp
 8004c20:	220a      	movs	r2, #10
 8004c22:	4628      	mov	r0, r5
 8004c24:	f000 fdd2 	bl	80057cc <__multadd>
 8004c28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c2a:	4683      	mov	fp, r0
 8004c2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8194 	beq.w	8004f5e <_dtoa_r+0xb96>
 8004c36:	4631      	mov	r1, r6
 8004c38:	2300      	movs	r3, #0
 8004c3a:	220a      	movs	r2, #10
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	f000 fdc5 	bl	80057cc <__multadd>
 8004c42:	f1b9 0f00 	cmp.w	r9, #0
 8004c46:	4606      	mov	r6, r0
 8004c48:	f300 8093 	bgt.w	8004d72 <_dtoa_r+0x9aa>
 8004c4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	dc57      	bgt.n	8004d02 <_dtoa_r+0x93a>
 8004c52:	e08e      	b.n	8004d72 <_dtoa_r+0x9aa>
 8004c54:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004c56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004c5a:	e757      	b.n	8004b0c <_dtoa_r+0x744>
 8004c5c:	9b08      	ldr	r3, [sp, #32]
 8004c5e:	1e5c      	subs	r4, r3, #1
 8004c60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c62:	42a3      	cmp	r3, r4
 8004c64:	bfb7      	itett	lt
 8004c66:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004c68:	1b1c      	subge	r4, r3, r4
 8004c6a:	1ae2      	sublt	r2, r4, r3
 8004c6c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004c6e:	bfbe      	ittt	lt
 8004c70:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004c72:	189b      	addlt	r3, r3, r2
 8004c74:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004c76:	9b08      	ldr	r3, [sp, #32]
 8004c78:	bfb8      	it	lt
 8004c7a:	2400      	movlt	r4, #0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bfbb      	ittet	lt
 8004c80:	9b06      	ldrlt	r3, [sp, #24]
 8004c82:	9a08      	ldrlt	r2, [sp, #32]
 8004c84:	9f06      	ldrge	r7, [sp, #24]
 8004c86:	1a9f      	sublt	r7, r3, r2
 8004c88:	bfac      	ite	ge
 8004c8a:	9b08      	ldrge	r3, [sp, #32]
 8004c8c:	2300      	movlt	r3, #0
 8004c8e:	e73f      	b.n	8004b10 <_dtoa_r+0x748>
 8004c90:	3fe00000 	.word	0x3fe00000
 8004c94:	40240000 	.word	0x40240000
 8004c98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004c9a:	9f06      	ldr	r7, [sp, #24]
 8004c9c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004c9e:	e742      	b.n	8004b26 <_dtoa_r+0x75e>
 8004ca0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ca2:	e76b      	b.n	8004b7c <_dtoa_r+0x7b4>
 8004ca4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	dc19      	bgt.n	8004cde <_dtoa_r+0x916>
 8004caa:	9b04      	ldr	r3, [sp, #16]
 8004cac:	b9bb      	cbnz	r3, 8004cde <_dtoa_r+0x916>
 8004cae:	9b05      	ldr	r3, [sp, #20]
 8004cb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cb4:	b99b      	cbnz	r3, 8004cde <_dtoa_r+0x916>
 8004cb6:	9b05      	ldr	r3, [sp, #20]
 8004cb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004cbc:	0d1b      	lsrs	r3, r3, #20
 8004cbe:	051b      	lsls	r3, r3, #20
 8004cc0:	b183      	cbz	r3, 8004ce4 <_dtoa_r+0x91c>
 8004cc2:	f04f 0801 	mov.w	r8, #1
 8004cc6:	9b06      	ldr	r3, [sp, #24]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	9306      	str	r3, [sp, #24]
 8004ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cce:	3301      	adds	r3, #1
 8004cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8004cd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f47f af6a 	bne.w	8004bae <_dtoa_r+0x7e6>
 8004cda:	2001      	movs	r0, #1
 8004cdc:	e76f      	b.n	8004bbe <_dtoa_r+0x7f6>
 8004cde:	f04f 0800 	mov.w	r8, #0
 8004ce2:	e7f6      	b.n	8004cd2 <_dtoa_r+0x90a>
 8004ce4:	4698      	mov	r8, r3
 8004ce6:	e7f4      	b.n	8004cd2 <_dtoa_r+0x90a>
 8004ce8:	f43f af7d 	beq.w	8004be6 <_dtoa_r+0x81e>
 8004cec:	4618      	mov	r0, r3
 8004cee:	301c      	adds	r0, #28
 8004cf0:	e772      	b.n	8004bd8 <_dtoa_r+0x810>
 8004cf2:	9b08      	ldr	r3, [sp, #32]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	dc36      	bgt.n	8004d66 <_dtoa_r+0x99e>
 8004cf8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	dd33      	ble.n	8004d66 <_dtoa_r+0x99e>
 8004cfe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d02:	f1b9 0f00 	cmp.w	r9, #0
 8004d06:	d10d      	bne.n	8004d24 <_dtoa_r+0x95c>
 8004d08:	4621      	mov	r1, r4
 8004d0a:	464b      	mov	r3, r9
 8004d0c:	2205      	movs	r2, #5
 8004d0e:	4628      	mov	r0, r5
 8004d10:	f000 fd5c 	bl	80057cc <__multadd>
 8004d14:	4601      	mov	r1, r0
 8004d16:	4604      	mov	r4, r0
 8004d18:	4658      	mov	r0, fp
 8004d1a:	f000 ffbd 	bl	8005c98 <__mcmp>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	f73f adb8 	bgt.w	8004894 <_dtoa_r+0x4cc>
 8004d24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d26:	9f03      	ldr	r7, [sp, #12]
 8004d28:	ea6f 0a03 	mvn.w	sl, r3
 8004d2c:	f04f 0800 	mov.w	r8, #0
 8004d30:	4621      	mov	r1, r4
 8004d32:	4628      	mov	r0, r5
 8004d34:	f000 fd28 	bl	8005788 <_Bfree>
 8004d38:	2e00      	cmp	r6, #0
 8004d3a:	f43f aea7 	beq.w	8004a8c <_dtoa_r+0x6c4>
 8004d3e:	f1b8 0f00 	cmp.w	r8, #0
 8004d42:	d005      	beq.n	8004d50 <_dtoa_r+0x988>
 8004d44:	45b0      	cmp	r8, r6
 8004d46:	d003      	beq.n	8004d50 <_dtoa_r+0x988>
 8004d48:	4641      	mov	r1, r8
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	f000 fd1c 	bl	8005788 <_Bfree>
 8004d50:	4631      	mov	r1, r6
 8004d52:	4628      	mov	r0, r5
 8004d54:	f000 fd18 	bl	8005788 <_Bfree>
 8004d58:	e698      	b.n	8004a8c <_dtoa_r+0x6c4>
 8004d5a:	2400      	movs	r4, #0
 8004d5c:	4626      	mov	r6, r4
 8004d5e:	e7e1      	b.n	8004d24 <_dtoa_r+0x95c>
 8004d60:	46c2      	mov	sl, r8
 8004d62:	4626      	mov	r6, r4
 8004d64:	e596      	b.n	8004894 <_dtoa_r+0x4cc>
 8004d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 80fd 	beq.w	8004f6c <_dtoa_r+0xba4>
 8004d72:	2f00      	cmp	r7, #0
 8004d74:	dd05      	ble.n	8004d82 <_dtoa_r+0x9ba>
 8004d76:	4631      	mov	r1, r6
 8004d78:	463a      	mov	r2, r7
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	f000 ff1c 	bl	8005bb8 <__lshift>
 8004d80:	4606      	mov	r6, r0
 8004d82:	f1b8 0f00 	cmp.w	r8, #0
 8004d86:	d05c      	beq.n	8004e42 <_dtoa_r+0xa7a>
 8004d88:	4628      	mov	r0, r5
 8004d8a:	6871      	ldr	r1, [r6, #4]
 8004d8c:	f000 fcbc 	bl	8005708 <_Balloc>
 8004d90:	4607      	mov	r7, r0
 8004d92:	b928      	cbnz	r0, 8004da0 <_dtoa_r+0x9d8>
 8004d94:	4602      	mov	r2, r0
 8004d96:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004d9a:	4b7f      	ldr	r3, [pc, #508]	; (8004f98 <_dtoa_r+0xbd0>)
 8004d9c:	f7ff bb28 	b.w	80043f0 <_dtoa_r+0x28>
 8004da0:	6932      	ldr	r2, [r6, #16]
 8004da2:	f106 010c 	add.w	r1, r6, #12
 8004da6:	3202      	adds	r2, #2
 8004da8:	0092      	lsls	r2, r2, #2
 8004daa:	300c      	adds	r0, #12
 8004dac:	f000 fc9e 	bl	80056ec <memcpy>
 8004db0:	2201      	movs	r2, #1
 8004db2:	4639      	mov	r1, r7
 8004db4:	4628      	mov	r0, r5
 8004db6:	f000 feff 	bl	8005bb8 <__lshift>
 8004dba:	46b0      	mov	r8, r6
 8004dbc:	4606      	mov	r6, r0
 8004dbe:	9b03      	ldr	r3, [sp, #12]
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	9308      	str	r3, [sp, #32]
 8004dc4:	9b03      	ldr	r3, [sp, #12]
 8004dc6:	444b      	add	r3, r9
 8004dc8:	930a      	str	r3, [sp, #40]	; 0x28
 8004dca:	9b04      	ldr	r3, [sp, #16]
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8004dd2:	9b08      	ldr	r3, [sp, #32]
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	4658      	mov	r0, fp
 8004dda:	9304      	str	r3, [sp, #16]
 8004ddc:	f7ff fa66 	bl	80042ac <quorem>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4641      	mov	r1, r8
 8004de4:	3330      	adds	r3, #48	; 0x30
 8004de6:	9006      	str	r0, [sp, #24]
 8004de8:	4658      	mov	r0, fp
 8004dea:	930b      	str	r3, [sp, #44]	; 0x2c
 8004dec:	f000 ff54 	bl	8005c98 <__mcmp>
 8004df0:	4632      	mov	r2, r6
 8004df2:	4681      	mov	r9, r0
 8004df4:	4621      	mov	r1, r4
 8004df6:	4628      	mov	r0, r5
 8004df8:	f000 ff6a 	bl	8005cd0 <__mdiff>
 8004dfc:	68c2      	ldr	r2, [r0, #12]
 8004dfe:	4607      	mov	r7, r0
 8004e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e02:	bb02      	cbnz	r2, 8004e46 <_dtoa_r+0xa7e>
 8004e04:	4601      	mov	r1, r0
 8004e06:	4658      	mov	r0, fp
 8004e08:	f000 ff46 	bl	8005c98 <__mcmp>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e10:	4639      	mov	r1, r7
 8004e12:	4628      	mov	r0, r5
 8004e14:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004e18:	f000 fcb6 	bl	8005788 <_Bfree>
 8004e1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e20:	9f08      	ldr	r7, [sp, #32]
 8004e22:	ea43 0102 	orr.w	r1, r3, r2
 8004e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e28:	430b      	orrs	r3, r1
 8004e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e2c:	d10d      	bne.n	8004e4a <_dtoa_r+0xa82>
 8004e2e:	2b39      	cmp	r3, #57	; 0x39
 8004e30:	d029      	beq.n	8004e86 <_dtoa_r+0xabe>
 8004e32:	f1b9 0f00 	cmp.w	r9, #0
 8004e36:	dd01      	ble.n	8004e3c <_dtoa_r+0xa74>
 8004e38:	9b06      	ldr	r3, [sp, #24]
 8004e3a:	3331      	adds	r3, #49	; 0x31
 8004e3c:	9a04      	ldr	r2, [sp, #16]
 8004e3e:	7013      	strb	r3, [r2, #0]
 8004e40:	e776      	b.n	8004d30 <_dtoa_r+0x968>
 8004e42:	4630      	mov	r0, r6
 8004e44:	e7b9      	b.n	8004dba <_dtoa_r+0x9f2>
 8004e46:	2201      	movs	r2, #1
 8004e48:	e7e2      	b.n	8004e10 <_dtoa_r+0xa48>
 8004e4a:	f1b9 0f00 	cmp.w	r9, #0
 8004e4e:	db06      	blt.n	8004e5e <_dtoa_r+0xa96>
 8004e50:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004e52:	ea41 0909 	orr.w	r9, r1, r9
 8004e56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e58:	ea59 0101 	orrs.w	r1, r9, r1
 8004e5c:	d120      	bne.n	8004ea0 <_dtoa_r+0xad8>
 8004e5e:	2a00      	cmp	r2, #0
 8004e60:	ddec      	ble.n	8004e3c <_dtoa_r+0xa74>
 8004e62:	4659      	mov	r1, fp
 8004e64:	2201      	movs	r2, #1
 8004e66:	4628      	mov	r0, r5
 8004e68:	9308      	str	r3, [sp, #32]
 8004e6a:	f000 fea5 	bl	8005bb8 <__lshift>
 8004e6e:	4621      	mov	r1, r4
 8004e70:	4683      	mov	fp, r0
 8004e72:	f000 ff11 	bl	8005c98 <__mcmp>
 8004e76:	2800      	cmp	r0, #0
 8004e78:	9b08      	ldr	r3, [sp, #32]
 8004e7a:	dc02      	bgt.n	8004e82 <_dtoa_r+0xaba>
 8004e7c:	d1de      	bne.n	8004e3c <_dtoa_r+0xa74>
 8004e7e:	07da      	lsls	r2, r3, #31
 8004e80:	d5dc      	bpl.n	8004e3c <_dtoa_r+0xa74>
 8004e82:	2b39      	cmp	r3, #57	; 0x39
 8004e84:	d1d8      	bne.n	8004e38 <_dtoa_r+0xa70>
 8004e86:	2339      	movs	r3, #57	; 0x39
 8004e88:	9a04      	ldr	r2, [sp, #16]
 8004e8a:	7013      	strb	r3, [r2, #0]
 8004e8c:	463b      	mov	r3, r7
 8004e8e:	461f      	mov	r7, r3
 8004e90:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004e94:	3b01      	subs	r3, #1
 8004e96:	2a39      	cmp	r2, #57	; 0x39
 8004e98:	d050      	beq.n	8004f3c <_dtoa_r+0xb74>
 8004e9a:	3201      	adds	r2, #1
 8004e9c:	701a      	strb	r2, [r3, #0]
 8004e9e:	e747      	b.n	8004d30 <_dtoa_r+0x968>
 8004ea0:	2a00      	cmp	r2, #0
 8004ea2:	dd03      	ble.n	8004eac <_dtoa_r+0xae4>
 8004ea4:	2b39      	cmp	r3, #57	; 0x39
 8004ea6:	d0ee      	beq.n	8004e86 <_dtoa_r+0xabe>
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	e7c7      	b.n	8004e3c <_dtoa_r+0xa74>
 8004eac:	9a08      	ldr	r2, [sp, #32]
 8004eae:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004eb0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004eb4:	428a      	cmp	r2, r1
 8004eb6:	d02a      	beq.n	8004f0e <_dtoa_r+0xb46>
 8004eb8:	4659      	mov	r1, fp
 8004eba:	2300      	movs	r3, #0
 8004ebc:	220a      	movs	r2, #10
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	f000 fc84 	bl	80057cc <__multadd>
 8004ec4:	45b0      	cmp	r8, r6
 8004ec6:	4683      	mov	fp, r0
 8004ec8:	f04f 0300 	mov.w	r3, #0
 8004ecc:	f04f 020a 	mov.w	r2, #10
 8004ed0:	4641      	mov	r1, r8
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	d107      	bne.n	8004ee6 <_dtoa_r+0xb1e>
 8004ed6:	f000 fc79 	bl	80057cc <__multadd>
 8004eda:	4680      	mov	r8, r0
 8004edc:	4606      	mov	r6, r0
 8004ede:	9b08      	ldr	r3, [sp, #32]
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	9308      	str	r3, [sp, #32]
 8004ee4:	e775      	b.n	8004dd2 <_dtoa_r+0xa0a>
 8004ee6:	f000 fc71 	bl	80057cc <__multadd>
 8004eea:	4631      	mov	r1, r6
 8004eec:	4680      	mov	r8, r0
 8004eee:	2300      	movs	r3, #0
 8004ef0:	220a      	movs	r2, #10
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f000 fc6a 	bl	80057cc <__multadd>
 8004ef8:	4606      	mov	r6, r0
 8004efa:	e7f0      	b.n	8004ede <_dtoa_r+0xb16>
 8004efc:	f1b9 0f00 	cmp.w	r9, #0
 8004f00:	bfcc      	ite	gt
 8004f02:	464f      	movgt	r7, r9
 8004f04:	2701      	movle	r7, #1
 8004f06:	f04f 0800 	mov.w	r8, #0
 8004f0a:	9a03      	ldr	r2, [sp, #12]
 8004f0c:	4417      	add	r7, r2
 8004f0e:	4659      	mov	r1, fp
 8004f10:	2201      	movs	r2, #1
 8004f12:	4628      	mov	r0, r5
 8004f14:	9308      	str	r3, [sp, #32]
 8004f16:	f000 fe4f 	bl	8005bb8 <__lshift>
 8004f1a:	4621      	mov	r1, r4
 8004f1c:	4683      	mov	fp, r0
 8004f1e:	f000 febb 	bl	8005c98 <__mcmp>
 8004f22:	2800      	cmp	r0, #0
 8004f24:	dcb2      	bgt.n	8004e8c <_dtoa_r+0xac4>
 8004f26:	d102      	bne.n	8004f2e <_dtoa_r+0xb66>
 8004f28:	9b08      	ldr	r3, [sp, #32]
 8004f2a:	07db      	lsls	r3, r3, #31
 8004f2c:	d4ae      	bmi.n	8004e8c <_dtoa_r+0xac4>
 8004f2e:	463b      	mov	r3, r7
 8004f30:	461f      	mov	r7, r3
 8004f32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f36:	2a30      	cmp	r2, #48	; 0x30
 8004f38:	d0fa      	beq.n	8004f30 <_dtoa_r+0xb68>
 8004f3a:	e6f9      	b.n	8004d30 <_dtoa_r+0x968>
 8004f3c:	9a03      	ldr	r2, [sp, #12]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d1a5      	bne.n	8004e8e <_dtoa_r+0xac6>
 8004f42:	2331      	movs	r3, #49	; 0x31
 8004f44:	f10a 0a01 	add.w	sl, sl, #1
 8004f48:	e779      	b.n	8004e3e <_dtoa_r+0xa76>
 8004f4a:	4b14      	ldr	r3, [pc, #80]	; (8004f9c <_dtoa_r+0xbd4>)
 8004f4c:	f7ff baa8 	b.w	80044a0 <_dtoa_r+0xd8>
 8004f50:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f47f aa81 	bne.w	800445a <_dtoa_r+0x92>
 8004f58:	4b11      	ldr	r3, [pc, #68]	; (8004fa0 <_dtoa_r+0xbd8>)
 8004f5a:	f7ff baa1 	b.w	80044a0 <_dtoa_r+0xd8>
 8004f5e:	f1b9 0f00 	cmp.w	r9, #0
 8004f62:	dc03      	bgt.n	8004f6c <_dtoa_r+0xba4>
 8004f64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	f73f aecb 	bgt.w	8004d02 <_dtoa_r+0x93a>
 8004f6c:	9f03      	ldr	r7, [sp, #12]
 8004f6e:	4621      	mov	r1, r4
 8004f70:	4658      	mov	r0, fp
 8004f72:	f7ff f99b 	bl	80042ac <quorem>
 8004f76:	9a03      	ldr	r2, [sp, #12]
 8004f78:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004f7c:	f807 3b01 	strb.w	r3, [r7], #1
 8004f80:	1aba      	subs	r2, r7, r2
 8004f82:	4591      	cmp	r9, r2
 8004f84:	ddba      	ble.n	8004efc <_dtoa_r+0xb34>
 8004f86:	4659      	mov	r1, fp
 8004f88:	2300      	movs	r3, #0
 8004f8a:	220a      	movs	r2, #10
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	f000 fc1d 	bl	80057cc <__multadd>
 8004f92:	4683      	mov	fp, r0
 8004f94:	e7eb      	b.n	8004f6e <_dtoa_r+0xba6>
 8004f96:	bf00      	nop
 8004f98:	08006f40 	.word	0x08006f40
 8004f9c:	08006db4 	.word	0x08006db4
 8004fa0:	08006ed8 	.word	0x08006ed8

08004fa4 <fiprintf>:
 8004fa4:	b40e      	push	{r1, r2, r3}
 8004fa6:	b503      	push	{r0, r1, lr}
 8004fa8:	4601      	mov	r1, r0
 8004faa:	ab03      	add	r3, sp, #12
 8004fac:	4805      	ldr	r0, [pc, #20]	; (8004fc4 <fiprintf+0x20>)
 8004fae:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fb2:	6800      	ldr	r0, [r0, #0]
 8004fb4:	9301      	str	r3, [sp, #4]
 8004fb6:	f001 f977 	bl	80062a8 <_vfiprintf_r>
 8004fba:	b002      	add	sp, #8
 8004fbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fc0:	b003      	add	sp, #12
 8004fc2:	4770      	bx	lr
 8004fc4:	2000000c 	.word	0x2000000c

08004fc8 <rshift>:
 8004fc8:	6903      	ldr	r3, [r0, #16]
 8004fca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004fce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8004fd2:	f100 0414 	add.w	r4, r0, #20
 8004fd6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8004fda:	dd46      	ble.n	800506a <rshift+0xa2>
 8004fdc:	f011 011f 	ands.w	r1, r1, #31
 8004fe0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8004fe4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8004fe8:	d10c      	bne.n	8005004 <rshift+0x3c>
 8004fea:	4629      	mov	r1, r5
 8004fec:	f100 0710 	add.w	r7, r0, #16
 8004ff0:	42b1      	cmp	r1, r6
 8004ff2:	d335      	bcc.n	8005060 <rshift+0x98>
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	1eea      	subs	r2, r5, #3
 8004ffa:	4296      	cmp	r6, r2
 8004ffc:	bf38      	it	cc
 8004ffe:	2300      	movcc	r3, #0
 8005000:	4423      	add	r3, r4
 8005002:	e015      	b.n	8005030 <rshift+0x68>
 8005004:	46a1      	mov	r9, r4
 8005006:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800500a:	f1c1 0820 	rsb	r8, r1, #32
 800500e:	40cf      	lsrs	r7, r1
 8005010:	f105 0e04 	add.w	lr, r5, #4
 8005014:	4576      	cmp	r6, lr
 8005016:	46f4      	mov	ip, lr
 8005018:	d816      	bhi.n	8005048 <rshift+0x80>
 800501a:	1a9a      	subs	r2, r3, r2
 800501c:	0092      	lsls	r2, r2, #2
 800501e:	3a04      	subs	r2, #4
 8005020:	3501      	adds	r5, #1
 8005022:	42ae      	cmp	r6, r5
 8005024:	bf38      	it	cc
 8005026:	2200      	movcc	r2, #0
 8005028:	18a3      	adds	r3, r4, r2
 800502a:	50a7      	str	r7, [r4, r2]
 800502c:	b107      	cbz	r7, 8005030 <rshift+0x68>
 800502e:	3304      	adds	r3, #4
 8005030:	42a3      	cmp	r3, r4
 8005032:	eba3 0204 	sub.w	r2, r3, r4
 8005036:	bf08      	it	eq
 8005038:	2300      	moveq	r3, #0
 800503a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800503e:	6102      	str	r2, [r0, #16]
 8005040:	bf08      	it	eq
 8005042:	6143      	streq	r3, [r0, #20]
 8005044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005048:	f8dc c000 	ldr.w	ip, [ip]
 800504c:	fa0c fc08 	lsl.w	ip, ip, r8
 8005050:	ea4c 0707 	orr.w	r7, ip, r7
 8005054:	f849 7b04 	str.w	r7, [r9], #4
 8005058:	f85e 7b04 	ldr.w	r7, [lr], #4
 800505c:	40cf      	lsrs	r7, r1
 800505e:	e7d9      	b.n	8005014 <rshift+0x4c>
 8005060:	f851 cb04 	ldr.w	ip, [r1], #4
 8005064:	f847 cf04 	str.w	ip, [r7, #4]!
 8005068:	e7c2      	b.n	8004ff0 <rshift+0x28>
 800506a:	4623      	mov	r3, r4
 800506c:	e7e0      	b.n	8005030 <rshift+0x68>

0800506e <__hexdig_fun>:
 800506e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005072:	2b09      	cmp	r3, #9
 8005074:	d802      	bhi.n	800507c <__hexdig_fun+0xe>
 8005076:	3820      	subs	r0, #32
 8005078:	b2c0      	uxtb	r0, r0
 800507a:	4770      	bx	lr
 800507c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005080:	2b05      	cmp	r3, #5
 8005082:	d801      	bhi.n	8005088 <__hexdig_fun+0x1a>
 8005084:	3847      	subs	r0, #71	; 0x47
 8005086:	e7f7      	b.n	8005078 <__hexdig_fun+0xa>
 8005088:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800508c:	2b05      	cmp	r3, #5
 800508e:	d801      	bhi.n	8005094 <__hexdig_fun+0x26>
 8005090:	3827      	subs	r0, #39	; 0x27
 8005092:	e7f1      	b.n	8005078 <__hexdig_fun+0xa>
 8005094:	2000      	movs	r0, #0
 8005096:	4770      	bx	lr

08005098 <__gethex>:
 8005098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509c:	b08b      	sub	sp, #44	; 0x2c
 800509e:	9305      	str	r3, [sp, #20]
 80050a0:	4bb2      	ldr	r3, [pc, #712]	; (800536c <__gethex+0x2d4>)
 80050a2:	9002      	str	r0, [sp, #8]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	468b      	mov	fp, r1
 80050a8:	4618      	mov	r0, r3
 80050aa:	4690      	mov	r8, r2
 80050ac:	9303      	str	r3, [sp, #12]
 80050ae:	f7fb f859 	bl	8000164 <strlen>
 80050b2:	4682      	mov	sl, r0
 80050b4:	9b03      	ldr	r3, [sp, #12]
 80050b6:	f8db 2000 	ldr.w	r2, [fp]
 80050ba:	4403      	add	r3, r0
 80050bc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80050c0:	9306      	str	r3, [sp, #24]
 80050c2:	1c93      	adds	r3, r2, #2
 80050c4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80050c8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80050cc:	32fe      	adds	r2, #254	; 0xfe
 80050ce:	18d1      	adds	r1, r2, r3
 80050d0:	461f      	mov	r7, r3
 80050d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80050d6:	9101      	str	r1, [sp, #4]
 80050d8:	2830      	cmp	r0, #48	; 0x30
 80050da:	d0f8      	beq.n	80050ce <__gethex+0x36>
 80050dc:	f7ff ffc7 	bl	800506e <__hexdig_fun>
 80050e0:	4604      	mov	r4, r0
 80050e2:	2800      	cmp	r0, #0
 80050e4:	d13a      	bne.n	800515c <__gethex+0xc4>
 80050e6:	4652      	mov	r2, sl
 80050e8:	4638      	mov	r0, r7
 80050ea:	9903      	ldr	r1, [sp, #12]
 80050ec:	f001 fa22 	bl	8006534 <strncmp>
 80050f0:	4605      	mov	r5, r0
 80050f2:	2800      	cmp	r0, #0
 80050f4:	d166      	bne.n	80051c4 <__gethex+0x12c>
 80050f6:	f817 000a 	ldrb.w	r0, [r7, sl]
 80050fa:	eb07 060a 	add.w	r6, r7, sl
 80050fe:	f7ff ffb6 	bl	800506e <__hexdig_fun>
 8005102:	2800      	cmp	r0, #0
 8005104:	d060      	beq.n	80051c8 <__gethex+0x130>
 8005106:	4633      	mov	r3, r6
 8005108:	7818      	ldrb	r0, [r3, #0]
 800510a:	461f      	mov	r7, r3
 800510c:	2830      	cmp	r0, #48	; 0x30
 800510e:	f103 0301 	add.w	r3, r3, #1
 8005112:	d0f9      	beq.n	8005108 <__gethex+0x70>
 8005114:	f7ff ffab 	bl	800506e <__hexdig_fun>
 8005118:	2301      	movs	r3, #1
 800511a:	fab0 f480 	clz	r4, r0
 800511e:	4635      	mov	r5, r6
 8005120:	0964      	lsrs	r4, r4, #5
 8005122:	9301      	str	r3, [sp, #4]
 8005124:	463a      	mov	r2, r7
 8005126:	4616      	mov	r6, r2
 8005128:	7830      	ldrb	r0, [r6, #0]
 800512a:	3201      	adds	r2, #1
 800512c:	f7ff ff9f 	bl	800506e <__hexdig_fun>
 8005130:	2800      	cmp	r0, #0
 8005132:	d1f8      	bne.n	8005126 <__gethex+0x8e>
 8005134:	4652      	mov	r2, sl
 8005136:	4630      	mov	r0, r6
 8005138:	9903      	ldr	r1, [sp, #12]
 800513a:	f001 f9fb 	bl	8006534 <strncmp>
 800513e:	b980      	cbnz	r0, 8005162 <__gethex+0xca>
 8005140:	b94d      	cbnz	r5, 8005156 <__gethex+0xbe>
 8005142:	eb06 050a 	add.w	r5, r6, sl
 8005146:	462a      	mov	r2, r5
 8005148:	4616      	mov	r6, r2
 800514a:	7830      	ldrb	r0, [r6, #0]
 800514c:	3201      	adds	r2, #1
 800514e:	f7ff ff8e 	bl	800506e <__hexdig_fun>
 8005152:	2800      	cmp	r0, #0
 8005154:	d1f8      	bne.n	8005148 <__gethex+0xb0>
 8005156:	1bad      	subs	r5, r5, r6
 8005158:	00ad      	lsls	r5, r5, #2
 800515a:	e004      	b.n	8005166 <__gethex+0xce>
 800515c:	2400      	movs	r4, #0
 800515e:	4625      	mov	r5, r4
 8005160:	e7e0      	b.n	8005124 <__gethex+0x8c>
 8005162:	2d00      	cmp	r5, #0
 8005164:	d1f7      	bne.n	8005156 <__gethex+0xbe>
 8005166:	7833      	ldrb	r3, [r6, #0]
 8005168:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800516c:	2b50      	cmp	r3, #80	; 0x50
 800516e:	d139      	bne.n	80051e4 <__gethex+0x14c>
 8005170:	7873      	ldrb	r3, [r6, #1]
 8005172:	2b2b      	cmp	r3, #43	; 0x2b
 8005174:	d02a      	beq.n	80051cc <__gethex+0x134>
 8005176:	2b2d      	cmp	r3, #45	; 0x2d
 8005178:	d02c      	beq.n	80051d4 <__gethex+0x13c>
 800517a:	f04f 0900 	mov.w	r9, #0
 800517e:	1c71      	adds	r1, r6, #1
 8005180:	7808      	ldrb	r0, [r1, #0]
 8005182:	f7ff ff74 	bl	800506e <__hexdig_fun>
 8005186:	1e43      	subs	r3, r0, #1
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b18      	cmp	r3, #24
 800518c:	d82a      	bhi.n	80051e4 <__gethex+0x14c>
 800518e:	f1a0 0210 	sub.w	r2, r0, #16
 8005192:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005196:	f7ff ff6a 	bl	800506e <__hexdig_fun>
 800519a:	1e43      	subs	r3, r0, #1
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b18      	cmp	r3, #24
 80051a0:	d91b      	bls.n	80051da <__gethex+0x142>
 80051a2:	f1b9 0f00 	cmp.w	r9, #0
 80051a6:	d000      	beq.n	80051aa <__gethex+0x112>
 80051a8:	4252      	negs	r2, r2
 80051aa:	4415      	add	r5, r2
 80051ac:	f8cb 1000 	str.w	r1, [fp]
 80051b0:	b1d4      	cbz	r4, 80051e8 <__gethex+0x150>
 80051b2:	9b01      	ldr	r3, [sp, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bf14      	ite	ne
 80051b8:	2700      	movne	r7, #0
 80051ba:	2706      	moveq	r7, #6
 80051bc:	4638      	mov	r0, r7
 80051be:	b00b      	add	sp, #44	; 0x2c
 80051c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051c4:	463e      	mov	r6, r7
 80051c6:	4625      	mov	r5, r4
 80051c8:	2401      	movs	r4, #1
 80051ca:	e7cc      	b.n	8005166 <__gethex+0xce>
 80051cc:	f04f 0900 	mov.w	r9, #0
 80051d0:	1cb1      	adds	r1, r6, #2
 80051d2:	e7d5      	b.n	8005180 <__gethex+0xe8>
 80051d4:	f04f 0901 	mov.w	r9, #1
 80051d8:	e7fa      	b.n	80051d0 <__gethex+0x138>
 80051da:	230a      	movs	r3, #10
 80051dc:	fb03 0202 	mla	r2, r3, r2, r0
 80051e0:	3a10      	subs	r2, #16
 80051e2:	e7d6      	b.n	8005192 <__gethex+0xfa>
 80051e4:	4631      	mov	r1, r6
 80051e6:	e7e1      	b.n	80051ac <__gethex+0x114>
 80051e8:	4621      	mov	r1, r4
 80051ea:	1bf3      	subs	r3, r6, r7
 80051ec:	3b01      	subs	r3, #1
 80051ee:	2b07      	cmp	r3, #7
 80051f0:	dc0a      	bgt.n	8005208 <__gethex+0x170>
 80051f2:	9802      	ldr	r0, [sp, #8]
 80051f4:	f000 fa88 	bl	8005708 <_Balloc>
 80051f8:	4604      	mov	r4, r0
 80051fa:	b940      	cbnz	r0, 800520e <__gethex+0x176>
 80051fc:	4602      	mov	r2, r0
 80051fe:	21de      	movs	r1, #222	; 0xde
 8005200:	4b5b      	ldr	r3, [pc, #364]	; (8005370 <__gethex+0x2d8>)
 8005202:	485c      	ldr	r0, [pc, #368]	; (8005374 <__gethex+0x2dc>)
 8005204:	f7ff f834 	bl	8004270 <__assert_func>
 8005208:	3101      	adds	r1, #1
 800520a:	105b      	asrs	r3, r3, #1
 800520c:	e7ef      	b.n	80051ee <__gethex+0x156>
 800520e:	f04f 0b00 	mov.w	fp, #0
 8005212:	f100 0914 	add.w	r9, r0, #20
 8005216:	f1ca 0301 	rsb	r3, sl, #1
 800521a:	f8cd 9010 	str.w	r9, [sp, #16]
 800521e:	f8cd b004 	str.w	fp, [sp, #4]
 8005222:	9308      	str	r3, [sp, #32]
 8005224:	42b7      	cmp	r7, r6
 8005226:	d33f      	bcc.n	80052a8 <__gethex+0x210>
 8005228:	9f04      	ldr	r7, [sp, #16]
 800522a:	9b01      	ldr	r3, [sp, #4]
 800522c:	f847 3b04 	str.w	r3, [r7], #4
 8005230:	eba7 0709 	sub.w	r7, r7, r9
 8005234:	10bf      	asrs	r7, r7, #2
 8005236:	6127      	str	r7, [r4, #16]
 8005238:	4618      	mov	r0, r3
 800523a:	f000 fb57 	bl	80058ec <__hi0bits>
 800523e:	017f      	lsls	r7, r7, #5
 8005240:	f8d8 6000 	ldr.w	r6, [r8]
 8005244:	1a3f      	subs	r7, r7, r0
 8005246:	42b7      	cmp	r7, r6
 8005248:	dd62      	ble.n	8005310 <__gethex+0x278>
 800524a:	1bbf      	subs	r7, r7, r6
 800524c:	4639      	mov	r1, r7
 800524e:	4620      	mov	r0, r4
 8005250:	f000 fef1 	bl	8006036 <__any_on>
 8005254:	4682      	mov	sl, r0
 8005256:	b1a8      	cbz	r0, 8005284 <__gethex+0x1ec>
 8005258:	f04f 0a01 	mov.w	sl, #1
 800525c:	1e7b      	subs	r3, r7, #1
 800525e:	1159      	asrs	r1, r3, #5
 8005260:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005264:	f003 021f 	and.w	r2, r3, #31
 8005268:	fa0a f202 	lsl.w	r2, sl, r2
 800526c:	420a      	tst	r2, r1
 800526e:	d009      	beq.n	8005284 <__gethex+0x1ec>
 8005270:	4553      	cmp	r3, sl
 8005272:	dd05      	ble.n	8005280 <__gethex+0x1e8>
 8005274:	4620      	mov	r0, r4
 8005276:	1eb9      	subs	r1, r7, #2
 8005278:	f000 fedd 	bl	8006036 <__any_on>
 800527c:	2800      	cmp	r0, #0
 800527e:	d144      	bne.n	800530a <__gethex+0x272>
 8005280:	f04f 0a02 	mov.w	sl, #2
 8005284:	4639      	mov	r1, r7
 8005286:	4620      	mov	r0, r4
 8005288:	f7ff fe9e 	bl	8004fc8 <rshift>
 800528c:	443d      	add	r5, r7
 800528e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005292:	42ab      	cmp	r3, r5
 8005294:	da4a      	bge.n	800532c <__gethex+0x294>
 8005296:	4621      	mov	r1, r4
 8005298:	9802      	ldr	r0, [sp, #8]
 800529a:	f000 fa75 	bl	8005788 <_Bfree>
 800529e:	2300      	movs	r3, #0
 80052a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80052a2:	27a3      	movs	r7, #163	; 0xa3
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	e789      	b.n	80051bc <__gethex+0x124>
 80052a8:	1e73      	subs	r3, r6, #1
 80052aa:	9a06      	ldr	r2, [sp, #24]
 80052ac:	9307      	str	r3, [sp, #28]
 80052ae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d019      	beq.n	80052ea <__gethex+0x252>
 80052b6:	f1bb 0f20 	cmp.w	fp, #32
 80052ba:	d107      	bne.n	80052cc <__gethex+0x234>
 80052bc:	9b04      	ldr	r3, [sp, #16]
 80052be:	9a01      	ldr	r2, [sp, #4]
 80052c0:	f843 2b04 	str.w	r2, [r3], #4
 80052c4:	9304      	str	r3, [sp, #16]
 80052c6:	2300      	movs	r3, #0
 80052c8:	469b      	mov	fp, r3
 80052ca:	9301      	str	r3, [sp, #4]
 80052cc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80052d0:	f7ff fecd 	bl	800506e <__hexdig_fun>
 80052d4:	9b01      	ldr	r3, [sp, #4]
 80052d6:	f000 000f 	and.w	r0, r0, #15
 80052da:	fa00 f00b 	lsl.w	r0, r0, fp
 80052de:	4303      	orrs	r3, r0
 80052e0:	9301      	str	r3, [sp, #4]
 80052e2:	f10b 0b04 	add.w	fp, fp, #4
 80052e6:	9b07      	ldr	r3, [sp, #28]
 80052e8:	e00d      	b.n	8005306 <__gethex+0x26e>
 80052ea:	9a08      	ldr	r2, [sp, #32]
 80052ec:	1e73      	subs	r3, r6, #1
 80052ee:	4413      	add	r3, r2
 80052f0:	42bb      	cmp	r3, r7
 80052f2:	d3e0      	bcc.n	80052b6 <__gethex+0x21e>
 80052f4:	4618      	mov	r0, r3
 80052f6:	4652      	mov	r2, sl
 80052f8:	9903      	ldr	r1, [sp, #12]
 80052fa:	9309      	str	r3, [sp, #36]	; 0x24
 80052fc:	f001 f91a 	bl	8006534 <strncmp>
 8005300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005302:	2800      	cmp	r0, #0
 8005304:	d1d7      	bne.n	80052b6 <__gethex+0x21e>
 8005306:	461e      	mov	r6, r3
 8005308:	e78c      	b.n	8005224 <__gethex+0x18c>
 800530a:	f04f 0a03 	mov.w	sl, #3
 800530e:	e7b9      	b.n	8005284 <__gethex+0x1ec>
 8005310:	da09      	bge.n	8005326 <__gethex+0x28e>
 8005312:	1bf7      	subs	r7, r6, r7
 8005314:	4621      	mov	r1, r4
 8005316:	463a      	mov	r2, r7
 8005318:	9802      	ldr	r0, [sp, #8]
 800531a:	f000 fc4d 	bl	8005bb8 <__lshift>
 800531e:	4604      	mov	r4, r0
 8005320:	1bed      	subs	r5, r5, r7
 8005322:	f100 0914 	add.w	r9, r0, #20
 8005326:	f04f 0a00 	mov.w	sl, #0
 800532a:	e7b0      	b.n	800528e <__gethex+0x1f6>
 800532c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005330:	42a8      	cmp	r0, r5
 8005332:	dd72      	ble.n	800541a <__gethex+0x382>
 8005334:	1b45      	subs	r5, r0, r5
 8005336:	42ae      	cmp	r6, r5
 8005338:	dc35      	bgt.n	80053a6 <__gethex+0x30e>
 800533a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800533e:	2b02      	cmp	r3, #2
 8005340:	d029      	beq.n	8005396 <__gethex+0x2fe>
 8005342:	2b03      	cmp	r3, #3
 8005344:	d02b      	beq.n	800539e <__gethex+0x306>
 8005346:	2b01      	cmp	r3, #1
 8005348:	d11c      	bne.n	8005384 <__gethex+0x2ec>
 800534a:	42ae      	cmp	r6, r5
 800534c:	d11a      	bne.n	8005384 <__gethex+0x2ec>
 800534e:	2e01      	cmp	r6, #1
 8005350:	d112      	bne.n	8005378 <__gethex+0x2e0>
 8005352:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005356:	9a05      	ldr	r2, [sp, #20]
 8005358:	2762      	movs	r7, #98	; 0x62
 800535a:	6013      	str	r3, [r2, #0]
 800535c:	2301      	movs	r3, #1
 800535e:	6123      	str	r3, [r4, #16]
 8005360:	f8c9 3000 	str.w	r3, [r9]
 8005364:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005366:	601c      	str	r4, [r3, #0]
 8005368:	e728      	b.n	80051bc <__gethex+0x124>
 800536a:	bf00      	nop
 800536c:	08006fb8 	.word	0x08006fb8
 8005370:	08006f40 	.word	0x08006f40
 8005374:	08006f51 	.word	0x08006f51
 8005378:	4620      	mov	r0, r4
 800537a:	1e71      	subs	r1, r6, #1
 800537c:	f000 fe5b 	bl	8006036 <__any_on>
 8005380:	2800      	cmp	r0, #0
 8005382:	d1e6      	bne.n	8005352 <__gethex+0x2ba>
 8005384:	4621      	mov	r1, r4
 8005386:	9802      	ldr	r0, [sp, #8]
 8005388:	f000 f9fe 	bl	8005788 <_Bfree>
 800538c:	2300      	movs	r3, #0
 800538e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005390:	2750      	movs	r7, #80	; 0x50
 8005392:	6013      	str	r3, [r2, #0]
 8005394:	e712      	b.n	80051bc <__gethex+0x124>
 8005396:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1f3      	bne.n	8005384 <__gethex+0x2ec>
 800539c:	e7d9      	b.n	8005352 <__gethex+0x2ba>
 800539e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1d6      	bne.n	8005352 <__gethex+0x2ba>
 80053a4:	e7ee      	b.n	8005384 <__gethex+0x2ec>
 80053a6:	1e6f      	subs	r7, r5, #1
 80053a8:	f1ba 0f00 	cmp.w	sl, #0
 80053ac:	d132      	bne.n	8005414 <__gethex+0x37c>
 80053ae:	b127      	cbz	r7, 80053ba <__gethex+0x322>
 80053b0:	4639      	mov	r1, r7
 80053b2:	4620      	mov	r0, r4
 80053b4:	f000 fe3f 	bl	8006036 <__any_on>
 80053b8:	4682      	mov	sl, r0
 80053ba:	2101      	movs	r1, #1
 80053bc:	117b      	asrs	r3, r7, #5
 80053be:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80053c2:	f007 071f 	and.w	r7, r7, #31
 80053c6:	fa01 f707 	lsl.w	r7, r1, r7
 80053ca:	421f      	tst	r7, r3
 80053cc:	f04f 0702 	mov.w	r7, #2
 80053d0:	4629      	mov	r1, r5
 80053d2:	4620      	mov	r0, r4
 80053d4:	bf18      	it	ne
 80053d6:	f04a 0a02 	orrne.w	sl, sl, #2
 80053da:	1b76      	subs	r6, r6, r5
 80053dc:	f7ff fdf4 	bl	8004fc8 <rshift>
 80053e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80053e4:	f1ba 0f00 	cmp.w	sl, #0
 80053e8:	d048      	beq.n	800547c <__gethex+0x3e4>
 80053ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d015      	beq.n	800541e <__gethex+0x386>
 80053f2:	2b03      	cmp	r3, #3
 80053f4:	d017      	beq.n	8005426 <__gethex+0x38e>
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d109      	bne.n	800540e <__gethex+0x376>
 80053fa:	f01a 0f02 	tst.w	sl, #2
 80053fe:	d006      	beq.n	800540e <__gethex+0x376>
 8005400:	f8d9 0000 	ldr.w	r0, [r9]
 8005404:	ea4a 0a00 	orr.w	sl, sl, r0
 8005408:	f01a 0f01 	tst.w	sl, #1
 800540c:	d10e      	bne.n	800542c <__gethex+0x394>
 800540e:	f047 0710 	orr.w	r7, r7, #16
 8005412:	e033      	b.n	800547c <__gethex+0x3e4>
 8005414:	f04f 0a01 	mov.w	sl, #1
 8005418:	e7cf      	b.n	80053ba <__gethex+0x322>
 800541a:	2701      	movs	r7, #1
 800541c:	e7e2      	b.n	80053e4 <__gethex+0x34c>
 800541e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005420:	f1c3 0301 	rsb	r3, r3, #1
 8005424:	9315      	str	r3, [sp, #84]	; 0x54
 8005426:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0f0      	beq.n	800540e <__gethex+0x376>
 800542c:	f04f 0c00 	mov.w	ip, #0
 8005430:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005434:	f104 0314 	add.w	r3, r4, #20
 8005438:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800543c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005440:	4618      	mov	r0, r3
 8005442:	f853 2b04 	ldr.w	r2, [r3], #4
 8005446:	f1b2 3fff 	cmp.w	r2, #4294967295
 800544a:	d01c      	beq.n	8005486 <__gethex+0x3ee>
 800544c:	3201      	adds	r2, #1
 800544e:	6002      	str	r2, [r0, #0]
 8005450:	2f02      	cmp	r7, #2
 8005452:	f104 0314 	add.w	r3, r4, #20
 8005456:	d13d      	bne.n	80054d4 <__gethex+0x43c>
 8005458:	f8d8 2000 	ldr.w	r2, [r8]
 800545c:	3a01      	subs	r2, #1
 800545e:	42b2      	cmp	r2, r6
 8005460:	d10a      	bne.n	8005478 <__gethex+0x3e0>
 8005462:	2201      	movs	r2, #1
 8005464:	1171      	asrs	r1, r6, #5
 8005466:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800546a:	f006 061f 	and.w	r6, r6, #31
 800546e:	fa02 f606 	lsl.w	r6, r2, r6
 8005472:	421e      	tst	r6, r3
 8005474:	bf18      	it	ne
 8005476:	4617      	movne	r7, r2
 8005478:	f047 0720 	orr.w	r7, r7, #32
 800547c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800547e:	601c      	str	r4, [r3, #0]
 8005480:	9b05      	ldr	r3, [sp, #20]
 8005482:	601d      	str	r5, [r3, #0]
 8005484:	e69a      	b.n	80051bc <__gethex+0x124>
 8005486:	4299      	cmp	r1, r3
 8005488:	f843 cc04 	str.w	ip, [r3, #-4]
 800548c:	d8d8      	bhi.n	8005440 <__gethex+0x3a8>
 800548e:	68a3      	ldr	r3, [r4, #8]
 8005490:	459b      	cmp	fp, r3
 8005492:	db17      	blt.n	80054c4 <__gethex+0x42c>
 8005494:	6861      	ldr	r1, [r4, #4]
 8005496:	9802      	ldr	r0, [sp, #8]
 8005498:	3101      	adds	r1, #1
 800549a:	f000 f935 	bl	8005708 <_Balloc>
 800549e:	4681      	mov	r9, r0
 80054a0:	b918      	cbnz	r0, 80054aa <__gethex+0x412>
 80054a2:	4602      	mov	r2, r0
 80054a4:	2184      	movs	r1, #132	; 0x84
 80054a6:	4b19      	ldr	r3, [pc, #100]	; (800550c <__gethex+0x474>)
 80054a8:	e6ab      	b.n	8005202 <__gethex+0x16a>
 80054aa:	6922      	ldr	r2, [r4, #16]
 80054ac:	f104 010c 	add.w	r1, r4, #12
 80054b0:	3202      	adds	r2, #2
 80054b2:	0092      	lsls	r2, r2, #2
 80054b4:	300c      	adds	r0, #12
 80054b6:	f000 f919 	bl	80056ec <memcpy>
 80054ba:	4621      	mov	r1, r4
 80054bc:	9802      	ldr	r0, [sp, #8]
 80054be:	f000 f963 	bl	8005788 <_Bfree>
 80054c2:	464c      	mov	r4, r9
 80054c4:	6923      	ldr	r3, [r4, #16]
 80054c6:	1c5a      	adds	r2, r3, #1
 80054c8:	6122      	str	r2, [r4, #16]
 80054ca:	2201      	movs	r2, #1
 80054cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80054d0:	615a      	str	r2, [r3, #20]
 80054d2:	e7bd      	b.n	8005450 <__gethex+0x3b8>
 80054d4:	6922      	ldr	r2, [r4, #16]
 80054d6:	455a      	cmp	r2, fp
 80054d8:	dd0b      	ble.n	80054f2 <__gethex+0x45a>
 80054da:	2101      	movs	r1, #1
 80054dc:	4620      	mov	r0, r4
 80054de:	f7ff fd73 	bl	8004fc8 <rshift>
 80054e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80054e6:	3501      	adds	r5, #1
 80054e8:	42ab      	cmp	r3, r5
 80054ea:	f6ff aed4 	blt.w	8005296 <__gethex+0x1fe>
 80054ee:	2701      	movs	r7, #1
 80054f0:	e7c2      	b.n	8005478 <__gethex+0x3e0>
 80054f2:	f016 061f 	ands.w	r6, r6, #31
 80054f6:	d0fa      	beq.n	80054ee <__gethex+0x456>
 80054f8:	4453      	add	r3, sl
 80054fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80054fe:	f000 f9f5 	bl	80058ec <__hi0bits>
 8005502:	f1c6 0620 	rsb	r6, r6, #32
 8005506:	42b0      	cmp	r0, r6
 8005508:	dbe7      	blt.n	80054da <__gethex+0x442>
 800550a:	e7f0      	b.n	80054ee <__gethex+0x456>
 800550c:	08006f40 	.word	0x08006f40

08005510 <L_shift>:
 8005510:	f1c2 0208 	rsb	r2, r2, #8
 8005514:	0092      	lsls	r2, r2, #2
 8005516:	b570      	push	{r4, r5, r6, lr}
 8005518:	f1c2 0620 	rsb	r6, r2, #32
 800551c:	6843      	ldr	r3, [r0, #4]
 800551e:	6804      	ldr	r4, [r0, #0]
 8005520:	fa03 f506 	lsl.w	r5, r3, r6
 8005524:	432c      	orrs	r4, r5
 8005526:	40d3      	lsrs	r3, r2
 8005528:	6004      	str	r4, [r0, #0]
 800552a:	f840 3f04 	str.w	r3, [r0, #4]!
 800552e:	4288      	cmp	r0, r1
 8005530:	d3f4      	bcc.n	800551c <L_shift+0xc>
 8005532:	bd70      	pop	{r4, r5, r6, pc}

08005534 <__match>:
 8005534:	b530      	push	{r4, r5, lr}
 8005536:	6803      	ldr	r3, [r0, #0]
 8005538:	3301      	adds	r3, #1
 800553a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800553e:	b914      	cbnz	r4, 8005546 <__match+0x12>
 8005540:	6003      	str	r3, [r0, #0]
 8005542:	2001      	movs	r0, #1
 8005544:	bd30      	pop	{r4, r5, pc}
 8005546:	f813 2b01 	ldrb.w	r2, [r3], #1
 800554a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800554e:	2d19      	cmp	r5, #25
 8005550:	bf98      	it	ls
 8005552:	3220      	addls	r2, #32
 8005554:	42a2      	cmp	r2, r4
 8005556:	d0f0      	beq.n	800553a <__match+0x6>
 8005558:	2000      	movs	r0, #0
 800555a:	e7f3      	b.n	8005544 <__match+0x10>

0800555c <__hexnan>:
 800555c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005560:	2500      	movs	r5, #0
 8005562:	680b      	ldr	r3, [r1, #0]
 8005564:	4682      	mov	sl, r0
 8005566:	115e      	asrs	r6, r3, #5
 8005568:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800556c:	f013 031f 	ands.w	r3, r3, #31
 8005570:	bf18      	it	ne
 8005572:	3604      	addne	r6, #4
 8005574:	1f37      	subs	r7, r6, #4
 8005576:	46b9      	mov	r9, r7
 8005578:	463c      	mov	r4, r7
 800557a:	46ab      	mov	fp, r5
 800557c:	b087      	sub	sp, #28
 800557e:	4690      	mov	r8, r2
 8005580:	6802      	ldr	r2, [r0, #0]
 8005582:	9301      	str	r3, [sp, #4]
 8005584:	f846 5c04 	str.w	r5, [r6, #-4]
 8005588:	9502      	str	r5, [sp, #8]
 800558a:	7851      	ldrb	r1, [r2, #1]
 800558c:	1c53      	adds	r3, r2, #1
 800558e:	9303      	str	r3, [sp, #12]
 8005590:	b341      	cbz	r1, 80055e4 <__hexnan+0x88>
 8005592:	4608      	mov	r0, r1
 8005594:	9205      	str	r2, [sp, #20]
 8005596:	9104      	str	r1, [sp, #16]
 8005598:	f7ff fd69 	bl	800506e <__hexdig_fun>
 800559c:	2800      	cmp	r0, #0
 800559e:	d14f      	bne.n	8005640 <__hexnan+0xe4>
 80055a0:	9904      	ldr	r1, [sp, #16]
 80055a2:	9a05      	ldr	r2, [sp, #20]
 80055a4:	2920      	cmp	r1, #32
 80055a6:	d818      	bhi.n	80055da <__hexnan+0x7e>
 80055a8:	9b02      	ldr	r3, [sp, #8]
 80055aa:	459b      	cmp	fp, r3
 80055ac:	dd13      	ble.n	80055d6 <__hexnan+0x7a>
 80055ae:	454c      	cmp	r4, r9
 80055b0:	d206      	bcs.n	80055c0 <__hexnan+0x64>
 80055b2:	2d07      	cmp	r5, #7
 80055b4:	dc04      	bgt.n	80055c0 <__hexnan+0x64>
 80055b6:	462a      	mov	r2, r5
 80055b8:	4649      	mov	r1, r9
 80055ba:	4620      	mov	r0, r4
 80055bc:	f7ff ffa8 	bl	8005510 <L_shift>
 80055c0:	4544      	cmp	r4, r8
 80055c2:	d950      	bls.n	8005666 <__hexnan+0x10a>
 80055c4:	2300      	movs	r3, #0
 80055c6:	f1a4 0904 	sub.w	r9, r4, #4
 80055ca:	f844 3c04 	str.w	r3, [r4, #-4]
 80055ce:	461d      	mov	r5, r3
 80055d0:	464c      	mov	r4, r9
 80055d2:	f8cd b008 	str.w	fp, [sp, #8]
 80055d6:	9a03      	ldr	r2, [sp, #12]
 80055d8:	e7d7      	b.n	800558a <__hexnan+0x2e>
 80055da:	2929      	cmp	r1, #41	; 0x29
 80055dc:	d156      	bne.n	800568c <__hexnan+0x130>
 80055de:	3202      	adds	r2, #2
 80055e0:	f8ca 2000 	str.w	r2, [sl]
 80055e4:	f1bb 0f00 	cmp.w	fp, #0
 80055e8:	d050      	beq.n	800568c <__hexnan+0x130>
 80055ea:	454c      	cmp	r4, r9
 80055ec:	d206      	bcs.n	80055fc <__hexnan+0xa0>
 80055ee:	2d07      	cmp	r5, #7
 80055f0:	dc04      	bgt.n	80055fc <__hexnan+0xa0>
 80055f2:	462a      	mov	r2, r5
 80055f4:	4649      	mov	r1, r9
 80055f6:	4620      	mov	r0, r4
 80055f8:	f7ff ff8a 	bl	8005510 <L_shift>
 80055fc:	4544      	cmp	r4, r8
 80055fe:	d934      	bls.n	800566a <__hexnan+0x10e>
 8005600:	4623      	mov	r3, r4
 8005602:	f1a8 0204 	sub.w	r2, r8, #4
 8005606:	f853 1b04 	ldr.w	r1, [r3], #4
 800560a:	429f      	cmp	r7, r3
 800560c:	f842 1f04 	str.w	r1, [r2, #4]!
 8005610:	d2f9      	bcs.n	8005606 <__hexnan+0xaa>
 8005612:	1b3b      	subs	r3, r7, r4
 8005614:	f023 0303 	bic.w	r3, r3, #3
 8005618:	3304      	adds	r3, #4
 800561a:	3401      	adds	r4, #1
 800561c:	3e03      	subs	r6, #3
 800561e:	42b4      	cmp	r4, r6
 8005620:	bf88      	it	hi
 8005622:	2304      	movhi	r3, #4
 8005624:	2200      	movs	r2, #0
 8005626:	4443      	add	r3, r8
 8005628:	f843 2b04 	str.w	r2, [r3], #4
 800562c:	429f      	cmp	r7, r3
 800562e:	d2fb      	bcs.n	8005628 <__hexnan+0xcc>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	b91b      	cbnz	r3, 800563c <__hexnan+0xe0>
 8005634:	4547      	cmp	r7, r8
 8005636:	d127      	bne.n	8005688 <__hexnan+0x12c>
 8005638:	2301      	movs	r3, #1
 800563a:	603b      	str	r3, [r7, #0]
 800563c:	2005      	movs	r0, #5
 800563e:	e026      	b.n	800568e <__hexnan+0x132>
 8005640:	3501      	adds	r5, #1
 8005642:	2d08      	cmp	r5, #8
 8005644:	f10b 0b01 	add.w	fp, fp, #1
 8005648:	dd06      	ble.n	8005658 <__hexnan+0xfc>
 800564a:	4544      	cmp	r4, r8
 800564c:	d9c3      	bls.n	80055d6 <__hexnan+0x7a>
 800564e:	2300      	movs	r3, #0
 8005650:	2501      	movs	r5, #1
 8005652:	f844 3c04 	str.w	r3, [r4, #-4]
 8005656:	3c04      	subs	r4, #4
 8005658:	6822      	ldr	r2, [r4, #0]
 800565a:	f000 000f 	and.w	r0, r0, #15
 800565e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8005662:	6022      	str	r2, [r4, #0]
 8005664:	e7b7      	b.n	80055d6 <__hexnan+0x7a>
 8005666:	2508      	movs	r5, #8
 8005668:	e7b5      	b.n	80055d6 <__hexnan+0x7a>
 800566a:	9b01      	ldr	r3, [sp, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0df      	beq.n	8005630 <__hexnan+0xd4>
 8005670:	f04f 32ff 	mov.w	r2, #4294967295
 8005674:	f1c3 0320 	rsb	r3, r3, #32
 8005678:	fa22 f303 	lsr.w	r3, r2, r3
 800567c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005680:	401a      	ands	r2, r3
 8005682:	f846 2c04 	str.w	r2, [r6, #-4]
 8005686:	e7d3      	b.n	8005630 <__hexnan+0xd4>
 8005688:	3f04      	subs	r7, #4
 800568a:	e7d1      	b.n	8005630 <__hexnan+0xd4>
 800568c:	2004      	movs	r0, #4
 800568e:	b007      	add	sp, #28
 8005690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005694 <_localeconv_r>:
 8005694:	4800      	ldr	r0, [pc, #0]	; (8005698 <_localeconv_r+0x4>)
 8005696:	4770      	bx	lr
 8005698:	20000164 	.word	0x20000164

0800569c <malloc>:
 800569c:	4b02      	ldr	r3, [pc, #8]	; (80056a8 <malloc+0xc>)
 800569e:	4601      	mov	r1, r0
 80056a0:	6818      	ldr	r0, [r3, #0]
 80056a2:	f000 bd65 	b.w	8006170 <_malloc_r>
 80056a6:	bf00      	nop
 80056a8:	2000000c 	.word	0x2000000c

080056ac <__ascii_mbtowc>:
 80056ac:	b082      	sub	sp, #8
 80056ae:	b901      	cbnz	r1, 80056b2 <__ascii_mbtowc+0x6>
 80056b0:	a901      	add	r1, sp, #4
 80056b2:	b142      	cbz	r2, 80056c6 <__ascii_mbtowc+0x1a>
 80056b4:	b14b      	cbz	r3, 80056ca <__ascii_mbtowc+0x1e>
 80056b6:	7813      	ldrb	r3, [r2, #0]
 80056b8:	600b      	str	r3, [r1, #0]
 80056ba:	7812      	ldrb	r2, [r2, #0]
 80056bc:	1e10      	subs	r0, r2, #0
 80056be:	bf18      	it	ne
 80056c0:	2001      	movne	r0, #1
 80056c2:	b002      	add	sp, #8
 80056c4:	4770      	bx	lr
 80056c6:	4610      	mov	r0, r2
 80056c8:	e7fb      	b.n	80056c2 <__ascii_mbtowc+0x16>
 80056ca:	f06f 0001 	mvn.w	r0, #1
 80056ce:	e7f8      	b.n	80056c2 <__ascii_mbtowc+0x16>

080056d0 <memchr>:
 80056d0:	4603      	mov	r3, r0
 80056d2:	b510      	push	{r4, lr}
 80056d4:	b2c9      	uxtb	r1, r1
 80056d6:	4402      	add	r2, r0
 80056d8:	4293      	cmp	r3, r2
 80056da:	4618      	mov	r0, r3
 80056dc:	d101      	bne.n	80056e2 <memchr+0x12>
 80056de:	2000      	movs	r0, #0
 80056e0:	e003      	b.n	80056ea <memchr+0x1a>
 80056e2:	7804      	ldrb	r4, [r0, #0]
 80056e4:	3301      	adds	r3, #1
 80056e6:	428c      	cmp	r4, r1
 80056e8:	d1f6      	bne.n	80056d8 <memchr+0x8>
 80056ea:	bd10      	pop	{r4, pc}

080056ec <memcpy>:
 80056ec:	440a      	add	r2, r1
 80056ee:	4291      	cmp	r1, r2
 80056f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80056f4:	d100      	bne.n	80056f8 <memcpy+0xc>
 80056f6:	4770      	bx	lr
 80056f8:	b510      	push	{r4, lr}
 80056fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056fe:	4291      	cmp	r1, r2
 8005700:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005704:	d1f9      	bne.n	80056fa <memcpy+0xe>
 8005706:	bd10      	pop	{r4, pc}

08005708 <_Balloc>:
 8005708:	b570      	push	{r4, r5, r6, lr}
 800570a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800570c:	4604      	mov	r4, r0
 800570e:	460d      	mov	r5, r1
 8005710:	b976      	cbnz	r6, 8005730 <_Balloc+0x28>
 8005712:	2010      	movs	r0, #16
 8005714:	f7ff ffc2 	bl	800569c <malloc>
 8005718:	4602      	mov	r2, r0
 800571a:	6260      	str	r0, [r4, #36]	; 0x24
 800571c:	b920      	cbnz	r0, 8005728 <_Balloc+0x20>
 800571e:	2166      	movs	r1, #102	; 0x66
 8005720:	4b17      	ldr	r3, [pc, #92]	; (8005780 <_Balloc+0x78>)
 8005722:	4818      	ldr	r0, [pc, #96]	; (8005784 <_Balloc+0x7c>)
 8005724:	f7fe fda4 	bl	8004270 <__assert_func>
 8005728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800572c:	6006      	str	r6, [r0, #0]
 800572e:	60c6      	str	r6, [r0, #12]
 8005730:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005732:	68f3      	ldr	r3, [r6, #12]
 8005734:	b183      	cbz	r3, 8005758 <_Balloc+0x50>
 8005736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800573e:	b9b8      	cbnz	r0, 8005770 <_Balloc+0x68>
 8005740:	2101      	movs	r1, #1
 8005742:	fa01 f605 	lsl.w	r6, r1, r5
 8005746:	1d72      	adds	r2, r6, #5
 8005748:	4620      	mov	r0, r4
 800574a:	0092      	lsls	r2, r2, #2
 800574c:	f000 fc94 	bl	8006078 <_calloc_r>
 8005750:	b160      	cbz	r0, 800576c <_Balloc+0x64>
 8005752:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005756:	e00e      	b.n	8005776 <_Balloc+0x6e>
 8005758:	2221      	movs	r2, #33	; 0x21
 800575a:	2104      	movs	r1, #4
 800575c:	4620      	mov	r0, r4
 800575e:	f000 fc8b 	bl	8006078 <_calloc_r>
 8005762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005764:	60f0      	str	r0, [r6, #12]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e4      	bne.n	8005736 <_Balloc+0x2e>
 800576c:	2000      	movs	r0, #0
 800576e:	bd70      	pop	{r4, r5, r6, pc}
 8005770:	6802      	ldr	r2, [r0, #0]
 8005772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005776:	2300      	movs	r3, #0
 8005778:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800577c:	e7f7      	b.n	800576e <_Balloc+0x66>
 800577e:	bf00      	nop
 8005780:	08006e28 	.word	0x08006e28
 8005784:	08006fcc 	.word	0x08006fcc

08005788 <_Bfree>:
 8005788:	b570      	push	{r4, r5, r6, lr}
 800578a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800578c:	4605      	mov	r5, r0
 800578e:	460c      	mov	r4, r1
 8005790:	b976      	cbnz	r6, 80057b0 <_Bfree+0x28>
 8005792:	2010      	movs	r0, #16
 8005794:	f7ff ff82 	bl	800569c <malloc>
 8005798:	4602      	mov	r2, r0
 800579a:	6268      	str	r0, [r5, #36]	; 0x24
 800579c:	b920      	cbnz	r0, 80057a8 <_Bfree+0x20>
 800579e:	218a      	movs	r1, #138	; 0x8a
 80057a0:	4b08      	ldr	r3, [pc, #32]	; (80057c4 <_Bfree+0x3c>)
 80057a2:	4809      	ldr	r0, [pc, #36]	; (80057c8 <_Bfree+0x40>)
 80057a4:	f7fe fd64 	bl	8004270 <__assert_func>
 80057a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057ac:	6006      	str	r6, [r0, #0]
 80057ae:	60c6      	str	r6, [r0, #12]
 80057b0:	b13c      	cbz	r4, 80057c2 <_Bfree+0x3a>
 80057b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80057b4:	6862      	ldr	r2, [r4, #4]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057bc:	6021      	str	r1, [r4, #0]
 80057be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80057c2:	bd70      	pop	{r4, r5, r6, pc}
 80057c4:	08006e28 	.word	0x08006e28
 80057c8:	08006fcc 	.word	0x08006fcc

080057cc <__multadd>:
 80057cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d0:	4607      	mov	r7, r0
 80057d2:	460c      	mov	r4, r1
 80057d4:	461e      	mov	r6, r3
 80057d6:	2000      	movs	r0, #0
 80057d8:	690d      	ldr	r5, [r1, #16]
 80057da:	f101 0c14 	add.w	ip, r1, #20
 80057de:	f8dc 3000 	ldr.w	r3, [ip]
 80057e2:	3001      	adds	r0, #1
 80057e4:	b299      	uxth	r1, r3
 80057e6:	fb02 6101 	mla	r1, r2, r1, r6
 80057ea:	0c1e      	lsrs	r6, r3, #16
 80057ec:	0c0b      	lsrs	r3, r1, #16
 80057ee:	fb02 3306 	mla	r3, r2, r6, r3
 80057f2:	b289      	uxth	r1, r1
 80057f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80057f8:	4285      	cmp	r5, r0
 80057fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80057fe:	f84c 1b04 	str.w	r1, [ip], #4
 8005802:	dcec      	bgt.n	80057de <__multadd+0x12>
 8005804:	b30e      	cbz	r6, 800584a <__multadd+0x7e>
 8005806:	68a3      	ldr	r3, [r4, #8]
 8005808:	42ab      	cmp	r3, r5
 800580a:	dc19      	bgt.n	8005840 <__multadd+0x74>
 800580c:	6861      	ldr	r1, [r4, #4]
 800580e:	4638      	mov	r0, r7
 8005810:	3101      	adds	r1, #1
 8005812:	f7ff ff79 	bl	8005708 <_Balloc>
 8005816:	4680      	mov	r8, r0
 8005818:	b928      	cbnz	r0, 8005826 <__multadd+0x5a>
 800581a:	4602      	mov	r2, r0
 800581c:	21b5      	movs	r1, #181	; 0xb5
 800581e:	4b0c      	ldr	r3, [pc, #48]	; (8005850 <__multadd+0x84>)
 8005820:	480c      	ldr	r0, [pc, #48]	; (8005854 <__multadd+0x88>)
 8005822:	f7fe fd25 	bl	8004270 <__assert_func>
 8005826:	6922      	ldr	r2, [r4, #16]
 8005828:	f104 010c 	add.w	r1, r4, #12
 800582c:	3202      	adds	r2, #2
 800582e:	0092      	lsls	r2, r2, #2
 8005830:	300c      	adds	r0, #12
 8005832:	f7ff ff5b 	bl	80056ec <memcpy>
 8005836:	4621      	mov	r1, r4
 8005838:	4638      	mov	r0, r7
 800583a:	f7ff ffa5 	bl	8005788 <_Bfree>
 800583e:	4644      	mov	r4, r8
 8005840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005844:	3501      	adds	r5, #1
 8005846:	615e      	str	r6, [r3, #20]
 8005848:	6125      	str	r5, [r4, #16]
 800584a:	4620      	mov	r0, r4
 800584c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005850:	08006f40 	.word	0x08006f40
 8005854:	08006fcc 	.word	0x08006fcc

08005858 <__s2b>:
 8005858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800585c:	4615      	mov	r5, r2
 800585e:	2209      	movs	r2, #9
 8005860:	461f      	mov	r7, r3
 8005862:	3308      	adds	r3, #8
 8005864:	460c      	mov	r4, r1
 8005866:	fb93 f3f2 	sdiv	r3, r3, r2
 800586a:	4606      	mov	r6, r0
 800586c:	2201      	movs	r2, #1
 800586e:	2100      	movs	r1, #0
 8005870:	429a      	cmp	r2, r3
 8005872:	db09      	blt.n	8005888 <__s2b+0x30>
 8005874:	4630      	mov	r0, r6
 8005876:	f7ff ff47 	bl	8005708 <_Balloc>
 800587a:	b940      	cbnz	r0, 800588e <__s2b+0x36>
 800587c:	4602      	mov	r2, r0
 800587e:	21ce      	movs	r1, #206	; 0xce
 8005880:	4b18      	ldr	r3, [pc, #96]	; (80058e4 <__s2b+0x8c>)
 8005882:	4819      	ldr	r0, [pc, #100]	; (80058e8 <__s2b+0x90>)
 8005884:	f7fe fcf4 	bl	8004270 <__assert_func>
 8005888:	0052      	lsls	r2, r2, #1
 800588a:	3101      	adds	r1, #1
 800588c:	e7f0      	b.n	8005870 <__s2b+0x18>
 800588e:	9b08      	ldr	r3, [sp, #32]
 8005890:	2d09      	cmp	r5, #9
 8005892:	6143      	str	r3, [r0, #20]
 8005894:	f04f 0301 	mov.w	r3, #1
 8005898:	6103      	str	r3, [r0, #16]
 800589a:	dd16      	ble.n	80058ca <__s2b+0x72>
 800589c:	f104 0909 	add.w	r9, r4, #9
 80058a0:	46c8      	mov	r8, r9
 80058a2:	442c      	add	r4, r5
 80058a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80058a8:	4601      	mov	r1, r0
 80058aa:	220a      	movs	r2, #10
 80058ac:	4630      	mov	r0, r6
 80058ae:	3b30      	subs	r3, #48	; 0x30
 80058b0:	f7ff ff8c 	bl	80057cc <__multadd>
 80058b4:	45a0      	cmp	r8, r4
 80058b6:	d1f5      	bne.n	80058a4 <__s2b+0x4c>
 80058b8:	f1a5 0408 	sub.w	r4, r5, #8
 80058bc:	444c      	add	r4, r9
 80058be:	1b2d      	subs	r5, r5, r4
 80058c0:	1963      	adds	r3, r4, r5
 80058c2:	42bb      	cmp	r3, r7
 80058c4:	db04      	blt.n	80058d0 <__s2b+0x78>
 80058c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ca:	2509      	movs	r5, #9
 80058cc:	340a      	adds	r4, #10
 80058ce:	e7f6      	b.n	80058be <__s2b+0x66>
 80058d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80058d4:	4601      	mov	r1, r0
 80058d6:	220a      	movs	r2, #10
 80058d8:	4630      	mov	r0, r6
 80058da:	3b30      	subs	r3, #48	; 0x30
 80058dc:	f7ff ff76 	bl	80057cc <__multadd>
 80058e0:	e7ee      	b.n	80058c0 <__s2b+0x68>
 80058e2:	bf00      	nop
 80058e4:	08006f40 	.word	0x08006f40
 80058e8:	08006fcc 	.word	0x08006fcc

080058ec <__hi0bits>:
 80058ec:	0c02      	lsrs	r2, r0, #16
 80058ee:	0412      	lsls	r2, r2, #16
 80058f0:	4603      	mov	r3, r0
 80058f2:	b9ca      	cbnz	r2, 8005928 <__hi0bits+0x3c>
 80058f4:	0403      	lsls	r3, r0, #16
 80058f6:	2010      	movs	r0, #16
 80058f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80058fc:	bf04      	itt	eq
 80058fe:	021b      	lsleq	r3, r3, #8
 8005900:	3008      	addeq	r0, #8
 8005902:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005906:	bf04      	itt	eq
 8005908:	011b      	lsleq	r3, r3, #4
 800590a:	3004      	addeq	r0, #4
 800590c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005910:	bf04      	itt	eq
 8005912:	009b      	lsleq	r3, r3, #2
 8005914:	3002      	addeq	r0, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	db05      	blt.n	8005926 <__hi0bits+0x3a>
 800591a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800591e:	f100 0001 	add.w	r0, r0, #1
 8005922:	bf08      	it	eq
 8005924:	2020      	moveq	r0, #32
 8005926:	4770      	bx	lr
 8005928:	2000      	movs	r0, #0
 800592a:	e7e5      	b.n	80058f8 <__hi0bits+0xc>

0800592c <__lo0bits>:
 800592c:	6803      	ldr	r3, [r0, #0]
 800592e:	4602      	mov	r2, r0
 8005930:	f013 0007 	ands.w	r0, r3, #7
 8005934:	d00b      	beq.n	800594e <__lo0bits+0x22>
 8005936:	07d9      	lsls	r1, r3, #31
 8005938:	d421      	bmi.n	800597e <__lo0bits+0x52>
 800593a:	0798      	lsls	r0, r3, #30
 800593c:	bf49      	itett	mi
 800593e:	085b      	lsrmi	r3, r3, #1
 8005940:	089b      	lsrpl	r3, r3, #2
 8005942:	2001      	movmi	r0, #1
 8005944:	6013      	strmi	r3, [r2, #0]
 8005946:	bf5c      	itt	pl
 8005948:	2002      	movpl	r0, #2
 800594a:	6013      	strpl	r3, [r2, #0]
 800594c:	4770      	bx	lr
 800594e:	b299      	uxth	r1, r3
 8005950:	b909      	cbnz	r1, 8005956 <__lo0bits+0x2a>
 8005952:	2010      	movs	r0, #16
 8005954:	0c1b      	lsrs	r3, r3, #16
 8005956:	b2d9      	uxtb	r1, r3
 8005958:	b909      	cbnz	r1, 800595e <__lo0bits+0x32>
 800595a:	3008      	adds	r0, #8
 800595c:	0a1b      	lsrs	r3, r3, #8
 800595e:	0719      	lsls	r1, r3, #28
 8005960:	bf04      	itt	eq
 8005962:	091b      	lsreq	r3, r3, #4
 8005964:	3004      	addeq	r0, #4
 8005966:	0799      	lsls	r1, r3, #30
 8005968:	bf04      	itt	eq
 800596a:	089b      	lsreq	r3, r3, #2
 800596c:	3002      	addeq	r0, #2
 800596e:	07d9      	lsls	r1, r3, #31
 8005970:	d403      	bmi.n	800597a <__lo0bits+0x4e>
 8005972:	085b      	lsrs	r3, r3, #1
 8005974:	f100 0001 	add.w	r0, r0, #1
 8005978:	d003      	beq.n	8005982 <__lo0bits+0x56>
 800597a:	6013      	str	r3, [r2, #0]
 800597c:	4770      	bx	lr
 800597e:	2000      	movs	r0, #0
 8005980:	4770      	bx	lr
 8005982:	2020      	movs	r0, #32
 8005984:	4770      	bx	lr
	...

08005988 <__i2b>:
 8005988:	b510      	push	{r4, lr}
 800598a:	460c      	mov	r4, r1
 800598c:	2101      	movs	r1, #1
 800598e:	f7ff febb 	bl	8005708 <_Balloc>
 8005992:	4602      	mov	r2, r0
 8005994:	b928      	cbnz	r0, 80059a2 <__i2b+0x1a>
 8005996:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800599a:	4b04      	ldr	r3, [pc, #16]	; (80059ac <__i2b+0x24>)
 800599c:	4804      	ldr	r0, [pc, #16]	; (80059b0 <__i2b+0x28>)
 800599e:	f7fe fc67 	bl	8004270 <__assert_func>
 80059a2:	2301      	movs	r3, #1
 80059a4:	6144      	str	r4, [r0, #20]
 80059a6:	6103      	str	r3, [r0, #16]
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	bf00      	nop
 80059ac:	08006f40 	.word	0x08006f40
 80059b0:	08006fcc 	.word	0x08006fcc

080059b4 <__multiply>:
 80059b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059b8:	4691      	mov	r9, r2
 80059ba:	690a      	ldr	r2, [r1, #16]
 80059bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80059c0:	460c      	mov	r4, r1
 80059c2:	429a      	cmp	r2, r3
 80059c4:	bfbe      	ittt	lt
 80059c6:	460b      	movlt	r3, r1
 80059c8:	464c      	movlt	r4, r9
 80059ca:	4699      	movlt	r9, r3
 80059cc:	6927      	ldr	r7, [r4, #16]
 80059ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80059d2:	68a3      	ldr	r3, [r4, #8]
 80059d4:	6861      	ldr	r1, [r4, #4]
 80059d6:	eb07 060a 	add.w	r6, r7, sl
 80059da:	42b3      	cmp	r3, r6
 80059dc:	b085      	sub	sp, #20
 80059de:	bfb8      	it	lt
 80059e0:	3101      	addlt	r1, #1
 80059e2:	f7ff fe91 	bl	8005708 <_Balloc>
 80059e6:	b930      	cbnz	r0, 80059f6 <__multiply+0x42>
 80059e8:	4602      	mov	r2, r0
 80059ea:	f240 115d 	movw	r1, #349	; 0x15d
 80059ee:	4b43      	ldr	r3, [pc, #268]	; (8005afc <__multiply+0x148>)
 80059f0:	4843      	ldr	r0, [pc, #268]	; (8005b00 <__multiply+0x14c>)
 80059f2:	f7fe fc3d 	bl	8004270 <__assert_func>
 80059f6:	f100 0514 	add.w	r5, r0, #20
 80059fa:	462b      	mov	r3, r5
 80059fc:	2200      	movs	r2, #0
 80059fe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a02:	4543      	cmp	r3, r8
 8005a04:	d321      	bcc.n	8005a4a <__multiply+0x96>
 8005a06:	f104 0314 	add.w	r3, r4, #20
 8005a0a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005a0e:	f109 0314 	add.w	r3, r9, #20
 8005a12:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005a16:	9202      	str	r2, [sp, #8]
 8005a18:	1b3a      	subs	r2, r7, r4
 8005a1a:	3a15      	subs	r2, #21
 8005a1c:	f022 0203 	bic.w	r2, r2, #3
 8005a20:	3204      	adds	r2, #4
 8005a22:	f104 0115 	add.w	r1, r4, #21
 8005a26:	428f      	cmp	r7, r1
 8005a28:	bf38      	it	cc
 8005a2a:	2204      	movcc	r2, #4
 8005a2c:	9201      	str	r2, [sp, #4]
 8005a2e:	9a02      	ldr	r2, [sp, #8]
 8005a30:	9303      	str	r3, [sp, #12]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d80c      	bhi.n	8005a50 <__multiply+0x9c>
 8005a36:	2e00      	cmp	r6, #0
 8005a38:	dd03      	ble.n	8005a42 <__multiply+0x8e>
 8005a3a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d059      	beq.n	8005af6 <__multiply+0x142>
 8005a42:	6106      	str	r6, [r0, #16]
 8005a44:	b005      	add	sp, #20
 8005a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a4a:	f843 2b04 	str.w	r2, [r3], #4
 8005a4e:	e7d8      	b.n	8005a02 <__multiply+0x4e>
 8005a50:	f8b3 a000 	ldrh.w	sl, [r3]
 8005a54:	f1ba 0f00 	cmp.w	sl, #0
 8005a58:	d023      	beq.n	8005aa2 <__multiply+0xee>
 8005a5a:	46a9      	mov	r9, r5
 8005a5c:	f04f 0c00 	mov.w	ip, #0
 8005a60:	f104 0e14 	add.w	lr, r4, #20
 8005a64:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005a68:	f8d9 1000 	ldr.w	r1, [r9]
 8005a6c:	fa1f fb82 	uxth.w	fp, r2
 8005a70:	b289      	uxth	r1, r1
 8005a72:	fb0a 110b 	mla	r1, sl, fp, r1
 8005a76:	4461      	add	r1, ip
 8005a78:	f8d9 c000 	ldr.w	ip, [r9]
 8005a7c:	0c12      	lsrs	r2, r2, #16
 8005a7e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005a82:	fb0a c202 	mla	r2, sl, r2, ip
 8005a86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005a8a:	b289      	uxth	r1, r1
 8005a8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005a90:	4577      	cmp	r7, lr
 8005a92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005a96:	f849 1b04 	str.w	r1, [r9], #4
 8005a9a:	d8e3      	bhi.n	8005a64 <__multiply+0xb0>
 8005a9c:	9a01      	ldr	r2, [sp, #4]
 8005a9e:	f845 c002 	str.w	ip, [r5, r2]
 8005aa2:	9a03      	ldr	r2, [sp, #12]
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005aaa:	f1b9 0f00 	cmp.w	r9, #0
 8005aae:	d020      	beq.n	8005af2 <__multiply+0x13e>
 8005ab0:	46ae      	mov	lr, r5
 8005ab2:	f04f 0a00 	mov.w	sl, #0
 8005ab6:	6829      	ldr	r1, [r5, #0]
 8005ab8:	f104 0c14 	add.w	ip, r4, #20
 8005abc:	f8bc b000 	ldrh.w	fp, [ip]
 8005ac0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005ac4:	b289      	uxth	r1, r1
 8005ac6:	fb09 220b 	mla	r2, r9, fp, r2
 8005aca:	4492      	add	sl, r2
 8005acc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005ad0:	f84e 1b04 	str.w	r1, [lr], #4
 8005ad4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ad8:	f8be 1000 	ldrh.w	r1, [lr]
 8005adc:	0c12      	lsrs	r2, r2, #16
 8005ade:	fb09 1102 	mla	r1, r9, r2, r1
 8005ae2:	4567      	cmp	r7, ip
 8005ae4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005ae8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005aec:	d8e6      	bhi.n	8005abc <__multiply+0x108>
 8005aee:	9a01      	ldr	r2, [sp, #4]
 8005af0:	50a9      	str	r1, [r5, r2]
 8005af2:	3504      	adds	r5, #4
 8005af4:	e79b      	b.n	8005a2e <__multiply+0x7a>
 8005af6:	3e01      	subs	r6, #1
 8005af8:	e79d      	b.n	8005a36 <__multiply+0x82>
 8005afa:	bf00      	nop
 8005afc:	08006f40 	.word	0x08006f40
 8005b00:	08006fcc 	.word	0x08006fcc

08005b04 <__pow5mult>:
 8005b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b08:	4615      	mov	r5, r2
 8005b0a:	f012 0203 	ands.w	r2, r2, #3
 8005b0e:	4606      	mov	r6, r0
 8005b10:	460f      	mov	r7, r1
 8005b12:	d007      	beq.n	8005b24 <__pow5mult+0x20>
 8005b14:	4c25      	ldr	r4, [pc, #148]	; (8005bac <__pow5mult+0xa8>)
 8005b16:	3a01      	subs	r2, #1
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b1e:	f7ff fe55 	bl	80057cc <__multadd>
 8005b22:	4607      	mov	r7, r0
 8005b24:	10ad      	asrs	r5, r5, #2
 8005b26:	d03d      	beq.n	8005ba4 <__pow5mult+0xa0>
 8005b28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b2a:	b97c      	cbnz	r4, 8005b4c <__pow5mult+0x48>
 8005b2c:	2010      	movs	r0, #16
 8005b2e:	f7ff fdb5 	bl	800569c <malloc>
 8005b32:	4602      	mov	r2, r0
 8005b34:	6270      	str	r0, [r6, #36]	; 0x24
 8005b36:	b928      	cbnz	r0, 8005b44 <__pow5mult+0x40>
 8005b38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005b3c:	4b1c      	ldr	r3, [pc, #112]	; (8005bb0 <__pow5mult+0xac>)
 8005b3e:	481d      	ldr	r0, [pc, #116]	; (8005bb4 <__pow5mult+0xb0>)
 8005b40:	f7fe fb96 	bl	8004270 <__assert_func>
 8005b44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b48:	6004      	str	r4, [r0, #0]
 8005b4a:	60c4      	str	r4, [r0, #12]
 8005b4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b54:	b94c      	cbnz	r4, 8005b6a <__pow5mult+0x66>
 8005b56:	f240 2171 	movw	r1, #625	; 0x271
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f7ff ff14 	bl	8005988 <__i2b>
 8005b60:	2300      	movs	r3, #0
 8005b62:	4604      	mov	r4, r0
 8005b64:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b68:	6003      	str	r3, [r0, #0]
 8005b6a:	f04f 0900 	mov.w	r9, #0
 8005b6e:	07eb      	lsls	r3, r5, #31
 8005b70:	d50a      	bpl.n	8005b88 <__pow5mult+0x84>
 8005b72:	4639      	mov	r1, r7
 8005b74:	4622      	mov	r2, r4
 8005b76:	4630      	mov	r0, r6
 8005b78:	f7ff ff1c 	bl	80059b4 <__multiply>
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	4639      	mov	r1, r7
 8005b80:	4630      	mov	r0, r6
 8005b82:	f7ff fe01 	bl	8005788 <_Bfree>
 8005b86:	4647      	mov	r7, r8
 8005b88:	106d      	asrs	r5, r5, #1
 8005b8a:	d00b      	beq.n	8005ba4 <__pow5mult+0xa0>
 8005b8c:	6820      	ldr	r0, [r4, #0]
 8005b8e:	b938      	cbnz	r0, 8005ba0 <__pow5mult+0x9c>
 8005b90:	4622      	mov	r2, r4
 8005b92:	4621      	mov	r1, r4
 8005b94:	4630      	mov	r0, r6
 8005b96:	f7ff ff0d 	bl	80059b4 <__multiply>
 8005b9a:	6020      	str	r0, [r4, #0]
 8005b9c:	f8c0 9000 	str.w	r9, [r0]
 8005ba0:	4604      	mov	r4, r0
 8005ba2:	e7e4      	b.n	8005b6e <__pow5mult+0x6a>
 8005ba4:	4638      	mov	r0, r7
 8005ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005baa:	bf00      	nop
 8005bac:	08007118 	.word	0x08007118
 8005bb0:	08006e28 	.word	0x08006e28
 8005bb4:	08006fcc 	.word	0x08006fcc

08005bb8 <__lshift>:
 8005bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bbc:	460c      	mov	r4, r1
 8005bbe:	4607      	mov	r7, r0
 8005bc0:	4691      	mov	r9, r2
 8005bc2:	6923      	ldr	r3, [r4, #16]
 8005bc4:	6849      	ldr	r1, [r1, #4]
 8005bc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005bca:	68a3      	ldr	r3, [r4, #8]
 8005bcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bd0:	f108 0601 	add.w	r6, r8, #1
 8005bd4:	42b3      	cmp	r3, r6
 8005bd6:	db0b      	blt.n	8005bf0 <__lshift+0x38>
 8005bd8:	4638      	mov	r0, r7
 8005bda:	f7ff fd95 	bl	8005708 <_Balloc>
 8005bde:	4605      	mov	r5, r0
 8005be0:	b948      	cbnz	r0, 8005bf6 <__lshift+0x3e>
 8005be2:	4602      	mov	r2, r0
 8005be4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005be8:	4b29      	ldr	r3, [pc, #164]	; (8005c90 <__lshift+0xd8>)
 8005bea:	482a      	ldr	r0, [pc, #168]	; (8005c94 <__lshift+0xdc>)
 8005bec:	f7fe fb40 	bl	8004270 <__assert_func>
 8005bf0:	3101      	adds	r1, #1
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	e7ee      	b.n	8005bd4 <__lshift+0x1c>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	f100 0114 	add.w	r1, r0, #20
 8005bfc:	f100 0210 	add.w	r2, r0, #16
 8005c00:	4618      	mov	r0, r3
 8005c02:	4553      	cmp	r3, sl
 8005c04:	db37      	blt.n	8005c76 <__lshift+0xbe>
 8005c06:	6920      	ldr	r0, [r4, #16]
 8005c08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c0c:	f104 0314 	add.w	r3, r4, #20
 8005c10:	f019 091f 	ands.w	r9, r9, #31
 8005c14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005c1c:	d02f      	beq.n	8005c7e <__lshift+0xc6>
 8005c1e:	468a      	mov	sl, r1
 8005c20:	f04f 0c00 	mov.w	ip, #0
 8005c24:	f1c9 0e20 	rsb	lr, r9, #32
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	fa02 f209 	lsl.w	r2, r2, r9
 8005c2e:	ea42 020c 	orr.w	r2, r2, ip
 8005c32:	f84a 2b04 	str.w	r2, [sl], #4
 8005c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c3a:	4298      	cmp	r0, r3
 8005c3c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005c40:	d8f2      	bhi.n	8005c28 <__lshift+0x70>
 8005c42:	1b03      	subs	r3, r0, r4
 8005c44:	3b15      	subs	r3, #21
 8005c46:	f023 0303 	bic.w	r3, r3, #3
 8005c4a:	3304      	adds	r3, #4
 8005c4c:	f104 0215 	add.w	r2, r4, #21
 8005c50:	4290      	cmp	r0, r2
 8005c52:	bf38      	it	cc
 8005c54:	2304      	movcc	r3, #4
 8005c56:	f841 c003 	str.w	ip, [r1, r3]
 8005c5a:	f1bc 0f00 	cmp.w	ip, #0
 8005c5e:	d001      	beq.n	8005c64 <__lshift+0xac>
 8005c60:	f108 0602 	add.w	r6, r8, #2
 8005c64:	3e01      	subs	r6, #1
 8005c66:	4638      	mov	r0, r7
 8005c68:	4621      	mov	r1, r4
 8005c6a:	612e      	str	r6, [r5, #16]
 8005c6c:	f7ff fd8c 	bl	8005788 <_Bfree>
 8005c70:	4628      	mov	r0, r5
 8005c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c76:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	e7c1      	b.n	8005c02 <__lshift+0x4a>
 8005c7e:	3904      	subs	r1, #4
 8005c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c84:	4298      	cmp	r0, r3
 8005c86:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c8a:	d8f9      	bhi.n	8005c80 <__lshift+0xc8>
 8005c8c:	e7ea      	b.n	8005c64 <__lshift+0xac>
 8005c8e:	bf00      	nop
 8005c90:	08006f40 	.word	0x08006f40
 8005c94:	08006fcc 	.word	0x08006fcc

08005c98 <__mcmp>:
 8005c98:	4603      	mov	r3, r0
 8005c9a:	690a      	ldr	r2, [r1, #16]
 8005c9c:	6900      	ldr	r0, [r0, #16]
 8005c9e:	b530      	push	{r4, r5, lr}
 8005ca0:	1a80      	subs	r0, r0, r2
 8005ca2:	d10d      	bne.n	8005cc0 <__mcmp+0x28>
 8005ca4:	3314      	adds	r3, #20
 8005ca6:	3114      	adds	r1, #20
 8005ca8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005cac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005cb0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005cb4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cb8:	4295      	cmp	r5, r2
 8005cba:	d002      	beq.n	8005cc2 <__mcmp+0x2a>
 8005cbc:	d304      	bcc.n	8005cc8 <__mcmp+0x30>
 8005cbe:	2001      	movs	r0, #1
 8005cc0:	bd30      	pop	{r4, r5, pc}
 8005cc2:	42a3      	cmp	r3, r4
 8005cc4:	d3f4      	bcc.n	8005cb0 <__mcmp+0x18>
 8005cc6:	e7fb      	b.n	8005cc0 <__mcmp+0x28>
 8005cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ccc:	e7f8      	b.n	8005cc0 <__mcmp+0x28>
	...

08005cd0 <__mdiff>:
 8005cd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd4:	460d      	mov	r5, r1
 8005cd6:	4607      	mov	r7, r0
 8005cd8:	4611      	mov	r1, r2
 8005cda:	4628      	mov	r0, r5
 8005cdc:	4614      	mov	r4, r2
 8005cde:	f7ff ffdb 	bl	8005c98 <__mcmp>
 8005ce2:	1e06      	subs	r6, r0, #0
 8005ce4:	d111      	bne.n	8005d0a <__mdiff+0x3a>
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	4638      	mov	r0, r7
 8005cea:	f7ff fd0d 	bl	8005708 <_Balloc>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	b928      	cbnz	r0, 8005cfe <__mdiff+0x2e>
 8005cf2:	f240 2132 	movw	r1, #562	; 0x232
 8005cf6:	4b3a      	ldr	r3, [pc, #232]	; (8005de0 <__mdiff+0x110>)
 8005cf8:	483a      	ldr	r0, [pc, #232]	; (8005de4 <__mdiff+0x114>)
 8005cfa:	f7fe fab9 	bl	8004270 <__assert_func>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005d04:	4610      	mov	r0, r2
 8005d06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d0a:	bfa4      	itt	ge
 8005d0c:	4623      	movge	r3, r4
 8005d0e:	462c      	movge	r4, r5
 8005d10:	4638      	mov	r0, r7
 8005d12:	6861      	ldr	r1, [r4, #4]
 8005d14:	bfa6      	itte	ge
 8005d16:	461d      	movge	r5, r3
 8005d18:	2600      	movge	r6, #0
 8005d1a:	2601      	movlt	r6, #1
 8005d1c:	f7ff fcf4 	bl	8005708 <_Balloc>
 8005d20:	4602      	mov	r2, r0
 8005d22:	b918      	cbnz	r0, 8005d2c <__mdiff+0x5c>
 8005d24:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005d28:	4b2d      	ldr	r3, [pc, #180]	; (8005de0 <__mdiff+0x110>)
 8005d2a:	e7e5      	b.n	8005cf8 <__mdiff+0x28>
 8005d2c:	f102 0814 	add.w	r8, r2, #20
 8005d30:	46c2      	mov	sl, r8
 8005d32:	f04f 0c00 	mov.w	ip, #0
 8005d36:	6927      	ldr	r7, [r4, #16]
 8005d38:	60c6      	str	r6, [r0, #12]
 8005d3a:	692e      	ldr	r6, [r5, #16]
 8005d3c:	f104 0014 	add.w	r0, r4, #20
 8005d40:	f105 0914 	add.w	r9, r5, #20
 8005d44:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005d48:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005d4c:	3410      	adds	r4, #16
 8005d4e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005d52:	f859 3b04 	ldr.w	r3, [r9], #4
 8005d56:	fa1f f18b 	uxth.w	r1, fp
 8005d5a:	448c      	add	ip, r1
 8005d5c:	b299      	uxth	r1, r3
 8005d5e:	0c1b      	lsrs	r3, r3, #16
 8005d60:	ebac 0101 	sub.w	r1, ip, r1
 8005d64:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005d68:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005d6c:	b289      	uxth	r1, r1
 8005d6e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005d72:	454e      	cmp	r6, r9
 8005d74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005d78:	f84a 3b04 	str.w	r3, [sl], #4
 8005d7c:	d8e7      	bhi.n	8005d4e <__mdiff+0x7e>
 8005d7e:	1b73      	subs	r3, r6, r5
 8005d80:	3b15      	subs	r3, #21
 8005d82:	f023 0303 	bic.w	r3, r3, #3
 8005d86:	3515      	adds	r5, #21
 8005d88:	3304      	adds	r3, #4
 8005d8a:	42ae      	cmp	r6, r5
 8005d8c:	bf38      	it	cc
 8005d8e:	2304      	movcc	r3, #4
 8005d90:	4418      	add	r0, r3
 8005d92:	4443      	add	r3, r8
 8005d94:	461e      	mov	r6, r3
 8005d96:	4605      	mov	r5, r0
 8005d98:	4575      	cmp	r5, lr
 8005d9a:	d30e      	bcc.n	8005dba <__mdiff+0xea>
 8005d9c:	f10e 0103 	add.w	r1, lr, #3
 8005da0:	1a09      	subs	r1, r1, r0
 8005da2:	f021 0103 	bic.w	r1, r1, #3
 8005da6:	3803      	subs	r0, #3
 8005da8:	4586      	cmp	lr, r0
 8005daa:	bf38      	it	cc
 8005dac:	2100      	movcc	r1, #0
 8005dae:	4419      	add	r1, r3
 8005db0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005db4:	b18b      	cbz	r3, 8005dda <__mdiff+0x10a>
 8005db6:	6117      	str	r7, [r2, #16]
 8005db8:	e7a4      	b.n	8005d04 <__mdiff+0x34>
 8005dba:	f855 8b04 	ldr.w	r8, [r5], #4
 8005dbe:	fa1f f188 	uxth.w	r1, r8
 8005dc2:	4461      	add	r1, ip
 8005dc4:	140c      	asrs	r4, r1, #16
 8005dc6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005dca:	b289      	uxth	r1, r1
 8005dcc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005dd0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005dd4:	f846 1b04 	str.w	r1, [r6], #4
 8005dd8:	e7de      	b.n	8005d98 <__mdiff+0xc8>
 8005dda:	3f01      	subs	r7, #1
 8005ddc:	e7e8      	b.n	8005db0 <__mdiff+0xe0>
 8005dde:	bf00      	nop
 8005de0:	08006f40 	.word	0x08006f40
 8005de4:	08006fcc 	.word	0x08006fcc

08005de8 <__ulp>:
 8005de8:	4b11      	ldr	r3, [pc, #68]	; (8005e30 <__ulp+0x48>)
 8005dea:	400b      	ands	r3, r1
 8005dec:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	dd02      	ble.n	8005dfa <__ulp+0x12>
 8005df4:	2000      	movs	r0, #0
 8005df6:	4619      	mov	r1, r3
 8005df8:	4770      	bx	lr
 8005dfa:	425b      	negs	r3, r3
 8005dfc:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005e00:	f04f 0000 	mov.w	r0, #0
 8005e04:	f04f 0100 	mov.w	r1, #0
 8005e08:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005e0c:	da04      	bge.n	8005e18 <__ulp+0x30>
 8005e0e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005e12:	fa43 f102 	asr.w	r1, r3, r2
 8005e16:	4770      	bx	lr
 8005e18:	f1a2 0314 	sub.w	r3, r2, #20
 8005e1c:	2b1e      	cmp	r3, #30
 8005e1e:	bfd6      	itet	le
 8005e20:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8005e24:	2301      	movgt	r3, #1
 8005e26:	fa22 f303 	lsrle.w	r3, r2, r3
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	7ff00000 	.word	0x7ff00000

08005e34 <__b2d>:
 8005e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e38:	6907      	ldr	r7, [r0, #16]
 8005e3a:	f100 0914 	add.w	r9, r0, #20
 8005e3e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8005e42:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8005e46:	f1a7 0804 	sub.w	r8, r7, #4
 8005e4a:	4630      	mov	r0, r6
 8005e4c:	f7ff fd4e 	bl	80058ec <__hi0bits>
 8005e50:	f1c0 0320 	rsb	r3, r0, #32
 8005e54:	280a      	cmp	r0, #10
 8005e56:	600b      	str	r3, [r1, #0]
 8005e58:	491f      	ldr	r1, [pc, #124]	; (8005ed8 <__b2d+0xa4>)
 8005e5a:	dc17      	bgt.n	8005e8c <__b2d+0x58>
 8005e5c:	45c1      	cmp	r9, r8
 8005e5e:	bf28      	it	cs
 8005e60:	2200      	movcs	r2, #0
 8005e62:	f1c0 0c0b 	rsb	ip, r0, #11
 8005e66:	fa26 f30c 	lsr.w	r3, r6, ip
 8005e6a:	bf38      	it	cc
 8005e6c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005e70:	ea43 0501 	orr.w	r5, r3, r1
 8005e74:	f100 0315 	add.w	r3, r0, #21
 8005e78:	fa06 f303 	lsl.w	r3, r6, r3
 8005e7c:	fa22 f20c 	lsr.w	r2, r2, ip
 8005e80:	ea43 0402 	orr.w	r4, r3, r2
 8005e84:	4620      	mov	r0, r4
 8005e86:	4629      	mov	r1, r5
 8005e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e8c:	45c1      	cmp	r9, r8
 8005e8e:	bf2e      	itee	cs
 8005e90:	2200      	movcs	r2, #0
 8005e92:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005e96:	f1a7 0808 	subcc.w	r8, r7, #8
 8005e9a:	f1b0 030b 	subs.w	r3, r0, #11
 8005e9e:	d016      	beq.n	8005ece <__b2d+0x9a>
 8005ea0:	f1c3 0720 	rsb	r7, r3, #32
 8005ea4:	fa22 f107 	lsr.w	r1, r2, r7
 8005ea8:	45c8      	cmp	r8, r9
 8005eaa:	fa06 f603 	lsl.w	r6, r6, r3
 8005eae:	ea46 0601 	orr.w	r6, r6, r1
 8005eb2:	bf94      	ite	ls
 8005eb4:	2100      	movls	r1, #0
 8005eb6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8005eba:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8005ebe:	fa02 f003 	lsl.w	r0, r2, r3
 8005ec2:	40f9      	lsrs	r1, r7
 8005ec4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005ec8:	ea40 0401 	orr.w	r4, r0, r1
 8005ecc:	e7da      	b.n	8005e84 <__b2d+0x50>
 8005ece:	4614      	mov	r4, r2
 8005ed0:	ea46 0501 	orr.w	r5, r6, r1
 8005ed4:	e7d6      	b.n	8005e84 <__b2d+0x50>
 8005ed6:	bf00      	nop
 8005ed8:	3ff00000 	.word	0x3ff00000

08005edc <__d2b>:
 8005edc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005ee6:	4690      	mov	r8, r2
 8005ee8:	461d      	mov	r5, r3
 8005eea:	f7ff fc0d 	bl	8005708 <_Balloc>
 8005eee:	4604      	mov	r4, r0
 8005ef0:	b930      	cbnz	r0, 8005f00 <__d2b+0x24>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	f240 310a 	movw	r1, #778	; 0x30a
 8005ef8:	4b24      	ldr	r3, [pc, #144]	; (8005f8c <__d2b+0xb0>)
 8005efa:	4825      	ldr	r0, [pc, #148]	; (8005f90 <__d2b+0xb4>)
 8005efc:	f7fe f9b8 	bl	8004270 <__assert_func>
 8005f00:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005f04:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005f08:	bb2d      	cbnz	r5, 8005f56 <__d2b+0x7a>
 8005f0a:	9301      	str	r3, [sp, #4]
 8005f0c:	f1b8 0300 	subs.w	r3, r8, #0
 8005f10:	d026      	beq.n	8005f60 <__d2b+0x84>
 8005f12:	4668      	mov	r0, sp
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	f7ff fd09 	bl	800592c <__lo0bits>
 8005f1a:	9900      	ldr	r1, [sp, #0]
 8005f1c:	b1f0      	cbz	r0, 8005f5c <__d2b+0x80>
 8005f1e:	9a01      	ldr	r2, [sp, #4]
 8005f20:	f1c0 0320 	rsb	r3, r0, #32
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	430b      	orrs	r3, r1
 8005f2a:	40c2      	lsrs	r2, r0
 8005f2c:	6163      	str	r3, [r4, #20]
 8005f2e:	9201      	str	r2, [sp, #4]
 8005f30:	9b01      	ldr	r3, [sp, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	bf14      	ite	ne
 8005f36:	2102      	movne	r1, #2
 8005f38:	2101      	moveq	r1, #1
 8005f3a:	61a3      	str	r3, [r4, #24]
 8005f3c:	6121      	str	r1, [r4, #16]
 8005f3e:	b1c5      	cbz	r5, 8005f72 <__d2b+0x96>
 8005f40:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005f44:	4405      	add	r5, r0
 8005f46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005f4a:	603d      	str	r5, [r7, #0]
 8005f4c:	6030      	str	r0, [r6, #0]
 8005f4e:	4620      	mov	r0, r4
 8005f50:	b002      	add	sp, #8
 8005f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f5a:	e7d6      	b.n	8005f0a <__d2b+0x2e>
 8005f5c:	6161      	str	r1, [r4, #20]
 8005f5e:	e7e7      	b.n	8005f30 <__d2b+0x54>
 8005f60:	a801      	add	r0, sp, #4
 8005f62:	f7ff fce3 	bl	800592c <__lo0bits>
 8005f66:	2101      	movs	r1, #1
 8005f68:	9b01      	ldr	r3, [sp, #4]
 8005f6a:	6121      	str	r1, [r4, #16]
 8005f6c:	6163      	str	r3, [r4, #20]
 8005f6e:	3020      	adds	r0, #32
 8005f70:	e7e5      	b.n	8005f3e <__d2b+0x62>
 8005f72:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005f76:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005f7a:	6038      	str	r0, [r7, #0]
 8005f7c:	6918      	ldr	r0, [r3, #16]
 8005f7e:	f7ff fcb5 	bl	80058ec <__hi0bits>
 8005f82:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005f86:	6031      	str	r1, [r6, #0]
 8005f88:	e7e1      	b.n	8005f4e <__d2b+0x72>
 8005f8a:	bf00      	nop
 8005f8c:	08006f40 	.word	0x08006f40
 8005f90:	08006fcc 	.word	0x08006fcc

08005f94 <__ratio>:
 8005f94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f98:	4688      	mov	r8, r1
 8005f9a:	4669      	mov	r1, sp
 8005f9c:	4681      	mov	r9, r0
 8005f9e:	f7ff ff49 	bl	8005e34 <__b2d>
 8005fa2:	460f      	mov	r7, r1
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	460d      	mov	r5, r1
 8005fa8:	4640      	mov	r0, r8
 8005faa:	a901      	add	r1, sp, #4
 8005fac:	f7ff ff42 	bl	8005e34 <__b2d>
 8005fb0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005fb4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8005fb8:	468b      	mov	fp, r1
 8005fba:	eba3 0c02 	sub.w	ip, r3, r2
 8005fbe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005fc2:	1a9b      	subs	r3, r3, r2
 8005fc4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	bfd5      	itete	le
 8005fcc:	460a      	movle	r2, r1
 8005fce:	462a      	movgt	r2, r5
 8005fd0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005fd4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8005fd8:	bfd8      	it	le
 8005fda:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8005fde:	465b      	mov	r3, fp
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	4639      	mov	r1, r7
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	f7fa fbab 	bl	8000740 <__aeabi_ddiv>
 8005fea:	b003      	add	sp, #12
 8005fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005ff0 <__copybits>:
 8005ff0:	3901      	subs	r1, #1
 8005ff2:	b570      	push	{r4, r5, r6, lr}
 8005ff4:	1149      	asrs	r1, r1, #5
 8005ff6:	6914      	ldr	r4, [r2, #16]
 8005ff8:	3101      	adds	r1, #1
 8005ffa:	f102 0314 	add.w	r3, r2, #20
 8005ffe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006002:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006006:	1f05      	subs	r5, r0, #4
 8006008:	42a3      	cmp	r3, r4
 800600a:	d30c      	bcc.n	8006026 <__copybits+0x36>
 800600c:	1aa3      	subs	r3, r4, r2
 800600e:	3b11      	subs	r3, #17
 8006010:	f023 0303 	bic.w	r3, r3, #3
 8006014:	3211      	adds	r2, #17
 8006016:	42a2      	cmp	r2, r4
 8006018:	bf88      	it	hi
 800601a:	2300      	movhi	r3, #0
 800601c:	4418      	add	r0, r3
 800601e:	2300      	movs	r3, #0
 8006020:	4288      	cmp	r0, r1
 8006022:	d305      	bcc.n	8006030 <__copybits+0x40>
 8006024:	bd70      	pop	{r4, r5, r6, pc}
 8006026:	f853 6b04 	ldr.w	r6, [r3], #4
 800602a:	f845 6f04 	str.w	r6, [r5, #4]!
 800602e:	e7eb      	b.n	8006008 <__copybits+0x18>
 8006030:	f840 3b04 	str.w	r3, [r0], #4
 8006034:	e7f4      	b.n	8006020 <__copybits+0x30>

08006036 <__any_on>:
 8006036:	f100 0214 	add.w	r2, r0, #20
 800603a:	6900      	ldr	r0, [r0, #16]
 800603c:	114b      	asrs	r3, r1, #5
 800603e:	4298      	cmp	r0, r3
 8006040:	b510      	push	{r4, lr}
 8006042:	db11      	blt.n	8006068 <__any_on+0x32>
 8006044:	dd0a      	ble.n	800605c <__any_on+0x26>
 8006046:	f011 011f 	ands.w	r1, r1, #31
 800604a:	d007      	beq.n	800605c <__any_on+0x26>
 800604c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006050:	fa24 f001 	lsr.w	r0, r4, r1
 8006054:	fa00 f101 	lsl.w	r1, r0, r1
 8006058:	428c      	cmp	r4, r1
 800605a:	d10b      	bne.n	8006074 <__any_on+0x3e>
 800605c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006060:	4293      	cmp	r3, r2
 8006062:	d803      	bhi.n	800606c <__any_on+0x36>
 8006064:	2000      	movs	r0, #0
 8006066:	bd10      	pop	{r4, pc}
 8006068:	4603      	mov	r3, r0
 800606a:	e7f7      	b.n	800605c <__any_on+0x26>
 800606c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006070:	2900      	cmp	r1, #0
 8006072:	d0f5      	beq.n	8006060 <__any_on+0x2a>
 8006074:	2001      	movs	r0, #1
 8006076:	e7f6      	b.n	8006066 <__any_on+0x30>

08006078 <_calloc_r>:
 8006078:	b570      	push	{r4, r5, r6, lr}
 800607a:	fba1 5402 	umull	r5, r4, r1, r2
 800607e:	b934      	cbnz	r4, 800608e <_calloc_r+0x16>
 8006080:	4629      	mov	r1, r5
 8006082:	f000 f875 	bl	8006170 <_malloc_r>
 8006086:	4606      	mov	r6, r0
 8006088:	b928      	cbnz	r0, 8006096 <_calloc_r+0x1e>
 800608a:	4630      	mov	r0, r6
 800608c:	bd70      	pop	{r4, r5, r6, pc}
 800608e:	220c      	movs	r2, #12
 8006090:	2600      	movs	r6, #0
 8006092:	6002      	str	r2, [r0, #0]
 8006094:	e7f9      	b.n	800608a <_calloc_r+0x12>
 8006096:	462a      	mov	r2, r5
 8006098:	4621      	mov	r1, r4
 800609a:	f7fc fe0d 	bl	8002cb8 <memset>
 800609e:	e7f4      	b.n	800608a <_calloc_r+0x12>

080060a0 <_free_r>:
 80060a0:	b538      	push	{r3, r4, r5, lr}
 80060a2:	4605      	mov	r5, r0
 80060a4:	2900      	cmp	r1, #0
 80060a6:	d040      	beq.n	800612a <_free_r+0x8a>
 80060a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060ac:	1f0c      	subs	r4, r1, #4
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	bfb8      	it	lt
 80060b2:	18e4      	addlt	r4, r4, r3
 80060b4:	f000 fd44 	bl	8006b40 <__malloc_lock>
 80060b8:	4a1c      	ldr	r2, [pc, #112]	; (800612c <_free_r+0x8c>)
 80060ba:	6813      	ldr	r3, [r2, #0]
 80060bc:	b933      	cbnz	r3, 80060cc <_free_r+0x2c>
 80060be:	6063      	str	r3, [r4, #4]
 80060c0:	6014      	str	r4, [r2, #0]
 80060c2:	4628      	mov	r0, r5
 80060c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060c8:	f000 bd40 	b.w	8006b4c <__malloc_unlock>
 80060cc:	42a3      	cmp	r3, r4
 80060ce:	d908      	bls.n	80060e2 <_free_r+0x42>
 80060d0:	6820      	ldr	r0, [r4, #0]
 80060d2:	1821      	adds	r1, r4, r0
 80060d4:	428b      	cmp	r3, r1
 80060d6:	bf01      	itttt	eq
 80060d8:	6819      	ldreq	r1, [r3, #0]
 80060da:	685b      	ldreq	r3, [r3, #4]
 80060dc:	1809      	addeq	r1, r1, r0
 80060de:	6021      	streq	r1, [r4, #0]
 80060e0:	e7ed      	b.n	80060be <_free_r+0x1e>
 80060e2:	461a      	mov	r2, r3
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	b10b      	cbz	r3, 80060ec <_free_r+0x4c>
 80060e8:	42a3      	cmp	r3, r4
 80060ea:	d9fa      	bls.n	80060e2 <_free_r+0x42>
 80060ec:	6811      	ldr	r1, [r2, #0]
 80060ee:	1850      	adds	r0, r2, r1
 80060f0:	42a0      	cmp	r0, r4
 80060f2:	d10b      	bne.n	800610c <_free_r+0x6c>
 80060f4:	6820      	ldr	r0, [r4, #0]
 80060f6:	4401      	add	r1, r0
 80060f8:	1850      	adds	r0, r2, r1
 80060fa:	4283      	cmp	r3, r0
 80060fc:	6011      	str	r1, [r2, #0]
 80060fe:	d1e0      	bne.n	80060c2 <_free_r+0x22>
 8006100:	6818      	ldr	r0, [r3, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	4401      	add	r1, r0
 8006106:	6011      	str	r1, [r2, #0]
 8006108:	6053      	str	r3, [r2, #4]
 800610a:	e7da      	b.n	80060c2 <_free_r+0x22>
 800610c:	d902      	bls.n	8006114 <_free_r+0x74>
 800610e:	230c      	movs	r3, #12
 8006110:	602b      	str	r3, [r5, #0]
 8006112:	e7d6      	b.n	80060c2 <_free_r+0x22>
 8006114:	6820      	ldr	r0, [r4, #0]
 8006116:	1821      	adds	r1, r4, r0
 8006118:	428b      	cmp	r3, r1
 800611a:	bf01      	itttt	eq
 800611c:	6819      	ldreq	r1, [r3, #0]
 800611e:	685b      	ldreq	r3, [r3, #4]
 8006120:	1809      	addeq	r1, r1, r0
 8006122:	6021      	streq	r1, [r4, #0]
 8006124:	6063      	str	r3, [r4, #4]
 8006126:	6054      	str	r4, [r2, #4]
 8006128:	e7cb      	b.n	80060c2 <_free_r+0x22>
 800612a:	bd38      	pop	{r3, r4, r5, pc}
 800612c:	200002b8 	.word	0x200002b8

08006130 <sbrk_aligned>:
 8006130:	b570      	push	{r4, r5, r6, lr}
 8006132:	4e0e      	ldr	r6, [pc, #56]	; (800616c <sbrk_aligned+0x3c>)
 8006134:	460c      	mov	r4, r1
 8006136:	6831      	ldr	r1, [r6, #0]
 8006138:	4605      	mov	r5, r0
 800613a:	b911      	cbnz	r1, 8006142 <sbrk_aligned+0x12>
 800613c:	f000 f9ea 	bl	8006514 <_sbrk_r>
 8006140:	6030      	str	r0, [r6, #0]
 8006142:	4621      	mov	r1, r4
 8006144:	4628      	mov	r0, r5
 8006146:	f000 f9e5 	bl	8006514 <_sbrk_r>
 800614a:	1c43      	adds	r3, r0, #1
 800614c:	d00a      	beq.n	8006164 <sbrk_aligned+0x34>
 800614e:	1cc4      	adds	r4, r0, #3
 8006150:	f024 0403 	bic.w	r4, r4, #3
 8006154:	42a0      	cmp	r0, r4
 8006156:	d007      	beq.n	8006168 <sbrk_aligned+0x38>
 8006158:	1a21      	subs	r1, r4, r0
 800615a:	4628      	mov	r0, r5
 800615c:	f000 f9da 	bl	8006514 <_sbrk_r>
 8006160:	3001      	adds	r0, #1
 8006162:	d101      	bne.n	8006168 <sbrk_aligned+0x38>
 8006164:	f04f 34ff 	mov.w	r4, #4294967295
 8006168:	4620      	mov	r0, r4
 800616a:	bd70      	pop	{r4, r5, r6, pc}
 800616c:	200002bc 	.word	0x200002bc

08006170 <_malloc_r>:
 8006170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006174:	1ccd      	adds	r5, r1, #3
 8006176:	f025 0503 	bic.w	r5, r5, #3
 800617a:	3508      	adds	r5, #8
 800617c:	2d0c      	cmp	r5, #12
 800617e:	bf38      	it	cc
 8006180:	250c      	movcc	r5, #12
 8006182:	2d00      	cmp	r5, #0
 8006184:	4607      	mov	r7, r0
 8006186:	db01      	blt.n	800618c <_malloc_r+0x1c>
 8006188:	42a9      	cmp	r1, r5
 800618a:	d905      	bls.n	8006198 <_malloc_r+0x28>
 800618c:	230c      	movs	r3, #12
 800618e:	2600      	movs	r6, #0
 8006190:	603b      	str	r3, [r7, #0]
 8006192:	4630      	mov	r0, r6
 8006194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006198:	4e2e      	ldr	r6, [pc, #184]	; (8006254 <_malloc_r+0xe4>)
 800619a:	f000 fcd1 	bl	8006b40 <__malloc_lock>
 800619e:	6833      	ldr	r3, [r6, #0]
 80061a0:	461c      	mov	r4, r3
 80061a2:	bb34      	cbnz	r4, 80061f2 <_malloc_r+0x82>
 80061a4:	4629      	mov	r1, r5
 80061a6:	4638      	mov	r0, r7
 80061a8:	f7ff ffc2 	bl	8006130 <sbrk_aligned>
 80061ac:	1c43      	adds	r3, r0, #1
 80061ae:	4604      	mov	r4, r0
 80061b0:	d14d      	bne.n	800624e <_malloc_r+0xde>
 80061b2:	6834      	ldr	r4, [r6, #0]
 80061b4:	4626      	mov	r6, r4
 80061b6:	2e00      	cmp	r6, #0
 80061b8:	d140      	bne.n	800623c <_malloc_r+0xcc>
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	4631      	mov	r1, r6
 80061be:	4638      	mov	r0, r7
 80061c0:	eb04 0803 	add.w	r8, r4, r3
 80061c4:	f000 f9a6 	bl	8006514 <_sbrk_r>
 80061c8:	4580      	cmp	r8, r0
 80061ca:	d13a      	bne.n	8006242 <_malloc_r+0xd2>
 80061cc:	6821      	ldr	r1, [r4, #0]
 80061ce:	3503      	adds	r5, #3
 80061d0:	1a6d      	subs	r5, r5, r1
 80061d2:	f025 0503 	bic.w	r5, r5, #3
 80061d6:	3508      	adds	r5, #8
 80061d8:	2d0c      	cmp	r5, #12
 80061da:	bf38      	it	cc
 80061dc:	250c      	movcc	r5, #12
 80061de:	4638      	mov	r0, r7
 80061e0:	4629      	mov	r1, r5
 80061e2:	f7ff ffa5 	bl	8006130 <sbrk_aligned>
 80061e6:	3001      	adds	r0, #1
 80061e8:	d02b      	beq.n	8006242 <_malloc_r+0xd2>
 80061ea:	6823      	ldr	r3, [r4, #0]
 80061ec:	442b      	add	r3, r5
 80061ee:	6023      	str	r3, [r4, #0]
 80061f0:	e00e      	b.n	8006210 <_malloc_r+0xa0>
 80061f2:	6822      	ldr	r2, [r4, #0]
 80061f4:	1b52      	subs	r2, r2, r5
 80061f6:	d41e      	bmi.n	8006236 <_malloc_r+0xc6>
 80061f8:	2a0b      	cmp	r2, #11
 80061fa:	d916      	bls.n	800622a <_malloc_r+0xba>
 80061fc:	1961      	adds	r1, r4, r5
 80061fe:	42a3      	cmp	r3, r4
 8006200:	6025      	str	r5, [r4, #0]
 8006202:	bf18      	it	ne
 8006204:	6059      	strne	r1, [r3, #4]
 8006206:	6863      	ldr	r3, [r4, #4]
 8006208:	bf08      	it	eq
 800620a:	6031      	streq	r1, [r6, #0]
 800620c:	5162      	str	r2, [r4, r5]
 800620e:	604b      	str	r3, [r1, #4]
 8006210:	4638      	mov	r0, r7
 8006212:	f104 060b 	add.w	r6, r4, #11
 8006216:	f000 fc99 	bl	8006b4c <__malloc_unlock>
 800621a:	f026 0607 	bic.w	r6, r6, #7
 800621e:	1d23      	adds	r3, r4, #4
 8006220:	1af2      	subs	r2, r6, r3
 8006222:	d0b6      	beq.n	8006192 <_malloc_r+0x22>
 8006224:	1b9b      	subs	r3, r3, r6
 8006226:	50a3      	str	r3, [r4, r2]
 8006228:	e7b3      	b.n	8006192 <_malloc_r+0x22>
 800622a:	6862      	ldr	r2, [r4, #4]
 800622c:	42a3      	cmp	r3, r4
 800622e:	bf0c      	ite	eq
 8006230:	6032      	streq	r2, [r6, #0]
 8006232:	605a      	strne	r2, [r3, #4]
 8006234:	e7ec      	b.n	8006210 <_malloc_r+0xa0>
 8006236:	4623      	mov	r3, r4
 8006238:	6864      	ldr	r4, [r4, #4]
 800623a:	e7b2      	b.n	80061a2 <_malloc_r+0x32>
 800623c:	4634      	mov	r4, r6
 800623e:	6876      	ldr	r6, [r6, #4]
 8006240:	e7b9      	b.n	80061b6 <_malloc_r+0x46>
 8006242:	230c      	movs	r3, #12
 8006244:	4638      	mov	r0, r7
 8006246:	603b      	str	r3, [r7, #0]
 8006248:	f000 fc80 	bl	8006b4c <__malloc_unlock>
 800624c:	e7a1      	b.n	8006192 <_malloc_r+0x22>
 800624e:	6025      	str	r5, [r4, #0]
 8006250:	e7de      	b.n	8006210 <_malloc_r+0xa0>
 8006252:	bf00      	nop
 8006254:	200002b8 	.word	0x200002b8

08006258 <__sfputc_r>:
 8006258:	6893      	ldr	r3, [r2, #8]
 800625a:	b410      	push	{r4}
 800625c:	3b01      	subs	r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	6093      	str	r3, [r2, #8]
 8006262:	da07      	bge.n	8006274 <__sfputc_r+0x1c>
 8006264:	6994      	ldr	r4, [r2, #24]
 8006266:	42a3      	cmp	r3, r4
 8006268:	db01      	blt.n	800626e <__sfputc_r+0x16>
 800626a:	290a      	cmp	r1, #10
 800626c:	d102      	bne.n	8006274 <__sfputc_r+0x1c>
 800626e:	bc10      	pop	{r4}
 8006270:	f000 b974 	b.w	800655c <__swbuf_r>
 8006274:	6813      	ldr	r3, [r2, #0]
 8006276:	1c58      	adds	r0, r3, #1
 8006278:	6010      	str	r0, [r2, #0]
 800627a:	7019      	strb	r1, [r3, #0]
 800627c:	4608      	mov	r0, r1
 800627e:	bc10      	pop	{r4}
 8006280:	4770      	bx	lr

08006282 <__sfputs_r>:
 8006282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006284:	4606      	mov	r6, r0
 8006286:	460f      	mov	r7, r1
 8006288:	4614      	mov	r4, r2
 800628a:	18d5      	adds	r5, r2, r3
 800628c:	42ac      	cmp	r4, r5
 800628e:	d101      	bne.n	8006294 <__sfputs_r+0x12>
 8006290:	2000      	movs	r0, #0
 8006292:	e007      	b.n	80062a4 <__sfputs_r+0x22>
 8006294:	463a      	mov	r2, r7
 8006296:	4630      	mov	r0, r6
 8006298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800629c:	f7ff ffdc 	bl	8006258 <__sfputc_r>
 80062a0:	1c43      	adds	r3, r0, #1
 80062a2:	d1f3      	bne.n	800628c <__sfputs_r+0xa>
 80062a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080062a8 <_vfiprintf_r>:
 80062a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ac:	460d      	mov	r5, r1
 80062ae:	4614      	mov	r4, r2
 80062b0:	4698      	mov	r8, r3
 80062b2:	4606      	mov	r6, r0
 80062b4:	b09d      	sub	sp, #116	; 0x74
 80062b6:	b118      	cbz	r0, 80062c0 <_vfiprintf_r+0x18>
 80062b8:	6983      	ldr	r3, [r0, #24]
 80062ba:	b90b      	cbnz	r3, 80062c0 <_vfiprintf_r+0x18>
 80062bc:	f000 fb3a 	bl	8006934 <__sinit>
 80062c0:	4b89      	ldr	r3, [pc, #548]	; (80064e8 <_vfiprintf_r+0x240>)
 80062c2:	429d      	cmp	r5, r3
 80062c4:	d11b      	bne.n	80062fe <_vfiprintf_r+0x56>
 80062c6:	6875      	ldr	r5, [r6, #4]
 80062c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ca:	07d9      	lsls	r1, r3, #31
 80062cc:	d405      	bmi.n	80062da <_vfiprintf_r+0x32>
 80062ce:	89ab      	ldrh	r3, [r5, #12]
 80062d0:	059a      	lsls	r2, r3, #22
 80062d2:	d402      	bmi.n	80062da <_vfiprintf_r+0x32>
 80062d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062d6:	f000 fbcb 	bl	8006a70 <__retarget_lock_acquire_recursive>
 80062da:	89ab      	ldrh	r3, [r5, #12]
 80062dc:	071b      	lsls	r3, r3, #28
 80062de:	d501      	bpl.n	80062e4 <_vfiprintf_r+0x3c>
 80062e0:	692b      	ldr	r3, [r5, #16]
 80062e2:	b9eb      	cbnz	r3, 8006320 <_vfiprintf_r+0x78>
 80062e4:	4629      	mov	r1, r5
 80062e6:	4630      	mov	r0, r6
 80062e8:	f000 f998 	bl	800661c <__swsetup_r>
 80062ec:	b1c0      	cbz	r0, 8006320 <_vfiprintf_r+0x78>
 80062ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062f0:	07dc      	lsls	r4, r3, #31
 80062f2:	d50e      	bpl.n	8006312 <_vfiprintf_r+0x6a>
 80062f4:	f04f 30ff 	mov.w	r0, #4294967295
 80062f8:	b01d      	add	sp, #116	; 0x74
 80062fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062fe:	4b7b      	ldr	r3, [pc, #492]	; (80064ec <_vfiprintf_r+0x244>)
 8006300:	429d      	cmp	r5, r3
 8006302:	d101      	bne.n	8006308 <_vfiprintf_r+0x60>
 8006304:	68b5      	ldr	r5, [r6, #8]
 8006306:	e7df      	b.n	80062c8 <_vfiprintf_r+0x20>
 8006308:	4b79      	ldr	r3, [pc, #484]	; (80064f0 <_vfiprintf_r+0x248>)
 800630a:	429d      	cmp	r5, r3
 800630c:	bf08      	it	eq
 800630e:	68f5      	ldreq	r5, [r6, #12]
 8006310:	e7da      	b.n	80062c8 <_vfiprintf_r+0x20>
 8006312:	89ab      	ldrh	r3, [r5, #12]
 8006314:	0598      	lsls	r0, r3, #22
 8006316:	d4ed      	bmi.n	80062f4 <_vfiprintf_r+0x4c>
 8006318:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800631a:	f000 fbaa 	bl	8006a72 <__retarget_lock_release_recursive>
 800631e:	e7e9      	b.n	80062f4 <_vfiprintf_r+0x4c>
 8006320:	2300      	movs	r3, #0
 8006322:	9309      	str	r3, [sp, #36]	; 0x24
 8006324:	2320      	movs	r3, #32
 8006326:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800632a:	2330      	movs	r3, #48	; 0x30
 800632c:	f04f 0901 	mov.w	r9, #1
 8006330:	f8cd 800c 	str.w	r8, [sp, #12]
 8006334:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80064f4 <_vfiprintf_r+0x24c>
 8006338:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800633c:	4623      	mov	r3, r4
 800633e:	469a      	mov	sl, r3
 8006340:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006344:	b10a      	cbz	r2, 800634a <_vfiprintf_r+0xa2>
 8006346:	2a25      	cmp	r2, #37	; 0x25
 8006348:	d1f9      	bne.n	800633e <_vfiprintf_r+0x96>
 800634a:	ebba 0b04 	subs.w	fp, sl, r4
 800634e:	d00b      	beq.n	8006368 <_vfiprintf_r+0xc0>
 8006350:	465b      	mov	r3, fp
 8006352:	4622      	mov	r2, r4
 8006354:	4629      	mov	r1, r5
 8006356:	4630      	mov	r0, r6
 8006358:	f7ff ff93 	bl	8006282 <__sfputs_r>
 800635c:	3001      	adds	r0, #1
 800635e:	f000 80aa 	beq.w	80064b6 <_vfiprintf_r+0x20e>
 8006362:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006364:	445a      	add	r2, fp
 8006366:	9209      	str	r2, [sp, #36]	; 0x24
 8006368:	f89a 3000 	ldrb.w	r3, [sl]
 800636c:	2b00      	cmp	r3, #0
 800636e:	f000 80a2 	beq.w	80064b6 <_vfiprintf_r+0x20e>
 8006372:	2300      	movs	r3, #0
 8006374:	f04f 32ff 	mov.w	r2, #4294967295
 8006378:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800637c:	f10a 0a01 	add.w	sl, sl, #1
 8006380:	9304      	str	r3, [sp, #16]
 8006382:	9307      	str	r3, [sp, #28]
 8006384:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006388:	931a      	str	r3, [sp, #104]	; 0x68
 800638a:	4654      	mov	r4, sl
 800638c:	2205      	movs	r2, #5
 800638e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006392:	4858      	ldr	r0, [pc, #352]	; (80064f4 <_vfiprintf_r+0x24c>)
 8006394:	f7ff f99c 	bl	80056d0 <memchr>
 8006398:	9a04      	ldr	r2, [sp, #16]
 800639a:	b9d8      	cbnz	r0, 80063d4 <_vfiprintf_r+0x12c>
 800639c:	06d1      	lsls	r1, r2, #27
 800639e:	bf44      	itt	mi
 80063a0:	2320      	movmi	r3, #32
 80063a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063a6:	0713      	lsls	r3, r2, #28
 80063a8:	bf44      	itt	mi
 80063aa:	232b      	movmi	r3, #43	; 0x2b
 80063ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063b0:	f89a 3000 	ldrb.w	r3, [sl]
 80063b4:	2b2a      	cmp	r3, #42	; 0x2a
 80063b6:	d015      	beq.n	80063e4 <_vfiprintf_r+0x13c>
 80063b8:	4654      	mov	r4, sl
 80063ba:	2000      	movs	r0, #0
 80063bc:	f04f 0c0a 	mov.w	ip, #10
 80063c0:	9a07      	ldr	r2, [sp, #28]
 80063c2:	4621      	mov	r1, r4
 80063c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063c8:	3b30      	subs	r3, #48	; 0x30
 80063ca:	2b09      	cmp	r3, #9
 80063cc:	d94e      	bls.n	800646c <_vfiprintf_r+0x1c4>
 80063ce:	b1b0      	cbz	r0, 80063fe <_vfiprintf_r+0x156>
 80063d0:	9207      	str	r2, [sp, #28]
 80063d2:	e014      	b.n	80063fe <_vfiprintf_r+0x156>
 80063d4:	eba0 0308 	sub.w	r3, r0, r8
 80063d8:	fa09 f303 	lsl.w	r3, r9, r3
 80063dc:	4313      	orrs	r3, r2
 80063de:	46a2      	mov	sl, r4
 80063e0:	9304      	str	r3, [sp, #16]
 80063e2:	e7d2      	b.n	800638a <_vfiprintf_r+0xe2>
 80063e4:	9b03      	ldr	r3, [sp, #12]
 80063e6:	1d19      	adds	r1, r3, #4
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	9103      	str	r1, [sp, #12]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	bfbb      	ittet	lt
 80063f0:	425b      	neglt	r3, r3
 80063f2:	f042 0202 	orrlt.w	r2, r2, #2
 80063f6:	9307      	strge	r3, [sp, #28]
 80063f8:	9307      	strlt	r3, [sp, #28]
 80063fa:	bfb8      	it	lt
 80063fc:	9204      	strlt	r2, [sp, #16]
 80063fe:	7823      	ldrb	r3, [r4, #0]
 8006400:	2b2e      	cmp	r3, #46	; 0x2e
 8006402:	d10c      	bne.n	800641e <_vfiprintf_r+0x176>
 8006404:	7863      	ldrb	r3, [r4, #1]
 8006406:	2b2a      	cmp	r3, #42	; 0x2a
 8006408:	d135      	bne.n	8006476 <_vfiprintf_r+0x1ce>
 800640a:	9b03      	ldr	r3, [sp, #12]
 800640c:	3402      	adds	r4, #2
 800640e:	1d1a      	adds	r2, r3, #4
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	9203      	str	r2, [sp, #12]
 8006414:	2b00      	cmp	r3, #0
 8006416:	bfb8      	it	lt
 8006418:	f04f 33ff 	movlt.w	r3, #4294967295
 800641c:	9305      	str	r3, [sp, #20]
 800641e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80064f8 <_vfiprintf_r+0x250>
 8006422:	2203      	movs	r2, #3
 8006424:	4650      	mov	r0, sl
 8006426:	7821      	ldrb	r1, [r4, #0]
 8006428:	f7ff f952 	bl	80056d0 <memchr>
 800642c:	b140      	cbz	r0, 8006440 <_vfiprintf_r+0x198>
 800642e:	2340      	movs	r3, #64	; 0x40
 8006430:	eba0 000a 	sub.w	r0, r0, sl
 8006434:	fa03 f000 	lsl.w	r0, r3, r0
 8006438:	9b04      	ldr	r3, [sp, #16]
 800643a:	3401      	adds	r4, #1
 800643c:	4303      	orrs	r3, r0
 800643e:	9304      	str	r3, [sp, #16]
 8006440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006444:	2206      	movs	r2, #6
 8006446:	482d      	ldr	r0, [pc, #180]	; (80064fc <_vfiprintf_r+0x254>)
 8006448:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800644c:	f7ff f940 	bl	80056d0 <memchr>
 8006450:	2800      	cmp	r0, #0
 8006452:	d03f      	beq.n	80064d4 <_vfiprintf_r+0x22c>
 8006454:	4b2a      	ldr	r3, [pc, #168]	; (8006500 <_vfiprintf_r+0x258>)
 8006456:	bb1b      	cbnz	r3, 80064a0 <_vfiprintf_r+0x1f8>
 8006458:	9b03      	ldr	r3, [sp, #12]
 800645a:	3307      	adds	r3, #7
 800645c:	f023 0307 	bic.w	r3, r3, #7
 8006460:	3308      	adds	r3, #8
 8006462:	9303      	str	r3, [sp, #12]
 8006464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006466:	443b      	add	r3, r7
 8006468:	9309      	str	r3, [sp, #36]	; 0x24
 800646a:	e767      	b.n	800633c <_vfiprintf_r+0x94>
 800646c:	460c      	mov	r4, r1
 800646e:	2001      	movs	r0, #1
 8006470:	fb0c 3202 	mla	r2, ip, r2, r3
 8006474:	e7a5      	b.n	80063c2 <_vfiprintf_r+0x11a>
 8006476:	2300      	movs	r3, #0
 8006478:	f04f 0c0a 	mov.w	ip, #10
 800647c:	4619      	mov	r1, r3
 800647e:	3401      	adds	r4, #1
 8006480:	9305      	str	r3, [sp, #20]
 8006482:	4620      	mov	r0, r4
 8006484:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006488:	3a30      	subs	r2, #48	; 0x30
 800648a:	2a09      	cmp	r2, #9
 800648c:	d903      	bls.n	8006496 <_vfiprintf_r+0x1ee>
 800648e:	2b00      	cmp	r3, #0
 8006490:	d0c5      	beq.n	800641e <_vfiprintf_r+0x176>
 8006492:	9105      	str	r1, [sp, #20]
 8006494:	e7c3      	b.n	800641e <_vfiprintf_r+0x176>
 8006496:	4604      	mov	r4, r0
 8006498:	2301      	movs	r3, #1
 800649a:	fb0c 2101 	mla	r1, ip, r1, r2
 800649e:	e7f0      	b.n	8006482 <_vfiprintf_r+0x1da>
 80064a0:	ab03      	add	r3, sp, #12
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	462a      	mov	r2, r5
 80064a6:	4630      	mov	r0, r6
 80064a8:	4b16      	ldr	r3, [pc, #88]	; (8006504 <_vfiprintf_r+0x25c>)
 80064aa:	a904      	add	r1, sp, #16
 80064ac:	f7fc fcaa 	bl	8002e04 <_printf_float>
 80064b0:	4607      	mov	r7, r0
 80064b2:	1c78      	adds	r0, r7, #1
 80064b4:	d1d6      	bne.n	8006464 <_vfiprintf_r+0x1bc>
 80064b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064b8:	07d9      	lsls	r1, r3, #31
 80064ba:	d405      	bmi.n	80064c8 <_vfiprintf_r+0x220>
 80064bc:	89ab      	ldrh	r3, [r5, #12]
 80064be:	059a      	lsls	r2, r3, #22
 80064c0:	d402      	bmi.n	80064c8 <_vfiprintf_r+0x220>
 80064c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064c4:	f000 fad5 	bl	8006a72 <__retarget_lock_release_recursive>
 80064c8:	89ab      	ldrh	r3, [r5, #12]
 80064ca:	065b      	lsls	r3, r3, #25
 80064cc:	f53f af12 	bmi.w	80062f4 <_vfiprintf_r+0x4c>
 80064d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064d2:	e711      	b.n	80062f8 <_vfiprintf_r+0x50>
 80064d4:	ab03      	add	r3, sp, #12
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	462a      	mov	r2, r5
 80064da:	4630      	mov	r0, r6
 80064dc:	4b09      	ldr	r3, [pc, #36]	; (8006504 <_vfiprintf_r+0x25c>)
 80064de:	a904      	add	r1, sp, #16
 80064e0:	f7fc ff2c 	bl	800333c <_printf_i>
 80064e4:	e7e4      	b.n	80064b0 <_vfiprintf_r+0x208>
 80064e6:	bf00      	nop
 80064e8:	08007258 	.word	0x08007258
 80064ec:	08007278 	.word	0x08007278
 80064f0:	08007238 	.word	0x08007238
 80064f4:	08007124 	.word	0x08007124
 80064f8:	0800712a 	.word	0x0800712a
 80064fc:	0800712e 	.word	0x0800712e
 8006500:	08002e05 	.word	0x08002e05
 8006504:	08006283 	.word	0x08006283

08006508 <nan>:
 8006508:	2000      	movs	r0, #0
 800650a:	4901      	ldr	r1, [pc, #4]	; (8006510 <nan+0x8>)
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	7ff80000 	.word	0x7ff80000

08006514 <_sbrk_r>:
 8006514:	b538      	push	{r3, r4, r5, lr}
 8006516:	2300      	movs	r3, #0
 8006518:	4d05      	ldr	r5, [pc, #20]	; (8006530 <_sbrk_r+0x1c>)
 800651a:	4604      	mov	r4, r0
 800651c:	4608      	mov	r0, r1
 800651e:	602b      	str	r3, [r5, #0]
 8006520:	f7fa fe08 	bl	8001134 <_sbrk>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d102      	bne.n	800652e <_sbrk_r+0x1a>
 8006528:	682b      	ldr	r3, [r5, #0]
 800652a:	b103      	cbz	r3, 800652e <_sbrk_r+0x1a>
 800652c:	6023      	str	r3, [r4, #0]
 800652e:	bd38      	pop	{r3, r4, r5, pc}
 8006530:	200002c4 	.word	0x200002c4

08006534 <strncmp>:
 8006534:	4603      	mov	r3, r0
 8006536:	b510      	push	{r4, lr}
 8006538:	b172      	cbz	r2, 8006558 <strncmp+0x24>
 800653a:	3901      	subs	r1, #1
 800653c:	1884      	adds	r4, r0, r2
 800653e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006542:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006546:	4290      	cmp	r0, r2
 8006548:	d101      	bne.n	800654e <strncmp+0x1a>
 800654a:	42a3      	cmp	r3, r4
 800654c:	d101      	bne.n	8006552 <strncmp+0x1e>
 800654e:	1a80      	subs	r0, r0, r2
 8006550:	bd10      	pop	{r4, pc}
 8006552:	2800      	cmp	r0, #0
 8006554:	d1f3      	bne.n	800653e <strncmp+0xa>
 8006556:	e7fa      	b.n	800654e <strncmp+0x1a>
 8006558:	4610      	mov	r0, r2
 800655a:	e7f9      	b.n	8006550 <strncmp+0x1c>

0800655c <__swbuf_r>:
 800655c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655e:	460e      	mov	r6, r1
 8006560:	4614      	mov	r4, r2
 8006562:	4605      	mov	r5, r0
 8006564:	b118      	cbz	r0, 800656e <__swbuf_r+0x12>
 8006566:	6983      	ldr	r3, [r0, #24]
 8006568:	b90b      	cbnz	r3, 800656e <__swbuf_r+0x12>
 800656a:	f000 f9e3 	bl	8006934 <__sinit>
 800656e:	4b21      	ldr	r3, [pc, #132]	; (80065f4 <__swbuf_r+0x98>)
 8006570:	429c      	cmp	r4, r3
 8006572:	d12b      	bne.n	80065cc <__swbuf_r+0x70>
 8006574:	686c      	ldr	r4, [r5, #4]
 8006576:	69a3      	ldr	r3, [r4, #24]
 8006578:	60a3      	str	r3, [r4, #8]
 800657a:	89a3      	ldrh	r3, [r4, #12]
 800657c:	071a      	lsls	r2, r3, #28
 800657e:	d52f      	bpl.n	80065e0 <__swbuf_r+0x84>
 8006580:	6923      	ldr	r3, [r4, #16]
 8006582:	b36b      	cbz	r3, 80065e0 <__swbuf_r+0x84>
 8006584:	6923      	ldr	r3, [r4, #16]
 8006586:	6820      	ldr	r0, [r4, #0]
 8006588:	b2f6      	uxtb	r6, r6
 800658a:	1ac0      	subs	r0, r0, r3
 800658c:	6963      	ldr	r3, [r4, #20]
 800658e:	4637      	mov	r7, r6
 8006590:	4283      	cmp	r3, r0
 8006592:	dc04      	bgt.n	800659e <__swbuf_r+0x42>
 8006594:	4621      	mov	r1, r4
 8006596:	4628      	mov	r0, r5
 8006598:	f000 f938 	bl	800680c <_fflush_r>
 800659c:	bb30      	cbnz	r0, 80065ec <__swbuf_r+0x90>
 800659e:	68a3      	ldr	r3, [r4, #8]
 80065a0:	3001      	adds	r0, #1
 80065a2:	3b01      	subs	r3, #1
 80065a4:	60a3      	str	r3, [r4, #8]
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	6022      	str	r2, [r4, #0]
 80065ac:	701e      	strb	r6, [r3, #0]
 80065ae:	6963      	ldr	r3, [r4, #20]
 80065b0:	4283      	cmp	r3, r0
 80065b2:	d004      	beq.n	80065be <__swbuf_r+0x62>
 80065b4:	89a3      	ldrh	r3, [r4, #12]
 80065b6:	07db      	lsls	r3, r3, #31
 80065b8:	d506      	bpl.n	80065c8 <__swbuf_r+0x6c>
 80065ba:	2e0a      	cmp	r6, #10
 80065bc:	d104      	bne.n	80065c8 <__swbuf_r+0x6c>
 80065be:	4621      	mov	r1, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f000 f923 	bl	800680c <_fflush_r>
 80065c6:	b988      	cbnz	r0, 80065ec <__swbuf_r+0x90>
 80065c8:	4638      	mov	r0, r7
 80065ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065cc:	4b0a      	ldr	r3, [pc, #40]	; (80065f8 <__swbuf_r+0x9c>)
 80065ce:	429c      	cmp	r4, r3
 80065d0:	d101      	bne.n	80065d6 <__swbuf_r+0x7a>
 80065d2:	68ac      	ldr	r4, [r5, #8]
 80065d4:	e7cf      	b.n	8006576 <__swbuf_r+0x1a>
 80065d6:	4b09      	ldr	r3, [pc, #36]	; (80065fc <__swbuf_r+0xa0>)
 80065d8:	429c      	cmp	r4, r3
 80065da:	bf08      	it	eq
 80065dc:	68ec      	ldreq	r4, [r5, #12]
 80065de:	e7ca      	b.n	8006576 <__swbuf_r+0x1a>
 80065e0:	4621      	mov	r1, r4
 80065e2:	4628      	mov	r0, r5
 80065e4:	f000 f81a 	bl	800661c <__swsetup_r>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d0cb      	beq.n	8006584 <__swbuf_r+0x28>
 80065ec:	f04f 37ff 	mov.w	r7, #4294967295
 80065f0:	e7ea      	b.n	80065c8 <__swbuf_r+0x6c>
 80065f2:	bf00      	nop
 80065f4:	08007258 	.word	0x08007258
 80065f8:	08007278 	.word	0x08007278
 80065fc:	08007238 	.word	0x08007238

08006600 <__ascii_wctomb>:
 8006600:	4603      	mov	r3, r0
 8006602:	4608      	mov	r0, r1
 8006604:	b141      	cbz	r1, 8006618 <__ascii_wctomb+0x18>
 8006606:	2aff      	cmp	r2, #255	; 0xff
 8006608:	d904      	bls.n	8006614 <__ascii_wctomb+0x14>
 800660a:	228a      	movs	r2, #138	; 0x8a
 800660c:	f04f 30ff 	mov.w	r0, #4294967295
 8006610:	601a      	str	r2, [r3, #0]
 8006612:	4770      	bx	lr
 8006614:	2001      	movs	r0, #1
 8006616:	700a      	strb	r2, [r1, #0]
 8006618:	4770      	bx	lr
	...

0800661c <__swsetup_r>:
 800661c:	4b32      	ldr	r3, [pc, #200]	; (80066e8 <__swsetup_r+0xcc>)
 800661e:	b570      	push	{r4, r5, r6, lr}
 8006620:	681d      	ldr	r5, [r3, #0]
 8006622:	4606      	mov	r6, r0
 8006624:	460c      	mov	r4, r1
 8006626:	b125      	cbz	r5, 8006632 <__swsetup_r+0x16>
 8006628:	69ab      	ldr	r3, [r5, #24]
 800662a:	b913      	cbnz	r3, 8006632 <__swsetup_r+0x16>
 800662c:	4628      	mov	r0, r5
 800662e:	f000 f981 	bl	8006934 <__sinit>
 8006632:	4b2e      	ldr	r3, [pc, #184]	; (80066ec <__swsetup_r+0xd0>)
 8006634:	429c      	cmp	r4, r3
 8006636:	d10f      	bne.n	8006658 <__swsetup_r+0x3c>
 8006638:	686c      	ldr	r4, [r5, #4]
 800663a:	89a3      	ldrh	r3, [r4, #12]
 800663c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006640:	0719      	lsls	r1, r3, #28
 8006642:	d42c      	bmi.n	800669e <__swsetup_r+0x82>
 8006644:	06dd      	lsls	r5, r3, #27
 8006646:	d411      	bmi.n	800666c <__swsetup_r+0x50>
 8006648:	2309      	movs	r3, #9
 800664a:	6033      	str	r3, [r6, #0]
 800664c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006650:	f04f 30ff 	mov.w	r0, #4294967295
 8006654:	81a3      	strh	r3, [r4, #12]
 8006656:	e03e      	b.n	80066d6 <__swsetup_r+0xba>
 8006658:	4b25      	ldr	r3, [pc, #148]	; (80066f0 <__swsetup_r+0xd4>)
 800665a:	429c      	cmp	r4, r3
 800665c:	d101      	bne.n	8006662 <__swsetup_r+0x46>
 800665e:	68ac      	ldr	r4, [r5, #8]
 8006660:	e7eb      	b.n	800663a <__swsetup_r+0x1e>
 8006662:	4b24      	ldr	r3, [pc, #144]	; (80066f4 <__swsetup_r+0xd8>)
 8006664:	429c      	cmp	r4, r3
 8006666:	bf08      	it	eq
 8006668:	68ec      	ldreq	r4, [r5, #12]
 800666a:	e7e6      	b.n	800663a <__swsetup_r+0x1e>
 800666c:	0758      	lsls	r0, r3, #29
 800666e:	d512      	bpl.n	8006696 <__swsetup_r+0x7a>
 8006670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006672:	b141      	cbz	r1, 8006686 <__swsetup_r+0x6a>
 8006674:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006678:	4299      	cmp	r1, r3
 800667a:	d002      	beq.n	8006682 <__swsetup_r+0x66>
 800667c:	4630      	mov	r0, r6
 800667e:	f7ff fd0f 	bl	80060a0 <_free_r>
 8006682:	2300      	movs	r3, #0
 8006684:	6363      	str	r3, [r4, #52]	; 0x34
 8006686:	89a3      	ldrh	r3, [r4, #12]
 8006688:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800668c:	81a3      	strh	r3, [r4, #12]
 800668e:	2300      	movs	r3, #0
 8006690:	6063      	str	r3, [r4, #4]
 8006692:	6923      	ldr	r3, [r4, #16]
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	89a3      	ldrh	r3, [r4, #12]
 8006698:	f043 0308 	orr.w	r3, r3, #8
 800669c:	81a3      	strh	r3, [r4, #12]
 800669e:	6923      	ldr	r3, [r4, #16]
 80066a0:	b94b      	cbnz	r3, 80066b6 <__swsetup_r+0x9a>
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80066a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066ac:	d003      	beq.n	80066b6 <__swsetup_r+0x9a>
 80066ae:	4621      	mov	r1, r4
 80066b0:	4630      	mov	r0, r6
 80066b2:	f000 fa05 	bl	8006ac0 <__smakebuf_r>
 80066b6:	89a0      	ldrh	r0, [r4, #12]
 80066b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066bc:	f010 0301 	ands.w	r3, r0, #1
 80066c0:	d00a      	beq.n	80066d8 <__swsetup_r+0xbc>
 80066c2:	2300      	movs	r3, #0
 80066c4:	60a3      	str	r3, [r4, #8]
 80066c6:	6963      	ldr	r3, [r4, #20]
 80066c8:	425b      	negs	r3, r3
 80066ca:	61a3      	str	r3, [r4, #24]
 80066cc:	6923      	ldr	r3, [r4, #16]
 80066ce:	b943      	cbnz	r3, 80066e2 <__swsetup_r+0xc6>
 80066d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80066d4:	d1ba      	bne.n	800664c <__swsetup_r+0x30>
 80066d6:	bd70      	pop	{r4, r5, r6, pc}
 80066d8:	0781      	lsls	r1, r0, #30
 80066da:	bf58      	it	pl
 80066dc:	6963      	ldrpl	r3, [r4, #20]
 80066de:	60a3      	str	r3, [r4, #8]
 80066e0:	e7f4      	b.n	80066cc <__swsetup_r+0xb0>
 80066e2:	2000      	movs	r0, #0
 80066e4:	e7f7      	b.n	80066d6 <__swsetup_r+0xba>
 80066e6:	bf00      	nop
 80066e8:	2000000c 	.word	0x2000000c
 80066ec:	08007258 	.word	0x08007258
 80066f0:	08007278 	.word	0x08007278
 80066f4:	08007238 	.word	0x08007238

080066f8 <abort>:
 80066f8:	2006      	movs	r0, #6
 80066fa:	b508      	push	{r3, lr}
 80066fc:	f000 fa54 	bl	8006ba8 <raise>
 8006700:	2001      	movs	r0, #1
 8006702:	f7fa fca4 	bl	800104e <_exit>
	...

08006708 <__sflush_r>:
 8006708:	898a      	ldrh	r2, [r1, #12]
 800670a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670c:	4605      	mov	r5, r0
 800670e:	0710      	lsls	r0, r2, #28
 8006710:	460c      	mov	r4, r1
 8006712:	d457      	bmi.n	80067c4 <__sflush_r+0xbc>
 8006714:	684b      	ldr	r3, [r1, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	dc04      	bgt.n	8006724 <__sflush_r+0x1c>
 800671a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800671c:	2b00      	cmp	r3, #0
 800671e:	dc01      	bgt.n	8006724 <__sflush_r+0x1c>
 8006720:	2000      	movs	r0, #0
 8006722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006724:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006726:	2e00      	cmp	r6, #0
 8006728:	d0fa      	beq.n	8006720 <__sflush_r+0x18>
 800672a:	2300      	movs	r3, #0
 800672c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006730:	682f      	ldr	r7, [r5, #0]
 8006732:	602b      	str	r3, [r5, #0]
 8006734:	d032      	beq.n	800679c <__sflush_r+0x94>
 8006736:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006738:	89a3      	ldrh	r3, [r4, #12]
 800673a:	075a      	lsls	r2, r3, #29
 800673c:	d505      	bpl.n	800674a <__sflush_r+0x42>
 800673e:	6863      	ldr	r3, [r4, #4]
 8006740:	1ac0      	subs	r0, r0, r3
 8006742:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006744:	b10b      	cbz	r3, 800674a <__sflush_r+0x42>
 8006746:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006748:	1ac0      	subs	r0, r0, r3
 800674a:	2300      	movs	r3, #0
 800674c:	4602      	mov	r2, r0
 800674e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006750:	4628      	mov	r0, r5
 8006752:	6a21      	ldr	r1, [r4, #32]
 8006754:	47b0      	blx	r6
 8006756:	1c43      	adds	r3, r0, #1
 8006758:	89a3      	ldrh	r3, [r4, #12]
 800675a:	d106      	bne.n	800676a <__sflush_r+0x62>
 800675c:	6829      	ldr	r1, [r5, #0]
 800675e:	291d      	cmp	r1, #29
 8006760:	d82c      	bhi.n	80067bc <__sflush_r+0xb4>
 8006762:	4a29      	ldr	r2, [pc, #164]	; (8006808 <__sflush_r+0x100>)
 8006764:	40ca      	lsrs	r2, r1
 8006766:	07d6      	lsls	r6, r2, #31
 8006768:	d528      	bpl.n	80067bc <__sflush_r+0xb4>
 800676a:	2200      	movs	r2, #0
 800676c:	6062      	str	r2, [r4, #4]
 800676e:	6922      	ldr	r2, [r4, #16]
 8006770:	04d9      	lsls	r1, r3, #19
 8006772:	6022      	str	r2, [r4, #0]
 8006774:	d504      	bpl.n	8006780 <__sflush_r+0x78>
 8006776:	1c42      	adds	r2, r0, #1
 8006778:	d101      	bne.n	800677e <__sflush_r+0x76>
 800677a:	682b      	ldr	r3, [r5, #0]
 800677c:	b903      	cbnz	r3, 8006780 <__sflush_r+0x78>
 800677e:	6560      	str	r0, [r4, #84]	; 0x54
 8006780:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006782:	602f      	str	r7, [r5, #0]
 8006784:	2900      	cmp	r1, #0
 8006786:	d0cb      	beq.n	8006720 <__sflush_r+0x18>
 8006788:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800678c:	4299      	cmp	r1, r3
 800678e:	d002      	beq.n	8006796 <__sflush_r+0x8e>
 8006790:	4628      	mov	r0, r5
 8006792:	f7ff fc85 	bl	80060a0 <_free_r>
 8006796:	2000      	movs	r0, #0
 8006798:	6360      	str	r0, [r4, #52]	; 0x34
 800679a:	e7c2      	b.n	8006722 <__sflush_r+0x1a>
 800679c:	6a21      	ldr	r1, [r4, #32]
 800679e:	2301      	movs	r3, #1
 80067a0:	4628      	mov	r0, r5
 80067a2:	47b0      	blx	r6
 80067a4:	1c41      	adds	r1, r0, #1
 80067a6:	d1c7      	bne.n	8006738 <__sflush_r+0x30>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0c4      	beq.n	8006738 <__sflush_r+0x30>
 80067ae:	2b1d      	cmp	r3, #29
 80067b0:	d001      	beq.n	80067b6 <__sflush_r+0xae>
 80067b2:	2b16      	cmp	r3, #22
 80067b4:	d101      	bne.n	80067ba <__sflush_r+0xb2>
 80067b6:	602f      	str	r7, [r5, #0]
 80067b8:	e7b2      	b.n	8006720 <__sflush_r+0x18>
 80067ba:	89a3      	ldrh	r3, [r4, #12]
 80067bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067c0:	81a3      	strh	r3, [r4, #12]
 80067c2:	e7ae      	b.n	8006722 <__sflush_r+0x1a>
 80067c4:	690f      	ldr	r7, [r1, #16]
 80067c6:	2f00      	cmp	r7, #0
 80067c8:	d0aa      	beq.n	8006720 <__sflush_r+0x18>
 80067ca:	0793      	lsls	r3, r2, #30
 80067cc:	bf18      	it	ne
 80067ce:	2300      	movne	r3, #0
 80067d0:	680e      	ldr	r6, [r1, #0]
 80067d2:	bf08      	it	eq
 80067d4:	694b      	ldreq	r3, [r1, #20]
 80067d6:	1bf6      	subs	r6, r6, r7
 80067d8:	600f      	str	r7, [r1, #0]
 80067da:	608b      	str	r3, [r1, #8]
 80067dc:	2e00      	cmp	r6, #0
 80067de:	dd9f      	ble.n	8006720 <__sflush_r+0x18>
 80067e0:	4633      	mov	r3, r6
 80067e2:	463a      	mov	r2, r7
 80067e4:	4628      	mov	r0, r5
 80067e6:	6a21      	ldr	r1, [r4, #32]
 80067e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80067ec:	47e0      	blx	ip
 80067ee:	2800      	cmp	r0, #0
 80067f0:	dc06      	bgt.n	8006800 <__sflush_r+0xf8>
 80067f2:	89a3      	ldrh	r3, [r4, #12]
 80067f4:	f04f 30ff 	mov.w	r0, #4294967295
 80067f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067fc:	81a3      	strh	r3, [r4, #12]
 80067fe:	e790      	b.n	8006722 <__sflush_r+0x1a>
 8006800:	4407      	add	r7, r0
 8006802:	1a36      	subs	r6, r6, r0
 8006804:	e7ea      	b.n	80067dc <__sflush_r+0xd4>
 8006806:	bf00      	nop
 8006808:	20400001 	.word	0x20400001

0800680c <_fflush_r>:
 800680c:	b538      	push	{r3, r4, r5, lr}
 800680e:	690b      	ldr	r3, [r1, #16]
 8006810:	4605      	mov	r5, r0
 8006812:	460c      	mov	r4, r1
 8006814:	b913      	cbnz	r3, 800681c <_fflush_r+0x10>
 8006816:	2500      	movs	r5, #0
 8006818:	4628      	mov	r0, r5
 800681a:	bd38      	pop	{r3, r4, r5, pc}
 800681c:	b118      	cbz	r0, 8006826 <_fflush_r+0x1a>
 800681e:	6983      	ldr	r3, [r0, #24]
 8006820:	b90b      	cbnz	r3, 8006826 <_fflush_r+0x1a>
 8006822:	f000 f887 	bl	8006934 <__sinit>
 8006826:	4b14      	ldr	r3, [pc, #80]	; (8006878 <_fflush_r+0x6c>)
 8006828:	429c      	cmp	r4, r3
 800682a:	d11b      	bne.n	8006864 <_fflush_r+0x58>
 800682c:	686c      	ldr	r4, [r5, #4]
 800682e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d0ef      	beq.n	8006816 <_fflush_r+0xa>
 8006836:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006838:	07d0      	lsls	r0, r2, #31
 800683a:	d404      	bmi.n	8006846 <_fflush_r+0x3a>
 800683c:	0599      	lsls	r1, r3, #22
 800683e:	d402      	bmi.n	8006846 <_fflush_r+0x3a>
 8006840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006842:	f000 f915 	bl	8006a70 <__retarget_lock_acquire_recursive>
 8006846:	4628      	mov	r0, r5
 8006848:	4621      	mov	r1, r4
 800684a:	f7ff ff5d 	bl	8006708 <__sflush_r>
 800684e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006850:	4605      	mov	r5, r0
 8006852:	07da      	lsls	r2, r3, #31
 8006854:	d4e0      	bmi.n	8006818 <_fflush_r+0xc>
 8006856:	89a3      	ldrh	r3, [r4, #12]
 8006858:	059b      	lsls	r3, r3, #22
 800685a:	d4dd      	bmi.n	8006818 <_fflush_r+0xc>
 800685c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800685e:	f000 f908 	bl	8006a72 <__retarget_lock_release_recursive>
 8006862:	e7d9      	b.n	8006818 <_fflush_r+0xc>
 8006864:	4b05      	ldr	r3, [pc, #20]	; (800687c <_fflush_r+0x70>)
 8006866:	429c      	cmp	r4, r3
 8006868:	d101      	bne.n	800686e <_fflush_r+0x62>
 800686a:	68ac      	ldr	r4, [r5, #8]
 800686c:	e7df      	b.n	800682e <_fflush_r+0x22>
 800686e:	4b04      	ldr	r3, [pc, #16]	; (8006880 <_fflush_r+0x74>)
 8006870:	429c      	cmp	r4, r3
 8006872:	bf08      	it	eq
 8006874:	68ec      	ldreq	r4, [r5, #12]
 8006876:	e7da      	b.n	800682e <_fflush_r+0x22>
 8006878:	08007258 	.word	0x08007258
 800687c:	08007278 	.word	0x08007278
 8006880:	08007238 	.word	0x08007238

08006884 <std>:
 8006884:	2300      	movs	r3, #0
 8006886:	b510      	push	{r4, lr}
 8006888:	4604      	mov	r4, r0
 800688a:	e9c0 3300 	strd	r3, r3, [r0]
 800688e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006892:	6083      	str	r3, [r0, #8]
 8006894:	8181      	strh	r1, [r0, #12]
 8006896:	6643      	str	r3, [r0, #100]	; 0x64
 8006898:	81c2      	strh	r2, [r0, #14]
 800689a:	6183      	str	r3, [r0, #24]
 800689c:	4619      	mov	r1, r3
 800689e:	2208      	movs	r2, #8
 80068a0:	305c      	adds	r0, #92	; 0x5c
 80068a2:	f7fc fa09 	bl	8002cb8 <memset>
 80068a6:	4b05      	ldr	r3, [pc, #20]	; (80068bc <std+0x38>)
 80068a8:	6224      	str	r4, [r4, #32]
 80068aa:	6263      	str	r3, [r4, #36]	; 0x24
 80068ac:	4b04      	ldr	r3, [pc, #16]	; (80068c0 <std+0x3c>)
 80068ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80068b0:	4b04      	ldr	r3, [pc, #16]	; (80068c4 <std+0x40>)
 80068b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80068b4:	4b04      	ldr	r3, [pc, #16]	; (80068c8 <std+0x44>)
 80068b6:	6323      	str	r3, [r4, #48]	; 0x30
 80068b8:	bd10      	pop	{r4, pc}
 80068ba:	bf00      	nop
 80068bc:	08006be1 	.word	0x08006be1
 80068c0:	08006c03 	.word	0x08006c03
 80068c4:	08006c3b 	.word	0x08006c3b
 80068c8:	08006c5f 	.word	0x08006c5f

080068cc <_cleanup_r>:
 80068cc:	4901      	ldr	r1, [pc, #4]	; (80068d4 <_cleanup_r+0x8>)
 80068ce:	f000 b8af 	b.w	8006a30 <_fwalk_reent>
 80068d2:	bf00      	nop
 80068d4:	0800680d 	.word	0x0800680d

080068d8 <__sfmoreglue>:
 80068d8:	2268      	movs	r2, #104	; 0x68
 80068da:	b570      	push	{r4, r5, r6, lr}
 80068dc:	1e4d      	subs	r5, r1, #1
 80068de:	4355      	muls	r5, r2
 80068e0:	460e      	mov	r6, r1
 80068e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80068e6:	f7ff fc43 	bl	8006170 <_malloc_r>
 80068ea:	4604      	mov	r4, r0
 80068ec:	b140      	cbz	r0, 8006900 <__sfmoreglue+0x28>
 80068ee:	2100      	movs	r1, #0
 80068f0:	e9c0 1600 	strd	r1, r6, [r0]
 80068f4:	300c      	adds	r0, #12
 80068f6:	60a0      	str	r0, [r4, #8]
 80068f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80068fc:	f7fc f9dc 	bl	8002cb8 <memset>
 8006900:	4620      	mov	r0, r4
 8006902:	bd70      	pop	{r4, r5, r6, pc}

08006904 <__sfp_lock_acquire>:
 8006904:	4801      	ldr	r0, [pc, #4]	; (800690c <__sfp_lock_acquire+0x8>)
 8006906:	f000 b8b3 	b.w	8006a70 <__retarget_lock_acquire_recursive>
 800690a:	bf00      	nop
 800690c:	200002c1 	.word	0x200002c1

08006910 <__sfp_lock_release>:
 8006910:	4801      	ldr	r0, [pc, #4]	; (8006918 <__sfp_lock_release+0x8>)
 8006912:	f000 b8ae 	b.w	8006a72 <__retarget_lock_release_recursive>
 8006916:	bf00      	nop
 8006918:	200002c1 	.word	0x200002c1

0800691c <__sinit_lock_acquire>:
 800691c:	4801      	ldr	r0, [pc, #4]	; (8006924 <__sinit_lock_acquire+0x8>)
 800691e:	f000 b8a7 	b.w	8006a70 <__retarget_lock_acquire_recursive>
 8006922:	bf00      	nop
 8006924:	200002c2 	.word	0x200002c2

08006928 <__sinit_lock_release>:
 8006928:	4801      	ldr	r0, [pc, #4]	; (8006930 <__sinit_lock_release+0x8>)
 800692a:	f000 b8a2 	b.w	8006a72 <__retarget_lock_release_recursive>
 800692e:	bf00      	nop
 8006930:	200002c2 	.word	0x200002c2

08006934 <__sinit>:
 8006934:	b510      	push	{r4, lr}
 8006936:	4604      	mov	r4, r0
 8006938:	f7ff fff0 	bl	800691c <__sinit_lock_acquire>
 800693c:	69a3      	ldr	r3, [r4, #24]
 800693e:	b11b      	cbz	r3, 8006948 <__sinit+0x14>
 8006940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006944:	f7ff bff0 	b.w	8006928 <__sinit_lock_release>
 8006948:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800694c:	6523      	str	r3, [r4, #80]	; 0x50
 800694e:	4b13      	ldr	r3, [pc, #76]	; (800699c <__sinit+0x68>)
 8006950:	4a13      	ldr	r2, [pc, #76]	; (80069a0 <__sinit+0x6c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	62a2      	str	r2, [r4, #40]	; 0x28
 8006956:	42a3      	cmp	r3, r4
 8006958:	bf08      	it	eq
 800695a:	2301      	moveq	r3, #1
 800695c:	4620      	mov	r0, r4
 800695e:	bf08      	it	eq
 8006960:	61a3      	streq	r3, [r4, #24]
 8006962:	f000 f81f 	bl	80069a4 <__sfp>
 8006966:	6060      	str	r0, [r4, #4]
 8006968:	4620      	mov	r0, r4
 800696a:	f000 f81b 	bl	80069a4 <__sfp>
 800696e:	60a0      	str	r0, [r4, #8]
 8006970:	4620      	mov	r0, r4
 8006972:	f000 f817 	bl	80069a4 <__sfp>
 8006976:	2200      	movs	r2, #0
 8006978:	2104      	movs	r1, #4
 800697a:	60e0      	str	r0, [r4, #12]
 800697c:	6860      	ldr	r0, [r4, #4]
 800697e:	f7ff ff81 	bl	8006884 <std>
 8006982:	2201      	movs	r2, #1
 8006984:	2109      	movs	r1, #9
 8006986:	68a0      	ldr	r0, [r4, #8]
 8006988:	f7ff ff7c 	bl	8006884 <std>
 800698c:	2202      	movs	r2, #2
 800698e:	2112      	movs	r1, #18
 8006990:	68e0      	ldr	r0, [r4, #12]
 8006992:	f7ff ff77 	bl	8006884 <std>
 8006996:	2301      	movs	r3, #1
 8006998:	61a3      	str	r3, [r4, #24]
 800699a:	e7d1      	b.n	8006940 <__sinit+0xc>
 800699c:	08006da0 	.word	0x08006da0
 80069a0:	080068cd 	.word	0x080068cd

080069a4 <__sfp>:
 80069a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069a6:	4607      	mov	r7, r0
 80069a8:	f7ff ffac 	bl	8006904 <__sfp_lock_acquire>
 80069ac:	4b1e      	ldr	r3, [pc, #120]	; (8006a28 <__sfp+0x84>)
 80069ae:	681e      	ldr	r6, [r3, #0]
 80069b0:	69b3      	ldr	r3, [r6, #24]
 80069b2:	b913      	cbnz	r3, 80069ba <__sfp+0x16>
 80069b4:	4630      	mov	r0, r6
 80069b6:	f7ff ffbd 	bl	8006934 <__sinit>
 80069ba:	3648      	adds	r6, #72	; 0x48
 80069bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80069c0:	3b01      	subs	r3, #1
 80069c2:	d503      	bpl.n	80069cc <__sfp+0x28>
 80069c4:	6833      	ldr	r3, [r6, #0]
 80069c6:	b30b      	cbz	r3, 8006a0c <__sfp+0x68>
 80069c8:	6836      	ldr	r6, [r6, #0]
 80069ca:	e7f7      	b.n	80069bc <__sfp+0x18>
 80069cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80069d0:	b9d5      	cbnz	r5, 8006a08 <__sfp+0x64>
 80069d2:	4b16      	ldr	r3, [pc, #88]	; (8006a2c <__sfp+0x88>)
 80069d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80069d8:	60e3      	str	r3, [r4, #12]
 80069da:	6665      	str	r5, [r4, #100]	; 0x64
 80069dc:	f000 f847 	bl	8006a6e <__retarget_lock_init_recursive>
 80069e0:	f7ff ff96 	bl	8006910 <__sfp_lock_release>
 80069e4:	2208      	movs	r2, #8
 80069e6:	4629      	mov	r1, r5
 80069e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80069ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80069f0:	6025      	str	r5, [r4, #0]
 80069f2:	61a5      	str	r5, [r4, #24]
 80069f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80069f8:	f7fc f95e 	bl	8002cb8 <memset>
 80069fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a04:	4620      	mov	r0, r4
 8006a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a08:	3468      	adds	r4, #104	; 0x68
 8006a0a:	e7d9      	b.n	80069c0 <__sfp+0x1c>
 8006a0c:	2104      	movs	r1, #4
 8006a0e:	4638      	mov	r0, r7
 8006a10:	f7ff ff62 	bl	80068d8 <__sfmoreglue>
 8006a14:	4604      	mov	r4, r0
 8006a16:	6030      	str	r0, [r6, #0]
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d1d5      	bne.n	80069c8 <__sfp+0x24>
 8006a1c:	f7ff ff78 	bl	8006910 <__sfp_lock_release>
 8006a20:	230c      	movs	r3, #12
 8006a22:	603b      	str	r3, [r7, #0]
 8006a24:	e7ee      	b.n	8006a04 <__sfp+0x60>
 8006a26:	bf00      	nop
 8006a28:	08006da0 	.word	0x08006da0
 8006a2c:	ffff0001 	.word	0xffff0001

08006a30 <_fwalk_reent>:
 8006a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a34:	4606      	mov	r6, r0
 8006a36:	4688      	mov	r8, r1
 8006a38:	2700      	movs	r7, #0
 8006a3a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a42:	f1b9 0901 	subs.w	r9, r9, #1
 8006a46:	d505      	bpl.n	8006a54 <_fwalk_reent+0x24>
 8006a48:	6824      	ldr	r4, [r4, #0]
 8006a4a:	2c00      	cmp	r4, #0
 8006a4c:	d1f7      	bne.n	8006a3e <_fwalk_reent+0xe>
 8006a4e:	4638      	mov	r0, r7
 8006a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a54:	89ab      	ldrh	r3, [r5, #12]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d907      	bls.n	8006a6a <_fwalk_reent+0x3a>
 8006a5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	d003      	beq.n	8006a6a <_fwalk_reent+0x3a>
 8006a62:	4629      	mov	r1, r5
 8006a64:	4630      	mov	r0, r6
 8006a66:	47c0      	blx	r8
 8006a68:	4307      	orrs	r7, r0
 8006a6a:	3568      	adds	r5, #104	; 0x68
 8006a6c:	e7e9      	b.n	8006a42 <_fwalk_reent+0x12>

08006a6e <__retarget_lock_init_recursive>:
 8006a6e:	4770      	bx	lr

08006a70 <__retarget_lock_acquire_recursive>:
 8006a70:	4770      	bx	lr

08006a72 <__retarget_lock_release_recursive>:
 8006a72:	4770      	bx	lr

08006a74 <__swhatbuf_r>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	460e      	mov	r6, r1
 8006a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7c:	4614      	mov	r4, r2
 8006a7e:	2900      	cmp	r1, #0
 8006a80:	461d      	mov	r5, r3
 8006a82:	b096      	sub	sp, #88	; 0x58
 8006a84:	da08      	bge.n	8006a98 <__swhatbuf_r+0x24>
 8006a86:	2200      	movs	r2, #0
 8006a88:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006a8c:	602a      	str	r2, [r5, #0]
 8006a8e:	061a      	lsls	r2, r3, #24
 8006a90:	d410      	bmi.n	8006ab4 <__swhatbuf_r+0x40>
 8006a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a96:	e00e      	b.n	8006ab6 <__swhatbuf_r+0x42>
 8006a98:	466a      	mov	r2, sp
 8006a9a:	f000 f907 	bl	8006cac <_fstat_r>
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	dbf1      	blt.n	8006a86 <__swhatbuf_r+0x12>
 8006aa2:	9a01      	ldr	r2, [sp, #4]
 8006aa4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006aa8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006aac:	425a      	negs	r2, r3
 8006aae:	415a      	adcs	r2, r3
 8006ab0:	602a      	str	r2, [r5, #0]
 8006ab2:	e7ee      	b.n	8006a92 <__swhatbuf_r+0x1e>
 8006ab4:	2340      	movs	r3, #64	; 0x40
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	b016      	add	sp, #88	; 0x58
 8006abc:	bd70      	pop	{r4, r5, r6, pc}
	...

08006ac0 <__smakebuf_r>:
 8006ac0:	898b      	ldrh	r3, [r1, #12]
 8006ac2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ac4:	079d      	lsls	r5, r3, #30
 8006ac6:	4606      	mov	r6, r0
 8006ac8:	460c      	mov	r4, r1
 8006aca:	d507      	bpl.n	8006adc <__smakebuf_r+0x1c>
 8006acc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ad0:	6023      	str	r3, [r4, #0]
 8006ad2:	6123      	str	r3, [r4, #16]
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	6163      	str	r3, [r4, #20]
 8006ad8:	b002      	add	sp, #8
 8006ada:	bd70      	pop	{r4, r5, r6, pc}
 8006adc:	466a      	mov	r2, sp
 8006ade:	ab01      	add	r3, sp, #4
 8006ae0:	f7ff ffc8 	bl	8006a74 <__swhatbuf_r>
 8006ae4:	9900      	ldr	r1, [sp, #0]
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	4630      	mov	r0, r6
 8006aea:	f7ff fb41 	bl	8006170 <_malloc_r>
 8006aee:	b948      	cbnz	r0, 8006b04 <__smakebuf_r+0x44>
 8006af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af4:	059a      	lsls	r2, r3, #22
 8006af6:	d4ef      	bmi.n	8006ad8 <__smakebuf_r+0x18>
 8006af8:	f023 0303 	bic.w	r3, r3, #3
 8006afc:	f043 0302 	orr.w	r3, r3, #2
 8006b00:	81a3      	strh	r3, [r4, #12]
 8006b02:	e7e3      	b.n	8006acc <__smakebuf_r+0xc>
 8006b04:	4b0d      	ldr	r3, [pc, #52]	; (8006b3c <__smakebuf_r+0x7c>)
 8006b06:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b08:	89a3      	ldrh	r3, [r4, #12]
 8006b0a:	6020      	str	r0, [r4, #0]
 8006b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b10:	81a3      	strh	r3, [r4, #12]
 8006b12:	9b00      	ldr	r3, [sp, #0]
 8006b14:	6120      	str	r0, [r4, #16]
 8006b16:	6163      	str	r3, [r4, #20]
 8006b18:	9b01      	ldr	r3, [sp, #4]
 8006b1a:	b15b      	cbz	r3, 8006b34 <__smakebuf_r+0x74>
 8006b1c:	4630      	mov	r0, r6
 8006b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b22:	f000 f8d5 	bl	8006cd0 <_isatty_r>
 8006b26:	b128      	cbz	r0, 8006b34 <__smakebuf_r+0x74>
 8006b28:	89a3      	ldrh	r3, [r4, #12]
 8006b2a:	f023 0303 	bic.w	r3, r3, #3
 8006b2e:	f043 0301 	orr.w	r3, r3, #1
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	89a0      	ldrh	r0, [r4, #12]
 8006b36:	4305      	orrs	r5, r0
 8006b38:	81a5      	strh	r5, [r4, #12]
 8006b3a:	e7cd      	b.n	8006ad8 <__smakebuf_r+0x18>
 8006b3c:	080068cd 	.word	0x080068cd

08006b40 <__malloc_lock>:
 8006b40:	4801      	ldr	r0, [pc, #4]	; (8006b48 <__malloc_lock+0x8>)
 8006b42:	f7ff bf95 	b.w	8006a70 <__retarget_lock_acquire_recursive>
 8006b46:	bf00      	nop
 8006b48:	200002c0 	.word	0x200002c0

08006b4c <__malloc_unlock>:
 8006b4c:	4801      	ldr	r0, [pc, #4]	; (8006b54 <__malloc_unlock+0x8>)
 8006b4e:	f7ff bf90 	b.w	8006a72 <__retarget_lock_release_recursive>
 8006b52:	bf00      	nop
 8006b54:	200002c0 	.word	0x200002c0

08006b58 <_raise_r>:
 8006b58:	291f      	cmp	r1, #31
 8006b5a:	b538      	push	{r3, r4, r5, lr}
 8006b5c:	4604      	mov	r4, r0
 8006b5e:	460d      	mov	r5, r1
 8006b60:	d904      	bls.n	8006b6c <_raise_r+0x14>
 8006b62:	2316      	movs	r3, #22
 8006b64:	6003      	str	r3, [r0, #0]
 8006b66:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006b6e:	b112      	cbz	r2, 8006b76 <_raise_r+0x1e>
 8006b70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b74:	b94b      	cbnz	r3, 8006b8a <_raise_r+0x32>
 8006b76:	4620      	mov	r0, r4
 8006b78:	f000 f830 	bl	8006bdc <_getpid_r>
 8006b7c:	462a      	mov	r2, r5
 8006b7e:	4601      	mov	r1, r0
 8006b80:	4620      	mov	r0, r4
 8006b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b86:	f000 b817 	b.w	8006bb8 <_kill_r>
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d00a      	beq.n	8006ba4 <_raise_r+0x4c>
 8006b8e:	1c59      	adds	r1, r3, #1
 8006b90:	d103      	bne.n	8006b9a <_raise_r+0x42>
 8006b92:	2316      	movs	r3, #22
 8006b94:	6003      	str	r3, [r0, #0]
 8006b96:	2001      	movs	r0, #1
 8006b98:	e7e7      	b.n	8006b6a <_raise_r+0x12>
 8006b9a:	2400      	movs	r4, #0
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ba2:	4798      	blx	r3
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	e7e0      	b.n	8006b6a <_raise_r+0x12>

08006ba8 <raise>:
 8006ba8:	4b02      	ldr	r3, [pc, #8]	; (8006bb4 <raise+0xc>)
 8006baa:	4601      	mov	r1, r0
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	f7ff bfd3 	b.w	8006b58 <_raise_r>
 8006bb2:	bf00      	nop
 8006bb4:	2000000c 	.word	0x2000000c

08006bb8 <_kill_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	2300      	movs	r3, #0
 8006bbc:	4d06      	ldr	r5, [pc, #24]	; (8006bd8 <_kill_r+0x20>)
 8006bbe:	4604      	mov	r4, r0
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	602b      	str	r3, [r5, #0]
 8006bc6:	f7fa fa32 	bl	800102e <_kill>
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	d102      	bne.n	8006bd4 <_kill_r+0x1c>
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	b103      	cbz	r3, 8006bd4 <_kill_r+0x1c>
 8006bd2:	6023      	str	r3, [r4, #0]
 8006bd4:	bd38      	pop	{r3, r4, r5, pc}
 8006bd6:	bf00      	nop
 8006bd8:	200002c4 	.word	0x200002c4

08006bdc <_getpid_r>:
 8006bdc:	f7fa ba20 	b.w	8001020 <_getpid>

08006be0 <__sread>:
 8006be0:	b510      	push	{r4, lr}
 8006be2:	460c      	mov	r4, r1
 8006be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be8:	f000 f894 	bl	8006d14 <_read_r>
 8006bec:	2800      	cmp	r0, #0
 8006bee:	bfab      	itete	ge
 8006bf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006bf2:	89a3      	ldrhlt	r3, [r4, #12]
 8006bf4:	181b      	addge	r3, r3, r0
 8006bf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006bfa:	bfac      	ite	ge
 8006bfc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006bfe:	81a3      	strhlt	r3, [r4, #12]
 8006c00:	bd10      	pop	{r4, pc}

08006c02 <__swrite>:
 8006c02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c06:	461f      	mov	r7, r3
 8006c08:	898b      	ldrh	r3, [r1, #12]
 8006c0a:	4605      	mov	r5, r0
 8006c0c:	05db      	lsls	r3, r3, #23
 8006c0e:	460c      	mov	r4, r1
 8006c10:	4616      	mov	r6, r2
 8006c12:	d505      	bpl.n	8006c20 <__swrite+0x1e>
 8006c14:	2302      	movs	r3, #2
 8006c16:	2200      	movs	r2, #0
 8006c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c1c:	f000 f868 	bl	8006cf0 <_lseek_r>
 8006c20:	89a3      	ldrh	r3, [r4, #12]
 8006c22:	4632      	mov	r2, r6
 8006c24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c28:	81a3      	strh	r3, [r4, #12]
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	463b      	mov	r3, r7
 8006c2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c36:	f000 b817 	b.w	8006c68 <_write_r>

08006c3a <__sseek>:
 8006c3a:	b510      	push	{r4, lr}
 8006c3c:	460c      	mov	r4, r1
 8006c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c42:	f000 f855 	bl	8006cf0 <_lseek_r>
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	89a3      	ldrh	r3, [r4, #12]
 8006c4a:	bf15      	itete	ne
 8006c4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006c4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006c52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006c56:	81a3      	strheq	r3, [r4, #12]
 8006c58:	bf18      	it	ne
 8006c5a:	81a3      	strhne	r3, [r4, #12]
 8006c5c:	bd10      	pop	{r4, pc}

08006c5e <__sclose>:
 8006c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c62:	f000 b813 	b.w	8006c8c <_close_r>
	...

08006c68 <_write_r>:
 8006c68:	b538      	push	{r3, r4, r5, lr}
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	4608      	mov	r0, r1
 8006c6e:	4611      	mov	r1, r2
 8006c70:	2200      	movs	r2, #0
 8006c72:	4d05      	ldr	r5, [pc, #20]	; (8006c88 <_write_r+0x20>)
 8006c74:	602a      	str	r2, [r5, #0]
 8006c76:	461a      	mov	r2, r3
 8006c78:	f7fa fa10 	bl	800109c <_write>
 8006c7c:	1c43      	adds	r3, r0, #1
 8006c7e:	d102      	bne.n	8006c86 <_write_r+0x1e>
 8006c80:	682b      	ldr	r3, [r5, #0]
 8006c82:	b103      	cbz	r3, 8006c86 <_write_r+0x1e>
 8006c84:	6023      	str	r3, [r4, #0]
 8006c86:	bd38      	pop	{r3, r4, r5, pc}
 8006c88:	200002c4 	.word	0x200002c4

08006c8c <_close_r>:
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	2300      	movs	r3, #0
 8006c90:	4d05      	ldr	r5, [pc, #20]	; (8006ca8 <_close_r+0x1c>)
 8006c92:	4604      	mov	r4, r0
 8006c94:	4608      	mov	r0, r1
 8006c96:	602b      	str	r3, [r5, #0]
 8006c98:	f7fa fa1c 	bl	80010d4 <_close>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d102      	bne.n	8006ca6 <_close_r+0x1a>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	b103      	cbz	r3, 8006ca6 <_close_r+0x1a>
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	200002c4 	.word	0x200002c4

08006cac <_fstat_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	2300      	movs	r3, #0
 8006cb0:	4d06      	ldr	r5, [pc, #24]	; (8006ccc <_fstat_r+0x20>)
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	4608      	mov	r0, r1
 8006cb6:	4611      	mov	r1, r2
 8006cb8:	602b      	str	r3, [r5, #0]
 8006cba:	f7fa fa16 	bl	80010ea <_fstat>
 8006cbe:	1c43      	adds	r3, r0, #1
 8006cc0:	d102      	bne.n	8006cc8 <_fstat_r+0x1c>
 8006cc2:	682b      	ldr	r3, [r5, #0]
 8006cc4:	b103      	cbz	r3, 8006cc8 <_fstat_r+0x1c>
 8006cc6:	6023      	str	r3, [r4, #0]
 8006cc8:	bd38      	pop	{r3, r4, r5, pc}
 8006cca:	bf00      	nop
 8006ccc:	200002c4 	.word	0x200002c4

08006cd0 <_isatty_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	4d05      	ldr	r5, [pc, #20]	; (8006cec <_isatty_r+0x1c>)
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	4608      	mov	r0, r1
 8006cda:	602b      	str	r3, [r5, #0]
 8006cdc:	f7fa fa14 	bl	8001108 <_isatty>
 8006ce0:	1c43      	adds	r3, r0, #1
 8006ce2:	d102      	bne.n	8006cea <_isatty_r+0x1a>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	b103      	cbz	r3, 8006cea <_isatty_r+0x1a>
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	bd38      	pop	{r3, r4, r5, pc}
 8006cec:	200002c4 	.word	0x200002c4

08006cf0 <_lseek_r>:
 8006cf0:	b538      	push	{r3, r4, r5, lr}
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	4608      	mov	r0, r1
 8006cf6:	4611      	mov	r1, r2
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	4d05      	ldr	r5, [pc, #20]	; (8006d10 <_lseek_r+0x20>)
 8006cfc:	602a      	str	r2, [r5, #0]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	f7fa fa0c 	bl	800111c <_lseek>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d102      	bne.n	8006d0e <_lseek_r+0x1e>
 8006d08:	682b      	ldr	r3, [r5, #0]
 8006d0a:	b103      	cbz	r3, 8006d0e <_lseek_r+0x1e>
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	bd38      	pop	{r3, r4, r5, pc}
 8006d10:	200002c4 	.word	0x200002c4

08006d14 <_read_r>:
 8006d14:	b538      	push	{r3, r4, r5, lr}
 8006d16:	4604      	mov	r4, r0
 8006d18:	4608      	mov	r0, r1
 8006d1a:	4611      	mov	r1, r2
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	4d05      	ldr	r5, [pc, #20]	; (8006d34 <_read_r+0x20>)
 8006d20:	602a      	str	r2, [r5, #0]
 8006d22:	461a      	mov	r2, r3
 8006d24:	f7fa f99d 	bl	8001062 <_read>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	d102      	bne.n	8006d32 <_read_r+0x1e>
 8006d2c:	682b      	ldr	r3, [r5, #0]
 8006d2e:	b103      	cbz	r3, 8006d32 <_read_r+0x1e>
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	bd38      	pop	{r3, r4, r5, pc}
 8006d34:	200002c4 	.word	0x200002c4

08006d38 <_init>:
 8006d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3a:	bf00      	nop
 8006d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d3e:	bc08      	pop	{r3}
 8006d40:	469e      	mov	lr, r3
 8006d42:	4770      	bx	lr

08006d44 <_fini>:
 8006d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d46:	bf00      	nop
 8006d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d4a:	bc08      	pop	{r3}
 8006d4c:	469e      	mov	lr, r3
 8006d4e:	4770      	bx	lr
