begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Ruslan Bukin<br@bsdpad.com>  * All rights reserved.  *  * Portions of this software were developed by SRI International and the  * University of Cambridge Computer Laboratory under DARPA/AFRL contract  * FA8750-10-C-0237 ("CTSRD"), as part of the DARPA CRASH research programme.  *  * Portions of this software were developed by the University of Cambridge  * Computer Laboratory as part of the CTSRD Project, with support from the  * UK Higher Education Innovation Fund (HEIF).  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_MACHINE_RISCV_OPCODE_H_
end_ifndef

begin_define
define|#
directive|define
name|_MACHINE_RISCV_OPCODE_H_
end_define

begin_comment
comment|/*  * Define the instruction formats and opcode values for the  * RISC-V instruction set.  */
end_comment

begin_include
include|#
directive|include
file|<machine/endian.h>
end_include

begin_comment
comment|/*  * Define the instruction formats.  */
end_comment

begin_typedef
typedef|typedef
union|union
block|{
name|unsigned
name|word
decl_stmt|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|rd
range|:
literal|5
decl_stmt|;
name|unsigned
name|funct3
range|:
literal|3
decl_stmt|;
name|unsigned
name|rs1
range|:
literal|5
decl_stmt|;
name|unsigned
name|rs2
range|:
literal|5
decl_stmt|;
name|unsigned
name|funct7
range|:
literal|7
decl_stmt|;
block|}
name|RType
struct|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|rd
range|:
literal|5
decl_stmt|;
name|unsigned
name|funct3
range|:
literal|3
decl_stmt|;
name|unsigned
name|rs1
range|:
literal|5
decl_stmt|;
name|unsigned
name|rs2
range|:
literal|6
decl_stmt|;
name|unsigned
name|funct7
range|:
literal|6
decl_stmt|;
block|}
name|R2Type
struct|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|rd
range|:
literal|5
decl_stmt|;
name|unsigned
name|funct3
range|:
literal|3
decl_stmt|;
name|unsigned
name|rs1
range|:
literal|5
decl_stmt|;
name|unsigned
name|imm
range|:
literal|12
decl_stmt|;
block|}
name|IType
struct|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|imm0_4
range|:
literal|5
decl_stmt|;
name|unsigned
name|funct3
range|:
literal|3
decl_stmt|;
name|unsigned
name|rs1
range|:
literal|5
decl_stmt|;
name|unsigned
name|rs2
range|:
literal|5
decl_stmt|;
name|unsigned
name|imm5_11
range|:
literal|7
decl_stmt|;
block|}
name|SType
struct|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|imm11
range|:
literal|1
decl_stmt|;
name|unsigned
name|imm1_4
range|:
literal|4
decl_stmt|;
name|unsigned
name|funct3
range|:
literal|3
decl_stmt|;
name|unsigned
name|rs1
range|:
literal|5
decl_stmt|;
name|unsigned
name|rs2
range|:
literal|5
decl_stmt|;
name|unsigned
name|imm5_10
range|:
literal|6
decl_stmt|;
name|unsigned
name|imm12
range|:
literal|1
decl_stmt|;
block|}
name|SBType
struct|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|rd
range|:
literal|5
decl_stmt|;
name|unsigned
name|imm12_31
range|:
literal|20
decl_stmt|;
block|}
name|UType
struct|;
struct|struct
block|{
name|unsigned
name|opcode
range|:
literal|7
decl_stmt|;
name|unsigned
name|rd
range|:
literal|5
decl_stmt|;
name|unsigned
name|imm12_19
range|:
literal|8
decl_stmt|;
name|unsigned
name|imm11
range|:
literal|1
decl_stmt|;
name|unsigned
name|imm1_10
range|:
literal|10
decl_stmt|;
name|unsigned
name|imm20
range|:
literal|1
decl_stmt|;
block|}
name|UJType
struct|;
block|}
name|InstFmt
typedef|;
end_typedef

begin_define
define|#
directive|define
name|RISCV_OPCODE
parameter_list|(
name|r
parameter_list|)
value|(r& 0x7f)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* !_MACHINE_RISCV_OPCODE_H_ */
end_comment

end_unit

