m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/simulation/modelsim
Eadder_8bits
Z1 w1612906169
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd
Z5 FC:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd
l0
L6 1
VE7CO^ii@6@0E3dOmd6Z@L1
!s100 U2GeR3CS4S30DQzPH63321
Z6 OV;C;2020.1;71
32
Z7 !s110 1612953035
!i10b 1
Z8 !s108 1612953035.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd|
!s107 C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd|
!i113 1
Z10 o-work work -2002 -explicit
Z11 tExplicit 1 CvgOpt 0
Aadder_8bits
R2
R3
DEx4 work 11 adder_8bits 0 22 E7CO^ii@6@0E3dOmd6Z@L1
!i122 0
l25
L14 84
V3B;9WIieGjV1jJI]Jjn=21
!s100 =YOoQE5Z=L=3IY^O;QKFX1
R6
32
R7
!i10b 1
R8
R9
Z12 !s107 C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd|
!i113 1
R10
R11
