<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p292" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_292{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_292{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_292{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_292{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t5_292{left:526px;bottom:979px;letter-spacing:-0.14px;}
#t6_292{left:189px;bottom:955px;letter-spacing:-0.13px;}
#t7_292{left:526px;bottom:955px;letter-spacing:-0.12px;}
#t8_292{left:526px;bottom:933px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t9_292{left:526px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ta_292{left:526px;bottom:895px;letter-spacing:-0.11px;}
#tb_292{left:526px;bottom:878px;letter-spacing:-0.1px;}
#tc_292{left:189px;bottom:854px;letter-spacing:-0.13px;}
#td_292{left:526px;bottom:854px;letter-spacing:-0.12px;}
#te_292{left:526px;bottom:833px;letter-spacing:-0.12px;}
#tf_292{left:526px;bottom:816px;letter-spacing:-0.11px;}
#tg_292{left:526px;bottom:799px;letter-spacing:-0.11px;}
#th_292{left:526px;bottom:778px;letter-spacing:-0.11px;}
#ti_292{left:526px;bottom:761px;letter-spacing:-0.1px;}
#tj_292{left:189px;bottom:736px;letter-spacing:-0.13px;}
#tk_292{left:526px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_292{left:526px;bottom:715px;letter-spacing:-0.11px;}
#tm_292{left:526px;bottom:698px;letter-spacing:-0.11px;}
#tn_292{left:526px;bottom:681px;letter-spacing:-0.12px;}
#to_292{left:526px;bottom:660px;letter-spacing:-0.11px;}
#tp_292{left:526px;bottom:643px;letter-spacing:-0.1px;}
#tq_292{left:189px;bottom:619px;letter-spacing:-0.14px;}
#tr_292{left:526px;bottom:619px;letter-spacing:-0.14px;}
#ts_292{left:81px;bottom:594px;letter-spacing:-0.16px;}
#tt_292{left:138px;bottom:594px;letter-spacing:-0.16px;}
#tu_292{left:189px;bottom:594px;letter-spacing:-0.14px;}
#tv_292{left:433px;bottom:594px;letter-spacing:-0.13px;}
#tw_292{left:526px;bottom:594px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_292{left:81px;bottom:570px;letter-spacing:-0.17px;}
#ty_292{left:138px;bottom:570px;letter-spacing:-0.16px;}
#tz_292{left:189px;bottom:570px;letter-spacing:-0.13px;}
#t10_292{left:433px;bottom:570px;letter-spacing:-0.13px;}
#t11_292{left:526px;bottom:570px;letter-spacing:-0.12px;}
#t12_292{left:526px;bottom:553px;letter-spacing:-0.11px;}
#t13_292{left:81px;bottom:529px;letter-spacing:-0.16px;}
#t14_292{left:138px;bottom:529px;letter-spacing:-0.16px;}
#t15_292{left:189px;bottom:529px;letter-spacing:-0.15px;}
#t16_292{left:433px;bottom:529px;letter-spacing:-0.13px;}
#t17_292{left:526px;bottom:529px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t18_292{left:189px;bottom:504px;letter-spacing:-0.11px;}
#t19_292{left:526px;bottom:504px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_292{left:189px;bottom:480px;letter-spacing:-0.14px;}
#t1b_292{left:526px;bottom:480px;letter-spacing:-0.13px;}
#t1c_292{left:189px;bottom:455px;letter-spacing:-0.13px;}
#t1d_292{left:526px;bottom:455px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_292{left:189px;bottom:431px;letter-spacing:-0.14px;}
#t1f_292{left:526px;bottom:431px;letter-spacing:-0.14px;}
#t1g_292{left:81px;bottom:406px;letter-spacing:-0.16px;}
#t1h_292{left:138px;bottom:406px;letter-spacing:-0.16px;}
#t1i_292{left:189px;bottom:406px;letter-spacing:-0.15px;}
#t1j_292{left:433px;bottom:406px;letter-spacing:-0.12px;}
#t1k_292{left:526px;bottom:406px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1l_292{left:189px;bottom:382px;letter-spacing:-0.12px;}
#t1m_292{left:526px;bottom:382px;letter-spacing:-0.14px;}
#t1n_292{left:189px;bottom:357px;}
#t1o_292{left:526px;bottom:357px;letter-spacing:-0.12px;}
#t1p_292{left:189px;bottom:333px;letter-spacing:-0.14px;}
#t1q_292{left:526px;bottom:333px;letter-spacing:-0.14px;}
#t1r_292{left:81px;bottom:309px;letter-spacing:-0.17px;}
#t1s_292{left:138px;bottom:309px;letter-spacing:-0.15px;}
#t1t_292{left:189px;bottom:309px;letter-spacing:-0.14px;}
#t1u_292{left:433px;bottom:309px;letter-spacing:-0.14px;}
#t1v_292{left:526px;bottom:309px;letter-spacing:-0.12px;}
#t1w_292{left:526px;bottom:287px;letter-spacing:-0.12px;}
#t1x_292{left:189px;bottom:263px;letter-spacing:-0.12px;}
#t1y_292{left:526px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_292{left:526px;bottom:241px;letter-spacing:-0.12px;}
#t20_292{left:526px;bottom:220px;letter-spacing:-0.12px;}
#t21_292{left:526px;bottom:199px;letter-spacing:-0.12px;}
#t22_292{left:526px;bottom:177px;letter-spacing:-0.12px;}
#t23_292{left:526px;bottom:156px;letter-spacing:-0.12px;}
#t24_292{left:526px;bottom:134px;letter-spacing:-0.11px;}
#t25_292{left:69px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t26_292{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t27_292{left:300px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t28_292{left:568px;bottom:1068px;letter-spacing:0.13px;}
#t29_292{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2a_292{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t2b_292{left:224px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2c_292{left:455px;bottom:1028px;letter-spacing:-0.16px;}
#t2d_292{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2e_292{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2f_292{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_292{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_292{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_292{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_292{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_292{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts292" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg292Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg292" style="-webkit-user-select: none;"><object width="935" height="1210" data="292/292.svg" type="image/svg+xml" id="pdf292" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_292" class="t s1_292">2-276 </span><span id="t2_292" class="t s1_292">Vol. 4 </span>
<span id="t3_292" class="t s2_292">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_292" class="t s3_292">28:27 </span><span id="t5_292" class="t s3_292">Reserved </span>
<span id="t6_292" class="t s3_292">29 </span><span id="t7_292" class="t s3_292">Core Frequency P1 Log </span>
<span id="t8_292" class="t s3_292">When set, indicates that the Core Frequency P1 Status </span>
<span id="t9_292" class="t s3_292">bit has asserted since the log bit was last cleared. </span>
<span id="ta_292" class="t s3_292">This log bit will remain set until cleared by software </span>
<span id="tb_292" class="t s3_292">writing 0. </span>
<span id="tc_292" class="t s3_292">30 </span><span id="td_292" class="t s3_292">Core Max N-Core Turbo Frequency Limiting Log </span>
<span id="te_292" class="t s3_292">When set, indicates that the Core Max n-core Turbo </span>
<span id="tf_292" class="t s3_292">Frequency Limiting Status bit has asserted since the </span>
<span id="tg_292" class="t s3_292">log bit was last cleared. </span>
<span id="th_292" class="t s3_292">This log bit will remain set until cleared by software </span>
<span id="ti_292" class="t s3_292">writing 0. </span>
<span id="tj_292" class="t s3_292">31 </span><span id="tk_292" class="t s3_292">Core Frequency Limiting Log </span>
<span id="tl_292" class="t s3_292">When set, indicates that the Core Frequency Limiting </span>
<span id="tm_292" class="t s3_292">Status bit has asserted since the log bit was last </span>
<span id="tn_292" class="t s3_292">cleared. </span>
<span id="to_292" class="t s3_292">This log bit will remain set until cleared by software </span>
<span id="tp_292" class="t s3_292">writing 0. </span>
<span id="tq_292" class="t s3_292">63:32 </span><span id="tr_292" class="t s3_292">Reserved </span>
<span id="ts_292" class="t s3_292">770H </span><span id="tt_292" class="t s3_292">1904 </span><span id="tu_292" class="t s3_292">IA32_PM_ENABLE </span><span id="tv_292" class="t s3_292">Package </span><span id="tw_292" class="t s3_292">See Section 15.4.2, “Enabling HWP.” </span>
<span id="tx_292" class="t s3_292">771H </span><span id="ty_292" class="t s3_292">1905 </span><span id="tz_292" class="t s3_292">IA32_HWP_CAPABILITIES </span><span id="t10_292" class="t s3_292">Thread </span><span id="t11_292" class="t s3_292">See Section 15.4.3, “HWP Performance Range and </span>
<span id="t12_292" class="t s3_292">Dynamic Capabilities.” </span>
<span id="t13_292" class="t s3_292">774H </span><span id="t14_292" class="t s3_292">1908 </span><span id="t15_292" class="t s3_292">IA32_HWP_REQUEST </span><span id="t16_292" class="t s3_292">Thread </span><span id="t17_292" class="t s3_292">See Section 15.4.4, “Managing HWP.” </span>
<span id="t18_292" class="t s3_292">7:0 </span><span id="t19_292" class="t s3_292">Minimum Performance (R/W) </span>
<span id="t1a_292" class="t s3_292">15:8 </span><span id="t1b_292" class="t s3_292">Maximum Performance (R/W) </span>
<span id="t1c_292" class="t s3_292">23:16 </span><span id="t1d_292" class="t s3_292">Desired Performance (R/W) </span>
<span id="t1e_292" class="t s3_292">63:24 </span><span id="t1f_292" class="t s3_292">Reserved </span>
<span id="t1g_292" class="t s3_292">777H </span><span id="t1h_292" class="t s3_292">1911 </span><span id="t1i_292" class="t s3_292">IA32_HWP_STATUS </span><span id="t1j_292" class="t s3_292">Thread </span><span id="t1k_292" class="t s3_292">See Section 15.4.5, “HWP Feedback.” </span>
<span id="t1l_292" class="t s3_292">1:0 </span><span id="t1m_292" class="t s3_292">Reserved </span>
<span id="t1n_292" class="t s3_292">2 </span><span id="t1o_292" class="t s3_292">Excursion to Minimum (R/O) </span>
<span id="t1p_292" class="t s3_292">63:3 </span><span id="t1q_292" class="t s3_292">Reserved </span>
<span id="t1r_292" class="t s3_292">C8DH </span><span id="t1s_292" class="t s3_292">3213 </span><span id="t1t_292" class="t s3_292">IA32_QM_EVTSEL </span><span id="t1u_292" class="t s3_292">Thread </span><span id="t1v_292" class="t s3_292">Monitoring Event Select Register (R/W) </span>
<span id="t1w_292" class="t s3_292">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="t1x_292" class="t s3_292">7:0 </span><span id="t1y_292" class="t s3_292">EventID (R/W) </span>
<span id="t1z_292" class="t s3_292">Event encoding: </span>
<span id="t20_292" class="t s3_292">0x00: No monitoring. </span>
<span id="t21_292" class="t s3_292">0x01: L3 occupancy monitoring. </span>
<span id="t22_292" class="t s3_292">0x02: Total memory bandwidth monitoring. </span>
<span id="t23_292" class="t s3_292">0x03: Local memory bandwidth monitoring. </span>
<span id="t24_292" class="t s3_292">All other encoding reserved. </span>
<span id="t25_292" class="t s4_292">Table 2-36. </span><span id="t26_292" class="t s4_292">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t27_292" class="t s4_292">Based on Broadwell Microarchitecture </span><span id="t28_292" class="t s4_292">(Contd.) </span>
<span id="t29_292" class="t s5_292">Register </span>
<span id="t2a_292" class="t s5_292">Address </span><span id="t2b_292" class="t s5_292">Register Name / Bit Fields </span><span id="t2c_292" class="t s5_292">Scope </span><span id="t2d_292" class="t s5_292">Bit Description </span>
<span id="t2e_292" class="t s5_292">Hex </span><span id="t2f_292" class="t s5_292">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
