Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Aug 22 02:18:58 2017
| Host         : EMA-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file C:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/timing_scrub_4_at_48.txt
| Design       : DemoSDRAM_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[23]/Q (HIGH)

DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg/G

 There are 2 register/latch pins with no clock driven by root clock pin: DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_mem_ready_reg/Q (HIGH)

DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_readdatavalid_reg/G
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_readdatavalid_reg/D
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg/CLR
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

status_led

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)

clk_sdram


7. checking multiple_clock
--------------------------
 There are 5114 register/latch pins with multiple clocks. (HIGH)

DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[0]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[1]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[2]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[3]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[4]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[5]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[6]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[7]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/FSM_onehot_current_state_reg[8]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[0]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[10]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[11]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[12]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[13]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[14]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[15]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[16]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[17]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[18]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[19]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[1]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[20]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[21]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[22]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[23]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[2]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[3]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[4]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[5]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[6]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[7]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[8]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[9]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_write_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[0]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[10]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[11]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[12]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[13]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[14]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[15]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[16]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[17]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[18]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[19]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[1]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[20]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[21]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[22]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[23]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[24]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[25]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[26]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[27]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[28]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[29]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[2]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[30]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[31]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[3]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[4]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[5]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[6]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[7]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[8]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[9]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_arready_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_awready_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_bvalid_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[0]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[10]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[11]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[12]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[13]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[14]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[15]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[16]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[17]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[18]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[19]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[1]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[20]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[21]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[22]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[23]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[24]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[25]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[26]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[2]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[3]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[4]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[5]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[6]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[7]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[8]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata_reg[9]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rvalid_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_wready_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/start_reg/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[0]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[1]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[2]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[3]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[4]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[5]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[6]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[7]/C
DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg[8]/C
DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[0]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[1]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[2]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[3]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[4]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[5]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[6]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg1_reg[7]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/basic_trigger_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/en_adv_trigger_2_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/en_adv_trigger_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][100]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][101]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][102]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][103]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][104]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][105]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][106]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][107]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][108]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][109]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][110]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][111]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][112]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][113]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][114]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][115]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][116]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][117]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][118]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][119]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][120]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][121]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][122]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][123]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][124]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][125]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][126]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][127]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][16]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][17]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][18]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][19]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][20]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][21]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][22]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][23]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][24]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][25]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][26]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][27]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][28]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][29]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][30]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][31]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][32]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][33]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][36]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][37]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][38]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][39]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][40]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][41]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][42]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][43]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][44]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][45]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][46]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][47]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][48]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][49]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][50]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][51]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][52]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][53]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][54]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][55]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][56]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][57]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][58]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][59]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][61]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][62]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][63]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][64]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][65]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][66]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][67]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][68]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][69]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][70]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][71]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][72]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][73]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][74]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][75]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][76]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][77]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][78]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][79]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][80]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][81]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][82]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][83]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][84]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][85]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][86]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][87]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][88]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][89]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][90]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][91]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][92]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][96]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][97]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][98]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][99]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][112]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][113]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][114]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][115]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][116]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][117]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][118]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][119]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][120]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][121]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][122]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][123]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][124]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][125]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][126]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][127]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][32]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][40]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][42]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][50]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][53]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][65]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][67]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][82]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][83]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][84]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][89]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][90]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl7/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][100]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][101]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][102]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][103]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][104]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][105]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][106]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][107]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][108]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][109]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][110]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][111]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][112]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][113]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][114]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][116]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][117]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][118]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][119]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][120]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][121]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][122]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][123]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][124]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][125]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][126]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][127]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][16]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][17]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][18]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][19]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][20]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][21]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][22]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][23]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][25]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][26]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][27]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][29]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][30]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][31]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][33]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][34]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][35]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][36]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][37]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][38]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][39]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][40]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][41]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][42]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][43]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][44]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][45]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][46]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][47]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][48]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][49]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][50]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][51]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][52]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][53]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][54]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][55]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][56]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][59]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][60]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][61]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][62]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][63]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][64]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][66]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][67]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][68]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][70]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][71]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][72]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][73]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][75]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][76]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][77]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][78]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][79]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][80]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][81]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][82]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][83]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][84]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][85]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][86]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][87]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][88]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][89]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][90]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][91]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][92]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][93]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][94]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][95]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][96]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][97]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][98]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][99]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/trace_data_ack_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/trace_data_ack_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]_srl2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_drdy_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/adv_drdy_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/adv_rb_drdy4_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count1_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count_tt_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff8_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/regAck_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/regAck_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/regDrdy_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/data_out_sel_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg0_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg1_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/prev_cap_done_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/CAP_QUAL_STRG_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/shift_cap_strg_qual_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_2_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[100]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[101]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[103]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[104]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[105]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[106]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[107]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[108]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[109]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[110]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[111]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[112]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[113]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[114]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[115]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[116]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[117]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[118]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[119]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[120]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[121]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[122]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[123]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[124]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[125]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[126]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[127]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[128]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[19]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[21]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[22]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[23]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[25]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[26]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[27]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[28]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[29]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[31]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[32]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[33]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[35]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[36]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[37]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[38]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[39]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[40]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[41]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[42]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[43]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[44]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[45]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[46]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[47]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[48]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[49]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[50]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[51]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[52]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[53]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[54]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[55]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[57]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[59]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[60]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[61]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[62]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[63]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[66]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[67]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[68]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[69]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[70]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[72]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[73]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[74]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[75]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[77]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[79]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[80]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[81]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[82]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[83]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[84]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[85]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[87]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[88]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[89]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[93]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[94]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[95]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[96]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[97]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[98]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[99]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[2]_srl3/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3/CLK
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[12]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I/Using_FPGA.Native/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_3_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_Uart.enable_interrupts_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_shift16_8_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_shift16_8_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[11].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[12].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[13].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[15].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[16].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[17].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[18].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[19].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[1].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[20].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[21].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[22].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[23].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[26].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[2].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[3].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[4].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[5].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[6].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/MEM_AddSub_Inc_Exp_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_AddOrSub_3_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[32]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[33]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[34]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_add_mant_3_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[32]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[33]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[34]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[32]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[33]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[34]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_end_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_next_sub_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FPU_Result_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_DeNormA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_DeNormB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_5_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_absAsubB_2_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_InfA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_InfB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantA_2_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_NanA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_NanB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Normal_Res_3_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Normal_Res_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Normal_Res_5_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_QNanA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_QNanB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_3_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_3_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_3_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_3_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_3_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_3_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[0]_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[5]_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_SNanA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_SNanB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_SignA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_SignB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_ZeroA_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_ZeroB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_absAgtB_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_mant_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_zero_5_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_eq_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_gt_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_lt_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_op_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_un_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_fpu_cmp_done_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_fpu_stall_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_inc_exp_5_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_ones_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mant_res_5_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mts_fsr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_op1_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_op1_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_op1_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_op1_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_op1_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_round_up_5_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMB/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMC/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_Overflow_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[32]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/div_busy_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/div_iterations_early_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_by_zero_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/last_cycle_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/make_result_neg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/mem_div_stall_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/mem_last_cycle_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/negative_operands_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/next_sub_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[29].Using_FDR.MSR_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[30].Using_FDR.MSR_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Dbg_Clean_Stop_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Insert_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_CMP_Op_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Div_Unsigned_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Left_Shift_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_SWAP_BYTE_Instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_SWAP_Instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sext_Op_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sext_Op_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Shift_Op_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Shift_Op_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Unsigned_Op_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Use_Carry_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Read_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_MEM_Res_I_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][20]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][22]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][26]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][4]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][8]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[3].Gen_Sel_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[41].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][0]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][10]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][11]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][12]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][13]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][14]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][15]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][16]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][17]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][18]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][19]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][1]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][20]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][21]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][22]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][23]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][24]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][25]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][26]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][27]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][28]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][29]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][2]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][30]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][31]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][32]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][33]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][34]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][35]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][36]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][37]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][38]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][39]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][3]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][40]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][41]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][42]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][4]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][5]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][6]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][7]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][8]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][9]_srl4/CLK
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_LWX_SWX_instr.ex_reservation_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Mul_Instr.ex_not_mul_op_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Doublet_Access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PC_Valid_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_FSR_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_DCache_decode_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_sext_shift_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_first_cycle_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_dbg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_div_instr_I_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_fpu_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_or_load_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_hold_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_load_alu_carry_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_load_shift_carry_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_decode_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sel_alu_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_bip_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_jump_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_cmp_eq_n_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_cmp_eq_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/force1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/force2_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/force_Val1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/force_Val2_N_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_DI_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_S_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_FSR_I_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Write_DCache_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_dbg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_dbg_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_hold_i_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_hold_i_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_hit_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_state_nohalt_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_hold_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_hold_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_single_step_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_pc_brk_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_step_continue_hold_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_hold_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_dbg_hit_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_dbg_hit_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_dbg_hit_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.normal_stop_cmd_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.normal_stop_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.if_debug_ready_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_data_addr_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.wb_read_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_halt_reset_mode_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/saved_reset_mode_dbg_halt_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/saved_reset_mode_sleep_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_reset_mode_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_dbg_exec_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[10]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
DemoSDRAM_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
DemoSDRAM_i/rst_clk_wiz_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/BSR_OUT_DFF[0].bus_struct_reset_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/POR_SRL_I/CLK
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/lpf_exr_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/lpf_int_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/Core_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/bsr_dec_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/bsr_dec_reg[2]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/bsr_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/core_dec_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/core_dec_reg[1]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/core_dec_reg[2]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/from_sys_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/pr_dec_reg[0]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/pr_dec_reg[2]/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/pr_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/seq_clr_reg/C
DemoSDRAM_i/rst_clk_wiz_1/U0/mb_reset_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[16]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[17]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[18]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[19]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[20]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[21]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[22]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[23]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[24]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[25]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[26]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_en_scrubbing_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_rd_data_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_act_to_rw_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_auto_ref_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_auto_ref_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_auto_ref_count_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]_lopt_replica/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_first_access_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_first_access_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_first_access_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_first_access_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_mem_ready_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_wr_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pending_refresh_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_precharge_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_op_done_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_tmr_vote_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ref_cmd_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ref_cmd_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ref_cmd_count_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ref_cmd_count_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[16]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[17]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[18]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[19]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[20]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[21]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[22]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[23]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[16]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[18]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[19]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[20]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[21]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[22]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[23]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[24]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[25]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[26]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_grnt_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_op_done_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[13]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[14]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[15]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_heal_wr_req_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_state_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_state_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_state_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_bank_index_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_bank_index_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_rd_req_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[10]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[11]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[12]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[6]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[7]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[8]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index_reg[9]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count_reg[3]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count_reg[4]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count_reg[5]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_state_reg[0]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_state_reg[1]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_state_reg[2]/C
DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/temp_waitrequest_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_last_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_rise_edge_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[10]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[9]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.308        0.000                      0                12989        0.010        0.000                      0                12989        5.417        0.000                       0                  5841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                    ------------       ----------      --------------
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                {0.000 16.666}     33.333          30.000          
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE              {0.000 16.666}     33.333          30.000          
clk_shared                                                               {0.000 41.666}     83.333          12.000          
  clk_blaze_DemoSDRAM_clk_wiz_1_0                                        {0.000 10.417}     20.833          48.000          
    clkfbout                                                             {0.000 10.417}     20.833          48.000          
    dclk_mmcm                                                            {0.000 10.417}     20.833          48.000          
  clk_sdram_DemoSDRAM_clk_wiz_1_0                                        {-4.167 6.250}     20.833          48.000          
  clkfbout_DemoSDRAM_clk_wiz_1_0                                         {0.000 41.666}     83.333          12.000          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                              {0.000 41.667}     83.333          12.000          
  clk_blaze_DemoSDRAM_clk_wiz_1_0_1                                      {0.000 10.417}     20.833          48.000          
    clkfbout_1                                                           {0.000 10.417}     20.833          48.000          
    dclk_mmcm_1                                                          {0.000 10.417}     20.833          48.000          
  clk_sdram_DemoSDRAM_clk_wiz_1_0_1                                      {-4.167 6.250}     20.833          48.000          
  clkfbout_DemoSDRAM_clk_wiz_1_0_1                                       {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     13.315        0.000                      0                  309        0.104        0.000                      0                  309       15.686        0.000                       0                   292  
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   11.671        0.000                      0                   48        0.406        0.000                      0                   48       16.166        0.000                       0                    40  
clk_shared                                                                                                                                                                                                                16.667        0.000                       0                     1  
  clk_blaze_DemoSDRAM_clk_wiz_1_0                                              7.693        0.000                      0                 7867        0.291        0.000                      0                 7867        5.417        0.000                       0                  2995  
    clkfbout                                                                                                                                                                                                              19.584        0.000                       0                     2  
    dclk_mmcm                                                                 10.475        0.000                      0                 3840        0.205        0.000                      0                 3840        9.167        0.000                       0                  2114  
  clk_sdram_DemoSDRAM_clk_wiz_1_0                                             17.556        0.000                      0                    8        0.440        0.000                      0                    8        9.917        0.000                       0                    11  
  clkfbout_DemoSDRAM_clk_wiz_1_0                                                                                                                                                                                          16.667        0.000                       0                     3  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.166        0.000                      0                  688        0.094        0.000                      0                  688       15.250        0.000                       0                   383  
sys_clk_pin                                                                                                                                                                                                               16.667        0.000                       0                     1  
  clk_blaze_DemoSDRAM_clk_wiz_1_0_1                                            7.708        0.000                      0                 7867        0.291        0.000                      0                 7867        5.417        0.000                       0                  2995  
    clkfbout_1                                                                                                                                                                                                            19.584        0.000                       0                     2  
    dclk_mmcm_1                                                               10.569        0.000                      0                 3840        0.205        0.000                      0                 3840        9.167        0.000                       0                  2114  
  clk_sdram_DemoSDRAM_clk_wiz_1_0_1                                           17.571        0.000                      0                    8        0.440        0.000                      0                    8        9.917        0.000                       0                    11  
  clkfbout_DemoSDRAM_clk_wiz_1_0_1                                                                                                                                                                                        16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_blaze_DemoSDRAM_clk_wiz_1_0_1  clk_blaze_DemoSDRAM_clk_wiz_1_0          7.693        0.000                      0                 7867       41.682        0.000                      0                 7867  
clk_sdram_DemoSDRAM_clk_wiz_1_0_1  clk_blaze_DemoSDRAM_clk_wiz_1_0          5.803        0.000                      0                   48        0.247        0.000                      0                   48  
dclk_mmcm_1                        dclk_mmcm                               10.475        0.000                      0                 3840        0.010        0.000                      0                 3840  
clk_sdram_DemoSDRAM_clk_wiz_1_0_1  clk_sdram_DemoSDRAM_clk_wiz_1_0         17.556        0.000                      0                    8        0.164        0.000                      0                    8  
clk_blaze_DemoSDRAM_clk_wiz_1_0    clk_blaze_DemoSDRAM_clk_wiz_1_0_1        7.693        0.000                      0                 7867        0.015        0.000                      0                 7867  
clk_sdram_DemoSDRAM_clk_wiz_1_0_1  clk_blaze_DemoSDRAM_clk_wiz_1_0_1        5.818        0.000                      0                   48        0.262        0.000                      0                   48  
dclk_mmcm                          dclk_mmcm_1                             10.475        0.000                      0                 3840        0.010        0.000                      0                 3840  
clk_blaze_DemoSDRAM_clk_wiz_1_0    clk_sdram_DemoSDRAM_clk_wiz_1_0_1        1.308        0.000                      0                   37        5.952        0.000                      0                   37  
clk_sdram_DemoSDRAM_clk_wiz_1_0    clk_sdram_DemoSDRAM_clk_wiz_1_0_1       17.556        0.000                      0                    8        0.164        0.000                      0                    8  
clk_blaze_DemoSDRAM_clk_wiz_1_0_1  clk_sdram_DemoSDRAM_clk_wiz_1_0_1        1.323        0.000                      0                   37        5.967        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE              DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   13.833        0.000                      0                    1       17.174        0.000                      0                    1  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.556        0.000                      0                  100        0.168        0.000                      0                  100  
**async_default**                                                        dclk_mmcm                                                                dclk_mmcm                                                                     17.907        0.000                      0                   91        0.355        0.000                      0                   91  
**async_default**                                                        dclk_mmcm_1                                                              dclk_mmcm                                                                     17.907        0.000                      0                   91        0.160        0.000                      0                   91  
**async_default**                                                        dclk_mmcm                                                                dclk_mmcm_1                                                                   17.907        0.000                      0                   91        0.160        0.000                      0                   91  
**async_default**                                                        dclk_mmcm_1                                                              dclk_mmcm_1                                                                   18.000        0.000                      0                   91        0.355        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.314ns  (logic 0.707ns (21.337%)  route 2.607ns (78.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.499 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.479    24.538    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X103Y179                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/I0
    SLICE_X103Y179       LUT4 (Prop_lut4_I0_O)        0.124    24.662 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.662    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X103Y179       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.535    37.499    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X103Y179       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.484    37.983    
                         clock uncertainty           -0.035    37.948    
    SLICE_X103Y179       FDCE (Setup_fdce_C_D)        0.029    37.977    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.977    
                         arrival time                         -24.662    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.335ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.340ns  (logic 0.733ns (21.949%)  route 2.607ns (78.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.499 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.479    24.538    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X103Y179                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/I0
    SLICE_X103Y179       LUT5 (Prop_lut5_I0_O)        0.150    24.688 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.688    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X103Y179       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.535    37.499    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X103Y179       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.484    37.983    
                         clock uncertainty           -0.035    37.948    
    SLICE_X103Y179       FDCE (Setup_fdce_C_D)        0.075    38.023    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                         -24.688    
  -------------------------------------------------------------------
                         slack                                 13.335    

Slack (MET) :             13.595ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.766ns (27.247%)  route 2.045ns (72.753%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 20.823 - 16.667 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941     2.941    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.037 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.644     4.681    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X94Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_fdce_C_Q)         0.518     5.199 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.817     6.016    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][5]
    SLICE_X94Y179                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/I0
    SLICE_X94Y179        LUT6 (Prop_lut6_I0_O)        0.124     6.140 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.897     7.037    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X94Y179                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/I0
    SLICE_X94Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.161 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     7.492    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    19.206    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.297 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.526    20.823    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.501    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X95Y180        FDRE (Setup_fdre_C_CE)      -0.202    21.087    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.087    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 13.595    

Slack (MET) :             13.643ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.984ns  (logic 0.707ns (23.691%)  route 2.277ns (76.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 37.496 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.150    24.209    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X103Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/I0
    SLICE_X103Y177       LUT4 (Prop_lut4_I0_O)        0.124    24.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X103Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.532    37.496    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X103Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.484    37.980    
                         clock uncertainty           -0.035    37.945    
    SLICE_X103Y177       FDCE (Setup_fdce_C_D)        0.031    37.976    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.976    
                         arrival time                         -24.333    
  -------------------------------------------------------------------
                         slack                                 13.643    

Slack (MET) :             13.659ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.012ns  (logic 0.735ns (24.401%)  route 2.277ns (75.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 37.496 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.150    24.209    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X103Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/I0
    SLICE_X103Y177       LUT5 (Prop_lut5_I0_O)        0.152    24.361 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    24.361    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X103Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.532    37.496    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X103Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.484    37.980    
                         clock uncertainty           -0.035    37.945    
    SLICE_X103Y177       FDCE (Setup_fdce_C_D)        0.075    38.020    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.020    
                         arrival time                         -24.361    
  -------------------------------------------------------------------
                         slack                                 13.659    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.945ns  (logic 0.707ns (24.003%)  route 2.238ns (75.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 37.498 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.111    24.170    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X103Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/I0
    SLICE_X103Y178       LUT3 (Prop_lut3_I0_O)        0.124    24.294 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    24.294    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X103Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.534    37.498    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X103Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.484    37.982    
                         clock uncertainty           -0.035    37.947    
    SLICE_X103Y178       FDCE (Setup_fdce_C_D)        0.029    37.976    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.976    
                         arrival time                         -24.294    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.826ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.801ns  (logic 0.707ns (25.237%)  route 2.094ns (74.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 37.496 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.967    24.026    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X103Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/I0
    SLICE_X103Y177       LUT6 (Prop_lut6_I0_O)        0.124    24.150 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.150    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X103Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.532    37.496    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X103Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.484    37.980    
                         clock uncertainty           -0.035    37.945    
    SLICE_X103Y177       FDCE (Setup_fdce_C_D)        0.031    37.976    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.976    
                         arrival time                         -24.150    
  -------------------------------------------------------------------
                         slack                                 13.826    

Slack (MET) :             13.866ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.530ns  (logic 0.583ns (23.045%)  route 1.947ns (76.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 37.484 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.820    23.878    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y175        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.520    37.484    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y175        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.501    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X93Y175        FDCE (Setup_fdce_C_CE)      -0.205    37.745    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         37.745    
                         arrival time                         -23.878    
  -------------------------------------------------------------------
                         slack                                 13.866    

Slack (MET) :             13.866ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.530ns  (logic 0.583ns (23.045%)  route 1.947ns (76.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 37.484 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.820    23.878    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y175        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.520    37.484    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y175        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.501    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X93Y175        FDCE (Setup_fdce_C_CE)      -0.205    37.745    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         37.745    
                         arrival time                         -23.878    
  -------------------------------------------------------------------
                         slack                                 13.866    

Slack (MET) :             13.866ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.530ns  (logic 0.583ns (23.045%)  route 1.947ns (76.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 37.484 - 33.333 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 21.348 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.941    19.607    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.703 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.645    21.348    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y180        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y180        FDRE (Prop_fdre_C_Q)         0.459    21.807 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.127    22.935    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X95Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/I4
    SLICE_X95Y178        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.820    23.878    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y175        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.540    35.873    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.964 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.520    37.484    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y175        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.501    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X93Y175        FDCE (Setup_fdce_C_CE)      -0.205    37.745    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         37.745    
                         arrival time                         -23.878    
  -------------------------------------------------------------------
                         slack                                 13.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.569     1.907    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X97Y177        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y177        FDCE (Prop_fdce_C_Q)         0.141     2.048 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/Q
                         net (fo=1, routed)           0.052     2.100    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg_reg[3][0]
    SLICE_X96Y177                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[4]_i_1/I0
    SLICE_X96Y177        LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.145    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_9
    SLICE_X96Y177        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.836     2.354    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X96Y177        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/C
                         clock pessimism             -0.435     1.920    
    SLICE_X96Y177        FDCE (Hold_fdce_C_D)         0.121     2.041    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.574     1.912    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X95Y185        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y185        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     2.109    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X95Y185        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.842     2.360    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X95Y185        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.449     1.912    
    SLICE_X95Y185        FDPE (Hold_fdpe_C_D)         0.075     1.987    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.574     1.912    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X93Y185        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y185        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     2.109    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X93Y185        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.842     2.360    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X93Y185        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.449     1.912    
    SLICE_X93Y185        FDPE (Hold_fdpe_C_D)         0.075     1.987    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.562     1.900    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X89Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y178        FDCE (Prop_fdce_C_Q)         0.141     2.041 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.087     2.128    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X88Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/I1
    SLICE_X88Y178        LUT6 (Prop_lut6_I1_O)        0.045     2.173 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     2.173    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X88Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.830     2.347    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.435     1.913    
    SLICE_X88Y178        FDCE (Hold_fdce_C_D)         0.121     2.034    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.572     1.910    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X95Y182        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y182        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.098     2.149    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]
    SLICE_X94Y182                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/I0
    SLICE_X94Y182        LUT3 (Prop_lut3_I0_O)        0.045     2.194 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     2.194    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X94Y182        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.839     2.357    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X94Y182        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.435     1.923    
    SLICE_X94Y182        FDCE (Hold_fdce_C_D)         0.120     2.043    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.562     1.900    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X89Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y178        FDCE (Prop_fdce_C_Q)         0.141     2.041 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/Q
                         net (fo=5, routed)           0.110     2.151    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[3]
    SLICE_X88Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/I0
    SLICE_X88Y178        LUT5 (Prop_lut5_I0_O)        0.048     2.199 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.199    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X88Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.830     2.347    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                         clock pessimism             -0.435     1.913    
    SLICE_X88Y178        FDCE (Hold_fdce_C_D)         0.133     2.046    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.574     1.912    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X93Y184        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/Q
                         net (fo=1, routed)           0.112     2.165    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4_n_0
    SLICE_X92Y185        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.842     2.360    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X92Y185        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                         clock pessimism             -0.434     1.927    
    SLICE_X92Y185        FDCE (Hold_fdce_C_D)         0.075     2.002    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.574     1.912    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X95Y185        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y185        FDPE (Prop_fdpe_C_Q)         0.128     2.040 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     2.156    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X94Y185        SRL16E                                       r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.842     2.360    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X94Y185        SRL16E                                       r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.436     1.925    
    SLICE_X94Y185        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.988    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.574     1.912    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X93Y184        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.110     2.163    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X92Y184        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.841     2.359    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X92Y184        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.435     1.925    
    SLICE_X92Y184        FDPE (Hold_fdpe_C_D)         0.063     1.988    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312     1.312    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.338 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.577     1.915    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Dbg_Clk
    SLICE_X103Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y181       FDCE (Prop_fdce_C_Q)         0.141     2.056 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.139     2.195    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_1
    SLICE_X102Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.489     1.489    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4                                                     r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.518 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.844     2.362    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X102Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]/C
                         clock pessimism             -0.435     1.928    
    SLICE_X102Y181       FDCE (Hold_fdce_C_D)         0.086     2.014    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4   DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X103Y181  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X107Y174  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X103Y180  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X130Y176  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y168  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y168  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X110Y170  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X110Y170  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y168  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y179  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y179  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.671ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.473ns  (logic 0.964ns (21.552%)  route 3.509ns (78.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.220    24.466    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X107Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.105    36.438    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X107Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.032    36.470    
                         clock uncertainty           -0.035    36.435    
    SLICE_X107Y181       FDCE (Setup_fdce_C_CE)      -0.298    36.137    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.137    
                         arrival time                         -24.466    
  -------------------------------------------------------------------
                         slack                                 11.671    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.284ns  (logic 0.964ns (22.504%)  route 3.320ns (77.496%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 36.438 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.030    24.277    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.105    36.438    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y181       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.032    36.470    
                         clock uncertainty           -0.035    36.435    
    SLICE_X106Y181       FDCE (Setup_fdce_C_CE)      -0.298    36.137    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.137    
                         arrival time                         -24.277    
  -------------------------------------------------------------------
                         slack                                 11.860    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.031ns  (logic 0.818ns (20.291%)  route 3.213ns (79.709%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 36.206 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.288    19.954    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y178        FDCE (Prop_fdce_C_Q)         0.340    20.294 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          1.170    21.465    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X96Y180                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/I2
    SLICE_X96Y180        LUT3 (Prop_lut3_I2_O)        0.150    21.615 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=10, routed)          1.311    22.926    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X100Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I1
    SLICE_X100Y178       LUT5 (Prop_lut5_I1_O)        0.328    23.254 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.732    23.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X104Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.873    36.206    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X104Y177       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.032    36.238    
                         clock uncertainty           -0.035    36.202    
    SLICE_X104Y177       FDCE (Setup_fdce_C_CE)      -0.295    35.907    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.907    
                         arrival time                         -23.986    
  -------------------------------------------------------------------
                         slack                                 11.922    

Slack (MET) :             11.950ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.136ns  (logic 0.964ns (23.310%)  route 3.172ns (76.690%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.882    24.129    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X104Y180       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.044    36.377    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X104Y180       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.032    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X104Y180       FDCE (Setup_fdce_C_CE)      -0.295    36.079    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                         -24.129    
  -------------------------------------------------------------------
                         slack                                 11.950    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.165ns  (logic 0.964ns (23.145%)  route 3.201ns (76.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.912    24.158    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.095    36.428    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.032    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X106Y178       FDCE (Setup_fdce_C_CE)      -0.298    36.127    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -24.158    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.165ns  (logic 0.964ns (23.145%)  route 3.201ns (76.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.912    24.158    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.095    36.428    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.032    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X106Y178       FDCE (Setup_fdce_C_CE)      -0.298    36.127    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -24.158    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.165ns  (logic 0.964ns (23.145%)  route 3.201ns (76.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.912    24.158    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.095    36.428    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.032    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X106Y178       FDCE (Setup_fdce_C_CE)      -0.298    36.127    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -24.158    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.165ns  (logic 0.964ns (23.145%)  route 3.201ns (76.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.755    23.122    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.246 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.912    24.158    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.095    36.428    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.032    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X106Y178       FDCE (Setup_fdce_C_CE)      -0.298    36.127    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -24.158    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.641ns  (logic 0.964ns (26.474%)  route 2.677ns (73.526%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 36.095 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.744    23.111    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.399    23.634    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X100Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.762    36.095    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X100Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.032    36.127    
                         clock uncertainty           -0.035    36.091    
    SLICE_X100Y178       FDCE (Setup_fdce_C_CE)      -0.295    35.796    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.796    
                         arrival time                         -23.634    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.641ns  (logic 0.964ns (26.474%)  route 2.677ns (73.526%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 36.095 - 33.333 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 19.993 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.326    19.993    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_fdce_C_Q)         0.362    20.355 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.860    21.215    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X96Y179                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/I2
    SLICE_X96Y179        LUT3 (Prop_lut3_I2_O)        0.150    21.365 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.675    22.040    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X97Y179                                                     f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/I0
    SLICE_X97Y179        LUT4 (Prop_lut4_I0_O)        0.328    22.368 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.744    23.111    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X100Y178                                                    f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/I0
    SLICE_X100Y178       LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.399    23.634    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X100Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.762    36.095    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X100Y178       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.032    36.127    
                         clock uncertainty           -0.035    36.091    
    SLICE_X100Y178       FDCE (Setup_fdce_C_CE)      -0.295    35.796    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.796    
                         arrival time                         -23.634    
  -------------------------------------------------------------------
                         slack                                 12.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.528ns  (logic 0.157ns (29.749%)  route 0.371ns (70.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.560    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.576    18.242    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.229    
    SLICE_X93Y178        FDCE (Hold_fdce_C_CE)       -0.075    18.154    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.528ns  (logic 0.157ns (29.749%)  route 0.371ns (70.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.560    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.576    18.242    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.229    
    SLICE_X93Y178        FDCE (Hold_fdce_C_CE)       -0.075    18.154    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.528ns  (logic 0.157ns (29.749%)  route 0.371ns (70.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.560    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.576    18.242    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.229    
    SLICE_X93Y178        FDCE (Hold_fdce_C_CE)       -0.075    18.154    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.528ns  (logic 0.157ns (29.749%)  route 0.371ns (70.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.560    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.576    18.242    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.229    
    SLICE_X93Y178        FDCE (Hold_fdce_C_CE)       -0.075    18.154    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.654ns  (logic 0.157ns (24.004%)  route 0.497ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 18.300 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.263    18.686    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.633    18.300    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.287    
    SLICE_X92Y179        FDCE (Hold_fdce_C_CE)       -0.073    18.214    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.214    
                         arrival time                          18.686    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.654ns  (logic 0.157ns (24.004%)  route 0.497ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 18.300 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.263    18.686    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.633    18.300    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.287    
    SLICE_X92Y179        FDCE (Hold_fdce_C_CE)       -0.073    18.214    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.214    
                         arrival time                          18.686    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.654ns  (logic 0.157ns (24.004%)  route 0.497ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 18.300 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.263    18.686    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.633    18.300    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.287    
    SLICE_X92Y179        FDCE (Hold_fdce_C_CE)       -0.073    18.214    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.214    
                         arrival time                          18.686    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.654ns  (logic 0.157ns (24.004%)  route 0.497ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 18.300 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.366    18.032    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDCE (Prop_fdce_C_Q)         0.112    18.144 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.234    18.378    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X92Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/I4
    SLICE_X92Y180        LUT5 (Prop_lut5_I4_O)        0.045    18.423 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.263    18.686    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.633    18.300    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y179        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.013    18.287    
    SLICE_X92Y179        FDCE (Hold_fdce_C_CE)       -0.073    18.214    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.214    
                         arrival time                          18.686    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.163ns (28.357%)  route 0.412ns (71.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.415     1.415    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y181        FDCE (Prop_fdce_C_Q)         0.118     1.533 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.412     1.945    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X92Y181                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/I2
    SLICE_X92Y181        LUT3 (Prop_lut3_I2_O)        0.045     1.990 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X92Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.641     1.641    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y181        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.226     1.415    
    SLICE_X92Y181        FDCE (Hold_fdce_C_D)         0.063     1.478    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.606ns  (logic 0.163ns (26.906%)  route 0.443ns (73.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 18.234 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.343    18.010    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X94Y180        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y180        FDCE (Prop_fdce_C_Q)         0.118    18.128 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.233    18.361    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X94Y180                                                     f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1__3/I0
    SLICE_X94Y180        LUT1 (Prop_lut1_I0_O)        0.045    18.406 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.210    18.615    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0
    SLICE_X94Y180        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.567    18.234    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X94Y180        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.010    
    SLICE_X94Y180        FDCE (Hold_fdce_C_D)         0.002    18.012    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.012    
                         arrival time                          18.615    
  -------------------------------------------------------------------
                         slack                                  0.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X100Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X100Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y181  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X104Y177  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X104Y180  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y181  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X100Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X100Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X104Y180  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X100Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X100Y178  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X107Y181  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y180   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y179   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y178   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_shared
  To Clock:  clk_shared

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_shared
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_shared }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 2.146ns (17.467%)  route 10.140ns (82.533%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.671     3.696    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/I5
    SLICE_X92Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/O
                         net (fo=1, routed)           0.670     4.490    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/I1
    SLICE_X92Y162        LUT6 (Prop_lut6_I1_O)        0.124     4.614 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/O
                         net (fo=1, routed)           5.963    10.577    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1_n_0
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.276    19.104    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_D)       -0.834    18.270    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.270    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.736ns  (logic 2.342ns (19.956%)  route 9.394ns (80.044%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.728     3.753    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X86Y165                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/I2
    SLICE_X86Y165        LUT3 (Prop_lut3_I2_O)        0.118     3.871 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/O
                         net (fo=4, routed)           0.899     4.770    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2_n_0
    SLICE_X83Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/I1
    SLICE_X83Y165        LUT6 (Prop_lut6_I1_O)        0.326     5.096 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/O
                         net (fo=2, routed)           4.931    10.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1_n_0
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y227        FDPE (Setup_fdpe_C_D)       -0.834    18.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 2.146ns (18.348%)  route 9.550ns (81.652%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.697     3.722    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/I1
    SLICE_X94Y163        LUT5 (Prop_lut5_I1_O)        0.124     3.846 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/O
                         net (fo=1, routed)           0.666     4.512    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/I0
    SLICE_X94Y163        LUT6 (Prop_lut6_I0_O)        0.124     4.636 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/O
                         net (fo=1, routed)           5.351     9.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1_n_0
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y224        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 2.146ns (18.397%)  route 9.519ns (81.603%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.659     3.684    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/I5
    SLICE_X94Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.808 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/O
                         net (fo=1, routed)           0.668     4.476    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3_n_0
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/I1
    SLICE_X92Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/O
                         net (fo=1, routed)           5.356     9.956    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1_n_0
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y223        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.622ns  (logic 2.146ns (18.465%)  route 9.476ns (81.535%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.673     3.698    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X95Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/I5
    SLICE_X95Y163        LUT6 (Prop_lut6_I5_O)        0.124     3.822 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/O
                         net (fo=1, routed)           0.354     4.176    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/I1
    SLICE_X94Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.300 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/O
                         net (fo=1, routed)           5.613     9.913    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1_n_0
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y228        FDCE (Setup_fdce_C_D)       -0.834    18.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.146ns (19.084%)  route 9.099ns (80.916%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.518     3.543    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X91Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/I3
    SLICE_X91Y165        LUT6 (Prop_lut6_I3_O)        0.124     3.667 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/O
                         net (fo=1, routed)           0.915     4.582    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2_n_0
    SLICE_X86Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/I1
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.124     4.706 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/O
                         net (fo=1, routed)           4.830     9.536    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1_n_0
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y220        FDCE (Setup_fdce_C_D)       -0.834    18.263    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.499ns (13.089%)  route 9.954ns (86.911%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.550     9.732    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.276    19.104    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_CE)      -0.504    18.600    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 1.499ns (13.253%)  route 9.811ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 18.834 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.408     9.590    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.882    18.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/C
                         clock pessimism              0.545    19.378    
                         clock uncertainty           -0.276    19.103    
    OLOGIC_X0Y234        FDCE (Setup_fdce_C_CE)      -0.504    18.599    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  9.008    

Slack (MET) :             9.278ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 1.334ns (12.501%)  route 9.337ns (87.499%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.654    -1.690    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/clk_i
    SLICE_X94Y161        FDRE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDRE (Prop_fdre_C_Q)         0.518    -1.172 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/Q
                         net (fo=46, routed)          1.409     0.237    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/scrubbing_o
    SLICE_X90Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/I3
    SLICE_X90Y165        LUT5 (Prop_lut5_I3_O)        0.124     0.361 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/O
                         net (fo=6, routed)           0.608     0.968    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rw_addr_int[23]
    SLICE_X90Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/I5
    SLICE_X90Y163        LUT6 (Prop_lut6_I5_O)        0.124     1.092 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/O
                         net (fo=17, routed)          0.711     1.803    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4_n_0
    SLICE_X89Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/I3
    SLICE_X89Y165        LUT4 (Prop_lut4_I3_O)        0.118     1.921 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/O
                         net (fo=4, routed)           0.327     2.249    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3_n_0
    SLICE_X89Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/I0
    SLICE_X89Y166        LUT6 (Prop_lut6_I0_O)        0.326     2.575 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/O
                         net (fo=1, routed)           0.954     3.529    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3_n_0
    SLICE_X89Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/I5
    SLICE_X89Y168        LUT6 (Prop_lut6_I5_O)        0.124     3.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/O
                         net (fo=1, routed)           5.328     8.981    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1_n_0
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y225        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  9.278    

Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 1.499ns (13.609%)  route 9.516ns (86.391%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.112     9.295    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y230        FDCE (Setup_fdce_C_CE)      -0.504    18.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  9.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y176       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[10]
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/I0
    SLICE_X129Y176       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4_n_0
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/S[1]
    SLICE_X129Y176       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[22]
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/C
                         clock pessimism              0.258    -0.728    
    SLICE_X129Y176       FDRE (Hold_fdre_C_D)         0.105    -0.623    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[14]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[1]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[18]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/C
                         clock pessimism              0.258    -0.729    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105    -0.624    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y174       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[18]
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/I0
    SLICE_X129Y174       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4_n_0
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/S[1]
    SLICE_X129Y174       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[14]
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/C
                         clock pessimism              0.258    -0.729    
    SLICE_X129Y174       FDRE (Hold_fdre_C_D)         0.105    -0.624    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y173       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[22]
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/I0
    SLICE_X129Y173       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4_n_0
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/S[1]
    SLICE_X129Y173       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[10]
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/C
                         clock pessimism              0.258    -0.728    
    SLICE_X129Y173       FDRE (Hold_fdre_C_D)         0.105    -0.623    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y178       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[2]
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/I0
    SLICE_X129Y178       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5_n_0
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/S[1]
    SLICE_X129Y178       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[30]
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/C
                         clock pessimism              0.257    -0.726    
    SLICE_X129Y178       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y171       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[30]
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/I0
    SLICE_X129Y171       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4_n_0
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/S[1]
    SLICE_X129Y171       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.257    -0.726    
    SLICE_X129Y171       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y172       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[26]
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/I0
    SLICE_X129Y172       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4_n_0
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/S[1]
    SLICE_X129Y172       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[6]
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849    -0.983    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/C
                         clock pessimism              0.258    -0.726    
    SLICE_X129Y172       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y177       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[6]
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/I0
    SLICE_X129Y177       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4_n_0
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/S[1]
    SLICE_X129Y177       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[26]
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849    -0.983    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/C
                         clock pessimism              0.258    -0.726    
    SLICE_X129Y177       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.608%)  route 0.153ns (37.392%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X114Y172       FDSE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y172       FDSE (Prop_fdse_C_Q)         0.141    -0.600 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/Q
                         net (fo=4, routed)           0.153    -0.446    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Q[0]
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/I2
    SLICE_X115Y172       LUT3 (Prop_lut3_I2_O)        0.045    -0.401 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/O
                         net (fo=1, routed)           0.000    -0.401    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/I045_out
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/I0
    SLICE_X115Y172       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/of_pc_ii_11
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.848    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Clk
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.258    -0.728    
    SLICE_X115Y172       FDRE (Hold_fdre_C_D)         0.105    -0.623    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.275ns (66.893%)  route 0.136ns (33.107%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[13]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[2]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.331 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[19]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/C
                         clock pessimism              0.258    -0.729    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105    -0.624    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_blaze_DemoSDRAM_clk_wiz_1_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X5Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X2Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X5Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X4Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y32     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y31     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X3Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.833      79.167     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.833      79.167     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.548ns (16.329%)  route 7.932ns (83.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 23.227 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.868    12.062    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.152    12.214 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.588    12.802    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_25
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.556    23.227    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.040    
                         clock uncertainty           -0.195    23.845    
    RAMB36_X4Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    23.277    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.277    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                 10.475    

Slack (MET) :             10.855ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 1.520ns (16.335%)  route 7.785ns (83.665%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 23.223 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.531    11.725    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_23
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.124    11.849 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.777    12.626    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_24
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.552    23.223    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.036    
                         clock uncertainty           -0.195    23.841    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.481    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                 10.855    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.520ns (17.524%)  route 7.154ns (82.476%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 23.262 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.098    11.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y142                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/I1
    SLICE_X104Y142       LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.579    11.995    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_27
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.591    23.262    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.067    
                         clock uncertainty           -0.195    23.873    
    RAMB36_X6Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.513    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.513    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.520ns (17.878%)  route 6.982ns (82.122%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 23.264 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           0.927    11.121    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y147                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/I1
    SLICE_X104Y147       LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.579    11.824    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_26
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.593    23.264    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.069    
                         clock uncertainty           -0.195    23.875    
    RAMB36_X6Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.515    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.249ns (44.496%)  route 0.311ns (55.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.617     1.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     1.233 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.311     1.544    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92
    SLICE_X62Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/I0
    SLICE_X62Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.589 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.589    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[30]
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.850     1.110    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/C
                         clock pessimism              0.152     1.263    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.121     1.384    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X127Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDRE (Prop_fdre_C_Q)         0.141     1.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.127     1.272    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X125Y154                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/I0
    SLICE_X125Y154       LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.317    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.862     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.102     1.020    
    SLICE_X125Y154       FDRE (Hold_fdre_C_D)         0.092     1.112    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.587     0.999    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y166       FDRE (Prop_fdre_C_Q)         0.164     1.163 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.134     1.297    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X128Y165                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/I0
    SLICE_X128Y165       LUT6 (Prop_lut6_I0_O)        0.045     1.342 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5_n_0
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.856     1.116    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.102     1.014    
    SLICE_X128Y165       FDRE (Hold_fdre_C_D)         0.121     1.135    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.128     1.132 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/Q
                         net (fo=1, routed)           0.103     1.235    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/out
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.102     1.021    
    SLICE_X124Y152       FDRE (Hold_fdre_C_D)         0.006     1.027    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.588     1.000    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y163       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y163       FDRE (Prop_fdre_C_Q)         0.164     1.164 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.137     1.301    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg_n_0_[2]
    SLICE_X128Y162                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/I0
    SLICE_X128Y162       LUT6 (Prop_lut6_I0_O)        0.045     1.346 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000     1.346    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1_n_0
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.859     1.118    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.102     1.016    
    SLICE_X128Y162       FDRE (Hold_fdre_C_D)         0.121     1.137    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.152     1.275    
    SLICE_X116Y150       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.048     1.323    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.152     1.275    
    SLICE_X116Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.323    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.585     0.997    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X106Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y161       FDRE (Prop_fdre_C_Q)         0.141     1.138 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.157     1.295    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_do_o[1]
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.115    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.102     1.013    
    SLICE_X105Y161       FDRE (Hold_fdre_C_D)         0.070     1.083    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y148       FDRE (Prop_fdre_C_Q)         0.141     1.147 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/Q
                         net (fo=5, routed)           0.161     1.308    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[4]
    SLICE_X120Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/I1
    SLICE_X120Y148       LUT6 (Prop_lut6_I1_O)        0.045     1.353 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/O
                         net (fo=1, routed)           0.000     1.353    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3_n_0
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/C
                         clock pessimism             -0.106     1.019    
    SLICE_X120Y148       FDRE (Hold_fdre_C_D)         0.121     1.140    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.586     0.998    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X121Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y166       FDRE (Prop_fdre_C_Q)         0.141     1.139 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.156     1.294    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X118Y166                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/I0
    SLICE_X118Y166       LUT6 (Prop_lut6_I0_O)        0.045     1.339 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/O
                         net (fo=1, routed)           0.000     1.339    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16_n_0
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.114    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.081     1.033    
    SLICE_X118Y166       FDRE (Hold_fdre_C_D)         0.092     1.125    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X5Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X2Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X5Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X4Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y32     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y31     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X3Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.556ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.973ns = ( 12.694 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.060    -4.863    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.053    12.694    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.434    13.128    
                         clock uncertainty           -0.276    12.852    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    12.693    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                 17.556    

Slack (MET) :             18.872ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.643ns  (logic 0.456ns (27.758%)  route 1.187ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.187    -5.737    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.043    13.135    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                 18.872    

Slack (MET) :             18.929ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.391ns  (logic 0.419ns (30.116%)  route 0.972ns (69.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.972    -5.988    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.237    12.941    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                 18.929    

Slack (MET) :             18.951ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.340ns  (logic 0.419ns (31.274%)  route 0.921ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.921    -6.040    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.267    12.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                 18.951    

Slack (MET) :             18.955ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.337ns  (logic 0.419ns (31.339%)  route 0.918ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.918    -6.042    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.265    12.913    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                 18.955    

Slack (MET) :             18.972ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.538ns  (logic 0.456ns (29.648%)  route 1.082ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           1.082    -5.841    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.047    13.131    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                           5.841    
  -------------------------------------------------------------------
                         slack                                 18.972    

Slack (MET) :             18.973ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.533%)  route 1.088ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           1.088    -5.835    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.040    13.138    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                 18.973    

Slack (MET) :             19.013ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.778%)  route 0.859ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.859    -6.101    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.266    12.912    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                           6.101    
  -------------------------------------------------------------------
                         slack                                 19.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.472%)  route 0.306ns (70.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.306    -5.055    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.496    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.076%)  route 0.470ns (76.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.470    -4.879    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.075    -5.415    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.835%)  route 0.505ns (78.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.505    -4.844    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.076    -5.414    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.684%)  route 0.462ns (78.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.462    -4.899    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.017    -5.473    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.428%)  route 0.517ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.517    -4.832    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.078    -5.412    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.107%)  route 0.451ns (77.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.451    -4.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.496    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.704%)  route 0.462ns (78.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.462    -4.900    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.496    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.831%)  route 0.878ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( -6.028 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.878    -4.470    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.755    -6.028    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.573    -5.455    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -5.296    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          5.296    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.826    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sdram_DemoSDRAM_clk_wiz_1_0
Waveform(ns):       { -4.167 6.250 }
Period(ns):         20.833
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.833      18.678     BUFGCTRL_X0Y1    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.833      18.678     BUFHCE_X0Y13     DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoSDRAM_clk_wiz_1_0
  To Clock:  clkfbout_DemoSDRAM_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoSDRAM_clk_wiz_1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    DemoSDRAM_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.197ns (18.883%)  route 5.142ns (81.117%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.315     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I0
    SLICE_X113Y142       LUT5 (Prop_lut5_I0_O)        0.297     8.052 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     9.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X127Y145                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/I1
    SLICE_X127Y145       LUT4 (Prop_lut4_I1_O)        0.154     9.518 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/O
                         net (fo=4, routed)           0.986    10.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2_n_0
    SLICE_X130Y146                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    SLICE_X130Y146       LUT2 (Prop_lut2_I0_O)        0.327    10.832 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.529    11.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8]_0
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.570    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.521    37.991    
                         clock uncertainty           -0.035    37.955    
    SLICE_X131Y146       FDRE (Setup_fdre_C_R)       -0.429    37.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 26.166    

Slack (MET) :             26.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.197ns (18.883%)  route 5.142ns (81.117%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.315     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I0
    SLICE_X113Y142       LUT5 (Prop_lut5_I0_O)        0.297     8.052 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     9.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X127Y145                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/I1
    SLICE_X127Y145       LUT4 (Prop_lut4_I1_O)        0.154     9.518 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/O
                         net (fo=4, routed)           0.986    10.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2_n_0
    SLICE_X130Y146                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    SLICE_X130Y146       LUT2 (Prop_lut2_I0_O)        0.327    10.832 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.529    11.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8]_0
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.570    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.521    37.991    
                         clock uncertainty           -0.035    37.955    
    SLICE_X131Y146       FDRE (Setup_fdre_C_R)       -0.429    37.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 26.166    

Slack (MET) :             26.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.197ns (18.883%)  route 5.142ns (81.117%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.315     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I0
    SLICE_X113Y142       LUT5 (Prop_lut5_I0_O)        0.297     8.052 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     9.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X127Y145                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/I1
    SLICE_X127Y145       LUT4 (Prop_lut4_I1_O)        0.154     9.518 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/O
                         net (fo=4, routed)           0.986    10.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2_n_0
    SLICE_X130Y146                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    SLICE_X130Y146       LUT2 (Prop_lut2_I0_O)        0.327    10.832 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.529    11.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8]_0
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.570    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.521    37.991    
                         clock uncertainty           -0.035    37.955    
    SLICE_X131Y146       FDRE (Setup_fdre_C_R)       -0.429    37.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 26.166    

Slack (MET) :             26.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.197ns (18.883%)  route 5.142ns (81.117%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.315     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I0
    SLICE_X113Y142       LUT5 (Prop_lut5_I0_O)        0.297     8.052 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     9.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X127Y145                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/I1
    SLICE_X127Y145       LUT4 (Prop_lut4_I1_O)        0.154     9.518 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2/O
                         net (fo=4, routed)           0.986    10.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_2_n_0
    SLICE_X130Y146                                                    f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    SLICE_X130Y146       LUT2 (Prop_lut2_I0_O)        0.327    10.832 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.529    11.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8]_0
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.570    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.521    37.991    
                         clock uncertainty           -0.035    37.955    
    SLICE_X131Y146       FDRE (Setup_fdre_C_R)       -0.429    37.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 26.166    

Slack (MET) :             26.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.514ns (23.292%)  route 4.986ns (76.708%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 37.461 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.697     8.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/I1
    SLICE_X110Y142       LUT5 (Prop_lut5_I1_O)        0.297     8.435 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.650     9.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/I1
    SLICE_X111Y141       LUT6 (Prop_lut6_I1_O)        0.124     9.209 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     9.209    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/S[1]
    SLICE_X111Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.759 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.639    11.398    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y140                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/I3
    SLICE_X105Y140       LUT5 (Prop_lut5_I3_O)        0.124    11.522 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.522    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X105Y140       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.561    37.461    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y140       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.536    37.997    
                         clock uncertainty           -0.035    37.961    
    SLICE_X105Y140       FDRE (Setup_fdre_C_D)        0.031    37.992    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.992    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                 26.471    

Slack (MET) :             26.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 0.992ns (16.276%)  route 5.103ns (83.724%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.315     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I0
    SLICE_X113Y142       LUT5 (Prop_lut5_I0_O)        0.297     8.052 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     9.364    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X127Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[0]_i_2/I1
    SLICE_X127Y145       LUT3 (Prop_lut3_I1_O)        0.124     9.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[0]_i_2/O
                         net (fo=1, routed)           0.846    10.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[0]_i_2_n_0
    SLICE_X127Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[0]_i_1/I0
    SLICE_X127Y145       LUT5 (Prop_lut5_I0_O)        0.152    10.486 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[0]_i_1/O
                         net (fo=1, routed)           0.631    11.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8][0]
    SLICE_X131Y145       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.570    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X131Y145       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.521    37.991    
                         clock uncertainty           -0.035    37.955    
    SLICE_X131Y145       FDRE (Setup_fdre_C_D)       -0.260    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                 26.579    

Slack (MET) :             26.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.514ns (23.910%)  route 4.818ns (76.090%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 37.461 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.697     8.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/I1
    SLICE_X110Y142       LUT5 (Prop_lut5_I1_O)        0.297     8.435 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.650     9.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/I1
    SLICE_X111Y141       LUT6 (Prop_lut6_I1_O)        0.124     9.209 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     9.209    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/S[1]
    SLICE_X111Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.759 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.471    11.230    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y140                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_1/I3
    SLICE_X105Y140       LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_1/O
                         net (fo=1, routed)           0.000    11.354    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[7]
    SLICE_X105Y140       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.561    37.461    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y140       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/C
                         clock pessimism              0.536    37.997    
                         clock uncertainty           -0.035    37.961    
    SLICE_X105Y140       FDRE (Setup_fdre_C_D)        0.031    37.992    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         37.992    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                 26.639    

Slack (MET) :             26.668ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.514ns (23.831%)  route 4.839ns (76.169%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 37.461 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.697     8.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/I1
    SLICE_X110Y142       LUT5 (Prop_lut5_I1_O)        0.297     8.435 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.650     9.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/I1
    SLICE_X111Y141       LUT6 (Prop_lut6_I1_O)        0.124     9.209 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     9.209    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/S[1]
    SLICE_X111Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.759 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.492    11.251    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X104Y140                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/I3
    SLICE_X104Y140       LUT5 (Prop_lut5_I3_O)        0.124    11.375 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.375    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[4]
    SLICE_X104Y140       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.561    37.461    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y140       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.536    37.997    
                         clock uncertainty           -0.035    37.961    
    SLICE_X104Y140       FDRE (Setup_fdre_C_D)        0.081    38.042    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.042    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 26.668    

Slack (MET) :             26.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.514ns (24.062%)  route 4.778ns (75.938%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 37.461 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.697     8.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/I1
    SLICE_X110Y142       LUT5 (Prop_lut5_I1_O)        0.297     8.435 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.650     9.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/I1
    SLICE_X111Y141       LUT6 (Prop_lut6_I1_O)        0.124     9.209 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     9.209    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/S[1]
    SLICE_X111Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.759 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.431    11.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X106Y139                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/I3
    SLICE_X106Y139       LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.314    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[5]
    SLICE_X106Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.561    37.461    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.536    37.997    
                         clock uncertainty           -0.035    37.961    
    SLICE_X106Y139       FDRE (Setup_fdre_C_D)        0.029    37.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.990    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 26.677    

Slack (MET) :             26.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.514ns (24.105%)  route 4.767ns (75.895%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 37.461 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.697     8.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/I1
    SLICE_X110Y142       LUT5 (Prop_lut5_I1_O)        0.297     8.435 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.650     9.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/I1
    SLICE_X111Y141       LUT6 (Prop_lut6_I1_O)        0.124     9.209 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     9.209    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X111Y141                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/S[1]
    SLICE_X111Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.759 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.420    11.179    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X106Y139                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/I3
    SLICE_X106Y139       LUT5 (Prop_lut5_I3_O)        0.124    11.303 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.303    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[0]
    SLICE_X106Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.561    37.461    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.536    37.997    
                         clock uncertainty           -0.035    37.961    
    SLICE_X106Y139       FDRE (Setup_fdre_C_D)        0.031    37.992    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.992    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                 26.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.911%)  route 0.116ns (45.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.592     2.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X134Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y158       FDCE (Prop_fdce_C_Q)         0.141     2.240 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.116     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X132Y158       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.862     2.566    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X132Y158       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.451     2.115    
    SLICE_X132Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.262    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.592     2.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X137Y157       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y157       FDCE (Prop_fdce_C_Q)         0.141     2.240 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.124     2.364    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X136Y157       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.862     2.566    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X136Y157       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.454     2.112    
    SLICE_X136Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.258    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.010%)  route 0.268ns (58.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.617     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X141Y150       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y150       FDRE (Prop_fdre_C_Q)         0.141     2.265 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.268     2.533    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[5]
    SLICE_X139Y149                                                    r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2/I1
    SLICE_X139Y149       LUT3 (Prop_lut3_I1_O)        0.045     2.578 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[6]
    SLICE_X139Y149       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.867     2.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X139Y149       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/C
                         clock pessimism             -0.196     2.374    
    SLICE_X139Y149       FDRE (Hold_fdre_C_D)         0.091     2.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.287%)  route 0.287ns (60.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.596     2.103    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X134Y149       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       FDRE (Prop_fdre_C_Q)         0.141     2.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=9, routed)           0.287     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X135Y150                                                    r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/I1
    SLICE_X135Y150       LUT4 (Prop_lut4_I1_O)        0.045     2.576 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.000     2.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X135Y150       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X135Y150       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.196     2.372    
    SLICE_X135Y150       FDRE (Hold_fdre_C_D)         0.091     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.122%)  route 0.289ns (60.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.596     2.103    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X134Y149       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       FDRE (Prop_fdre_C_Q)         0.141     2.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=9, routed)           0.289     2.533    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X135Y150                                                    r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1/I1
    SLICE_X135Y150       LUT4 (Prop_lut4_I1_O)        0.045     2.578 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1/O
                         net (fo=1, routed)           0.000     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1_n_0
    SLICE_X135Y150       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X135Y150       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -0.196     2.372    
    SLICE_X135Y150       FDRE (Hold_fdre_C_D)         0.092     2.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.227ns (47.733%)  route 0.249ns (52.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X125Y147       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y147       FDCE (Prop_fdce_C_Q)         0.128     2.230 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.249     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X126Y150                                                    r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1/I2
    SLICE_X126Y150       LUT4 (Prop_lut4_I2_O)        0.099     2.578 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1/O
                         net (fo=1, routed)           0.000     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i0
    SLICE_X126Y150       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X126Y150       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.196     2.371    
    SLICE_X126Y150       FDPE (Hold_fdpe_C_D)         0.091     2.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.802%)  route 0.274ns (68.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.594     2.101    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X131Y146       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y146       FDRE (Prop_fdre_C_Q)         0.128     2.229 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.274     2.504    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_1_in1_in
    SLICE_X134Y151       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X134Y151       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.196     2.372    
    SLICE_X134Y151       FDRE (Hold_fdre_C_D)         0.013     2.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.288%)  route 0.114ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.592     2.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X134Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y158       FDCE (Prop_fdce_C_Q)         0.141     2.240 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.114     2.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X132Y158       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.862     2.566    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X132Y158       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.451     2.115    
    SLICE_X132Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.235    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.588     2.095    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y141       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y141       FDRE (Prop_fdre_C_Q)         0.141     2.236 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.067     2.303    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X104Y141       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.859     2.562    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y141       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                         clock pessimism             -0.454     2.108    
    SLICE_X104Y141       FDRE (Hold_fdre_C_D)         0.075     2.183    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.593     2.100    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X129Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y150       FDCE (Prop_fdce_C_Q)         0.141     2.241 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X129Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X129Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.467     2.100    
    SLICE_X129Y150       FDCE (Hold_fdce_C_D)         0.076     2.176    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3   dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X133Y147  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X133Y147  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X135Y147  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X135Y147  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X135Y149  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X134Y149  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X134Y149  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X135Y150  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X135Y150  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X132Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X132Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X136Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_shared }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 2.146ns (17.467%)  route 10.140ns (82.533%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.671     3.696    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/I5
    SLICE_X92Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/O
                         net (fo=1, routed)           0.670     4.490    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/I1
    SLICE_X92Y162        LUT6 (Prop_lut6_I1_O)        0.124     4.614 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/O
                         net (fo=1, routed)           5.963    10.577    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1_n_0
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.261    19.119    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_D)       -0.834    18.285    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.736ns  (logic 2.342ns (19.956%)  route 9.394ns (80.044%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.728     3.753    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X86Y165                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/I2
    SLICE_X86Y165        LUT3 (Prop_lut3_I2_O)        0.118     3.871 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/O
                         net (fo=4, routed)           0.899     4.770    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2_n_0
    SLICE_X83Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/I1
    SLICE_X83Y165        LUT6 (Prop_lut6_I1_O)        0.326     5.096 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/O
                         net (fo=2, routed)           4.931    10.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1_n_0
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.261    19.111    
    OLOGIC_X0Y227        FDPE (Setup_fdpe_C_D)       -0.834    18.277    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 2.146ns (18.348%)  route 9.550ns (81.652%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.697     3.722    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/I1
    SLICE_X94Y163        LUT5 (Prop_lut5_I1_O)        0.124     3.846 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/O
                         net (fo=1, routed)           0.666     4.512    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/I0
    SLICE_X94Y163        LUT6 (Prop_lut6_I0_O)        0.124     4.636 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/O
                         net (fo=1, routed)           5.351     9.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1_n_0
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.261    19.109    
    OLOGIC_X0Y224        FDCE (Setup_fdce_C_D)       -0.834    18.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]
  -------------------------------------------------------------------
                         required time                         18.275    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 2.146ns (18.397%)  route 9.519ns (81.603%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.659     3.684    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/I5
    SLICE_X94Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.808 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/O
                         net (fo=1, routed)           0.668     4.476    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3_n_0
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/I1
    SLICE_X92Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/O
                         net (fo=1, routed)           5.356     9.956    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1_n_0
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.261    19.109    
    OLOGIC_X0Y223        FDCE (Setup_fdce_C_D)       -0.834    18.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]
  -------------------------------------------------------------------
                         required time                         18.275    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.622ns  (logic 2.146ns (18.465%)  route 9.476ns (81.535%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.673     3.698    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X95Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/I5
    SLICE_X95Y163        LUT6 (Prop_lut6_I5_O)        0.124     3.822 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/O
                         net (fo=1, routed)           0.354     4.176    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/I1
    SLICE_X94Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.300 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/O
                         net (fo=1, routed)           5.613     9.913    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1_n_0
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.261    19.111    
    OLOGIC_X0Y228        FDCE (Setup_fdce_C_D)       -0.834    18.277    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.146ns (19.084%)  route 9.099ns (80.916%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.518     3.543    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X91Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/I3
    SLICE_X91Y165        LUT6 (Prop_lut6_I3_O)        0.124     3.667 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/O
                         net (fo=1, routed)           0.915     4.582    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2_n_0
    SLICE_X86Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/I1
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.124     4.706 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/O
                         net (fo=1, routed)           4.830     9.536    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1_n_0
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.261    19.112    
    OLOGIC_X0Y220        FDCE (Setup_fdce_C_D)       -0.834    18.278    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]
  -------------------------------------------------------------------
                         required time                         18.278    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.499ns (13.089%)  route 9.954ns (86.911%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.550     9.732    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.261    19.119    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_CE)      -0.504    18.615    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  8.882    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 1.499ns (13.253%)  route 9.811ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 18.834 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.408     9.590    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.882    18.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/C
                         clock pessimism              0.545    19.378    
                         clock uncertainty           -0.261    19.118    
    OLOGIC_X0Y234        FDCE (Setup_fdce_C_CE)      -0.504    18.614    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.293ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 1.334ns (12.501%)  route 9.337ns (87.499%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.654    -1.690    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/clk_i
    SLICE_X94Y161        FDRE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDRE (Prop_fdre_C_Q)         0.518    -1.172 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/Q
                         net (fo=46, routed)          1.409     0.237    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/scrubbing_o
    SLICE_X90Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/I3
    SLICE_X90Y165        LUT5 (Prop_lut5_I3_O)        0.124     0.361 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/O
                         net (fo=6, routed)           0.608     0.968    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rw_addr_int[23]
    SLICE_X90Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/I5
    SLICE_X90Y163        LUT6 (Prop_lut6_I5_O)        0.124     1.092 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/O
                         net (fo=17, routed)          0.711     1.803    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4_n_0
    SLICE_X89Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/I3
    SLICE_X89Y165        LUT4 (Prop_lut4_I3_O)        0.118     1.921 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/O
                         net (fo=4, routed)           0.327     2.249    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3_n_0
    SLICE_X89Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/I0
    SLICE_X89Y166        LUT6 (Prop_lut6_I0_O)        0.326     2.575 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/O
                         net (fo=1, routed)           0.954     3.529    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3_n_0
    SLICE_X89Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/I5
    SLICE_X89Y168        LUT6 (Prop_lut6_I5_O)        0.124     3.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/O
                         net (fo=1, routed)           5.328     8.981    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1_n_0
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.261    19.109    
    OLOGIC_X0Y225        FDCE (Setup_fdce_C_D)       -0.834    18.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]
  -------------------------------------------------------------------
                         required time                         18.275    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  9.293    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 1.499ns (13.609%)  route 9.516ns (86.391%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.112     9.295    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.261    19.112    
    OLOGIC_X0Y230        FDCE (Setup_fdce_C_CE)      -0.504    18.608    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  9.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y176       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[10]
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/I0
    SLICE_X129Y176       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4_n_0
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/S[1]
    SLICE_X129Y176       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[22]
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/C
                         clock pessimism              0.258    -0.728    
    SLICE_X129Y176       FDRE (Hold_fdre_C_D)         0.105    -0.623    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[14]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[1]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[18]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/C
                         clock pessimism              0.258    -0.729    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105    -0.624    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y174       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[18]
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/I0
    SLICE_X129Y174       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4_n_0
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/S[1]
    SLICE_X129Y174       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[14]
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/C
                         clock pessimism              0.258    -0.729    
    SLICE_X129Y174       FDRE (Hold_fdre_C_D)         0.105    -0.624    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y173       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[22]
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/I0
    SLICE_X129Y173       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4_n_0
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/S[1]
    SLICE_X129Y173       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[10]
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/C
                         clock pessimism              0.258    -0.728    
    SLICE_X129Y173       FDRE (Hold_fdre_C_D)         0.105    -0.623    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y178       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[2]
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/I0
    SLICE_X129Y178       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5_n_0
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/S[1]
    SLICE_X129Y178       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[30]
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/C
                         clock pessimism              0.257    -0.726    
    SLICE_X129Y178       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y171       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[30]
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/I0
    SLICE_X129Y171       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4_n_0
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/S[1]
    SLICE_X129Y171       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.257    -0.726    
    SLICE_X129Y171       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y172       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[26]
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/I0
    SLICE_X129Y172       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4_n_0
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/S[1]
    SLICE_X129Y172       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[6]
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849    -0.983    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/C
                         clock pessimism              0.258    -0.726    
    SLICE_X129Y172       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y177       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[6]
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/I0
    SLICE_X129Y177       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4_n_0
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/S[1]
    SLICE_X129Y177       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[26]
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849    -0.983    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/C
                         clock pessimism              0.258    -0.726    
    SLICE_X129Y177       FDRE (Hold_fdre_C_D)         0.105    -0.621    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.608%)  route 0.153ns (37.392%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X114Y172       FDSE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y172       FDSE (Prop_fdse_C_Q)         0.141    -0.600 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/Q
                         net (fo=4, routed)           0.153    -0.446    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Q[0]
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/I2
    SLICE_X115Y172       LUT3 (Prop_lut3_I2_O)        0.045    -0.401 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/O
                         net (fo=1, routed)           0.000    -0.401    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/I045_out
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/I0
    SLICE_X115Y172       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/of_pc_ii_11
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.848    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Clk
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.258    -0.728    
    SLICE_X115Y172       FDRE (Hold_fdre_C_D)         0.105    -0.623    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.275ns (66.893%)  route 0.136ns (33.107%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[13]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[2]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.331 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[19]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/C
                         clock pessimism              0.258    -0.729    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105    -0.624    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_blaze_DemoSDRAM_clk_wiz_1_0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X5Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X2Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X5Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X4Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y32     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y31     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X3Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X6Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.833      79.167     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y180   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X120Y171   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.833      79.167     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm_1
  To Clock:  dclk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       10.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.569ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.548ns (16.329%)  route 7.932ns (83.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 23.227 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.868    12.062    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.152    12.214 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.588    12.802    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_25
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.556    23.227    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.040    
                         clock uncertainty           -0.101    23.938    
    RAMB36_X4Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    23.370    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.370    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                 10.569    

Slack (MET) :             10.948ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 1.520ns (16.335%)  route 7.785ns (83.665%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 23.223 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.531    11.725    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_23
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.124    11.849 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.777    12.626    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_24
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.552    23.223    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.036    
                         clock uncertainty           -0.101    23.934    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.574    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                 10.948    

Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.520ns (17.524%)  route 7.154ns (82.476%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 23.262 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.098    11.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y142                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/I1
    SLICE_X104Y142       LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.579    11.995    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_27
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.591    23.262    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.067    
                         clock uncertainty           -0.101    23.966    
    RAMB36_X6Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.606    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.606    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.520ns (17.878%)  route 6.982ns (82.122%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 23.264 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           0.927    11.121    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y147                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/I1
    SLICE_X104Y147       LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.579    11.824    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_26
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.593    23.264    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.069    
                         clock uncertainty           -0.101    23.968    
    RAMB36_X6Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.608    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.608    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 11.785    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.101    23.944    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.739    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.101    23.944    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.739    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.101    23.944    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.739    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.101    23.944    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.739    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.216ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.101    23.944    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.739    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.216    

Slack (MET) :             12.216ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.101    23.944    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.739    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.249ns (44.496%)  route 0.311ns (55.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.617     1.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     1.233 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.311     1.544    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92
    SLICE_X62Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/I0
    SLICE_X62Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.589 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.589    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[30]
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.850     1.110    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/C
                         clock pessimism              0.152     1.263    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.121     1.384    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X127Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDRE (Prop_fdre_C_Q)         0.141     1.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.127     1.272    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X125Y154                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/I0
    SLICE_X125Y154       LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.317    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.862     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.102     1.020    
    SLICE_X125Y154       FDRE (Hold_fdre_C_D)         0.092     1.112    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.587     0.999    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y166       FDRE (Prop_fdre_C_Q)         0.164     1.163 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.134     1.297    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X128Y165                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/I0
    SLICE_X128Y165       LUT6 (Prop_lut6_I0_O)        0.045     1.342 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5_n_0
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.856     1.116    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.102     1.014    
    SLICE_X128Y165       FDRE (Hold_fdre_C_D)         0.121     1.135    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.128     1.132 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/Q
                         net (fo=1, routed)           0.103     1.235    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/out
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.102     1.021    
    SLICE_X124Y152       FDRE (Hold_fdre_C_D)         0.006     1.027    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.588     1.000    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y163       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y163       FDRE (Prop_fdre_C_Q)         0.164     1.164 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.137     1.301    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg_n_0_[2]
    SLICE_X128Y162                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/I0
    SLICE_X128Y162       LUT6 (Prop_lut6_I0_O)        0.045     1.346 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000     1.346    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1_n_0
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.859     1.118    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.102     1.016    
    SLICE_X128Y162       FDRE (Hold_fdre_C_D)         0.121     1.137    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.152     1.275    
    SLICE_X116Y150       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.048     1.323    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.152     1.275    
    SLICE_X116Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.323    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.585     0.997    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X106Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y161       FDRE (Prop_fdre_C_Q)         0.141     1.138 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.157     1.295    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_do_o[1]
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.115    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.102     1.013    
    SLICE_X105Y161       FDRE (Hold_fdre_C_D)         0.070     1.083    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y148       FDRE (Prop_fdre_C_Q)         0.141     1.147 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/Q
                         net (fo=5, routed)           0.161     1.308    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[4]
    SLICE_X120Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/I1
    SLICE_X120Y148       LUT6 (Prop_lut6_I1_O)        0.045     1.353 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/O
                         net (fo=1, routed)           0.000     1.353    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3_n_0
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/C
                         clock pessimism             -0.106     1.019    
    SLICE_X120Y148       FDRE (Hold_fdre_C_D)         0.121     1.140    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.586     0.998    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X121Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y166       FDRE (Prop_fdre_C_Q)         0.141     1.139 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.156     1.294    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X118Y166                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/I0
    SLICE_X118Y166       LUT6 (Prop_lut6_I0_O)        0.045     1.339 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/O
                         net (fo=1, routed)           0.000     1.339    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16_n_0
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.114    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.081     1.033    
    SLICE_X118Y166       FDRE (Hold_fdre_C_D)         0.092     1.125    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X5Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X2Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X5Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X4Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y32     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y31     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y29     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X3Y28     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y30     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X128Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X124Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.571ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.973ns = ( 12.694 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.060    -4.863    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.053    12.694    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.434    13.128    
                         clock uncertainty           -0.261    12.867    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    12.708    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                 17.571    

Slack (MET) :             18.887ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.643ns  (logic 0.456ns (27.758%)  route 1.187ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.187    -5.737    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.043    13.150    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                 18.887    

Slack (MET) :             18.944ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.391ns  (logic 0.419ns (30.116%)  route 0.972ns (69.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.972    -5.988    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.237    12.956    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                 18.944    

Slack (MET) :             18.966ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.340ns  (logic 0.419ns (31.274%)  route 0.921ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.921    -6.040    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.267    12.926    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                 18.966    

Slack (MET) :             18.970ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.337ns  (logic 0.419ns (31.339%)  route 0.918ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.918    -6.042    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.265    12.928    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                 18.970    

Slack (MET) :             18.987ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.538ns  (logic 0.456ns (29.648%)  route 1.082ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           1.082    -5.841    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.047    13.146    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                           5.841    
  -------------------------------------------------------------------
                         slack                                 18.987    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.533%)  route 1.088ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           1.088    -5.835    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.040    13.153    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.028ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.778%)  route 0.859ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.859    -6.101    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.261    13.193    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.266    12.927    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                           6.101    
  -------------------------------------------------------------------
                         slack                                 19.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.472%)  route 0.306ns (70.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.306    -5.055    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.496    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.076%)  route 0.470ns (76.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.470    -4.879    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.075    -5.415    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.835%)  route 0.505ns (78.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.505    -4.844    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.076    -5.414    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.684%)  route 0.462ns (78.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.462    -4.899    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.017    -5.473    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.428%)  route 0.517ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.517    -4.832    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.078    -5.412    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.107%)  route 0.451ns (77.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.451    -4.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.496    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.704%)  route 0.462ns (78.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.462    -4.900    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.277    -5.490    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.496    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.831%)  route 0.878ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( -6.028 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.878    -4.470    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.755    -6.028    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.573    -5.455    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -5.296    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          5.296    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.826    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sdram_DemoSDRAM_clk_wiz_1_0_1
Waveform(ns):       { -4.167 6.250 }
Period(ns):         20.833
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.833      18.678     BUFGCTRL_X0Y1    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.833      18.678     BUFHCE_X0Y13     DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clkfbout_DemoSDRAM_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoSDRAM_clk_wiz_1_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    DemoSDRAM_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       41.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 2.146ns (17.467%)  route 10.140ns (82.533%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.671     3.696    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/I5
    SLICE_X92Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/O
                         net (fo=1, routed)           0.670     4.490    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/I1
    SLICE_X92Y162        LUT6 (Prop_lut6_I1_O)        0.124     4.614 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/O
                         net (fo=1, routed)           5.963    10.577    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1_n_0
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.276    19.104    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_D)       -0.834    18.270    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.270    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.736ns  (logic 2.342ns (19.956%)  route 9.394ns (80.044%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.728     3.753    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X86Y165                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/I2
    SLICE_X86Y165        LUT3 (Prop_lut3_I2_O)        0.118     3.871 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/O
                         net (fo=4, routed)           0.899     4.770    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2_n_0
    SLICE_X83Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/I1
    SLICE_X83Y165        LUT6 (Prop_lut6_I1_O)        0.326     5.096 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/O
                         net (fo=2, routed)           4.931    10.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1_n_0
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y227        FDPE (Setup_fdpe_C_D)       -0.834    18.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 2.146ns (18.348%)  route 9.550ns (81.652%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.697     3.722    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/I1
    SLICE_X94Y163        LUT5 (Prop_lut5_I1_O)        0.124     3.846 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/O
                         net (fo=1, routed)           0.666     4.512    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/I0
    SLICE_X94Y163        LUT6 (Prop_lut6_I0_O)        0.124     4.636 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/O
                         net (fo=1, routed)           5.351     9.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1_n_0
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y224        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 2.146ns (18.397%)  route 9.519ns (81.603%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.659     3.684    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/I5
    SLICE_X94Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.808 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/O
                         net (fo=1, routed)           0.668     4.476    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3_n_0
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/I1
    SLICE_X92Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/O
                         net (fo=1, routed)           5.356     9.956    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1_n_0
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y223        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.622ns  (logic 2.146ns (18.465%)  route 9.476ns (81.535%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.673     3.698    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X95Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/I5
    SLICE_X95Y163        LUT6 (Prop_lut6_I5_O)        0.124     3.822 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/O
                         net (fo=1, routed)           0.354     4.176    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/I1
    SLICE_X94Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.300 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/O
                         net (fo=1, routed)           5.613     9.913    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1_n_0
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y228        FDCE (Setup_fdce_C_D)       -0.834    18.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.146ns (19.084%)  route 9.099ns (80.916%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.518     3.543    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X91Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/I3
    SLICE_X91Y165        LUT6 (Prop_lut6_I3_O)        0.124     3.667 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/O
                         net (fo=1, routed)           0.915     4.582    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2_n_0
    SLICE_X86Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/I1
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.124     4.706 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/O
                         net (fo=1, routed)           4.830     9.536    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1_n_0
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y220        FDCE (Setup_fdce_C_D)       -0.834    18.263    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.499ns (13.089%)  route 9.954ns (86.911%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.550     9.732    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.276    19.104    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_CE)      -0.504    18.600    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 1.499ns (13.253%)  route 9.811ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 18.834 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.408     9.590    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.882    18.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/C
                         clock pessimism              0.545    19.378    
                         clock uncertainty           -0.276    19.103    
    OLOGIC_X0Y234        FDCE (Setup_fdce_C_CE)      -0.504    18.599    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  9.008    

Slack (MET) :             9.278ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 1.334ns (12.501%)  route 9.337ns (87.499%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.654    -1.690    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/clk_i
    SLICE_X94Y161        FDRE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDRE (Prop_fdre_C_Q)         0.518    -1.172 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/Q
                         net (fo=46, routed)          1.409     0.237    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/scrubbing_o
    SLICE_X90Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/I3
    SLICE_X90Y165        LUT5 (Prop_lut5_I3_O)        0.124     0.361 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/O
                         net (fo=6, routed)           0.608     0.968    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rw_addr_int[23]
    SLICE_X90Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/I5
    SLICE_X90Y163        LUT6 (Prop_lut6_I5_O)        0.124     1.092 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/O
                         net (fo=17, routed)          0.711     1.803    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4_n_0
    SLICE_X89Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/I3
    SLICE_X89Y165        LUT4 (Prop_lut4_I3_O)        0.118     1.921 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/O
                         net (fo=4, routed)           0.327     2.249    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3_n_0
    SLICE_X89Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/I0
    SLICE_X89Y166        LUT6 (Prop_lut6_I0_O)        0.326     2.575 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/O
                         net (fo=1, routed)           0.954     3.529    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3_n_0
    SLICE_X89Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/I5
    SLICE_X89Y168        LUT6 (Prop_lut6_I5_O)        0.124     3.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/O
                         net (fo=1, routed)           5.328     8.981    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1_n_0
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y225        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  9.278    

Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 1.499ns (13.609%)  route 9.516ns (86.391%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.112     9.295    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y230        FDCE (Setup_fdce_C_CE)      -0.504    18.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  9.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y176       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[10]
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/I0
    SLICE_X129Y176       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4_n_0
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/S[1]
    SLICE_X129Y176       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[22]
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847   -42.652    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/C
                         clock pessimism              0.258   -42.394    
                         clock uncertainty            0.276   -42.118    
    SLICE_X129Y176       FDRE (Hold_fdre_C_D)         0.105   -42.013    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[14]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[1]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[18]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846   -42.653    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/C
                         clock pessimism              0.258   -42.395    
                         clock uncertainty            0.276   -42.119    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105   -42.014    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]
  -------------------------------------------------------------------
                         required time                         42.014    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y174       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[18]
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/I0
    SLICE_X129Y174       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4_n_0
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/S[1]
    SLICE_X129Y174       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[14]
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846   -42.653    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/C
                         clock pessimism              0.258   -42.395    
                         clock uncertainty            0.276   -42.119    
    SLICE_X129Y174       FDRE (Hold_fdre_C_D)         0.105   -42.014    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]
  -------------------------------------------------------------------
                         required time                         42.014    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y173       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[22]
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/I0
    SLICE_X129Y173       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4_n_0
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/S[1]
    SLICE_X129Y173       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[10]
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847   -42.652    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/C
                         clock pessimism              0.258   -42.394    
                         clock uncertainty            0.276   -42.118    
    SLICE_X129Y173       FDRE (Hold_fdre_C_D)         0.105   -42.013    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y172       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[26]
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/I0
    SLICE_X129Y172       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4_n_0
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/S[1]
    SLICE_X129Y172       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[6]
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849   -42.650    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/C
                         clock pessimism              0.258   -42.392    
                         clock uncertainty            0.276   -42.116    
    SLICE_X129Y172       FDRE (Hold_fdre_C_D)         0.105   -42.011    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]
  -------------------------------------------------------------------
                         required time                         42.011    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y177       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[6]
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/I0
    SLICE_X129Y177       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4_n_0
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/S[1]
    SLICE_X129Y177       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[26]
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849   -42.650    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/C
                         clock pessimism              0.258   -42.392    
                         clock uncertainty            0.276   -42.116    
    SLICE_X129Y177       FDRE (Hold_fdre_C_D)         0.105   -42.011    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]
  -------------------------------------------------------------------
                         required time                         42.011    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y178       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[2]
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/I0
    SLICE_X129Y178       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5_n_0
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/S[1]
    SLICE_X129Y178       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[30]
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850   -42.649    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/C
                         clock pessimism              0.257   -42.392    
                         clock uncertainty            0.276   -42.116    
    SLICE_X129Y178       FDRE (Hold_fdre_C_D)         0.105   -42.011    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]
  -------------------------------------------------------------------
                         required time                         42.011    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.682ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y171       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[30]
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/I0
    SLICE_X129Y171       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4_n_0
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/S[1]
    SLICE_X129Y171       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850   -42.649    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.257   -42.392    
                         clock uncertainty            0.276   -42.116    
    SLICE_X129Y171       FDRE (Hold_fdre_C_D)         0.105   -42.011    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                         42.011    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 41.682    

Slack (MET) :             41.683ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.608%)  route 0.153ns (37.392%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X114Y172       FDSE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y172       FDSE (Prop_fdse_C_Q)         0.141    -0.600 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/Q
                         net (fo=4, routed)           0.153    -0.446    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Q[0]
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/I2
    SLICE_X115Y172       LUT3 (Prop_lut3_I2_O)        0.045    -0.401 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/O
                         net (fo=1, routed)           0.000    -0.401    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/I045_out
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/I0
    SLICE_X115Y172       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/of_pc_ii_11
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.848   -42.652    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Clk
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.258   -42.394    
                         clock uncertainty            0.276   -42.118    
    SLICE_X115Y172       FDRE (Hold_fdre_C_D)         0.105   -42.013    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 41.683    

Slack (MET) :             41.684ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@-41.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.275ns (66.893%)  route 0.136ns (33.107%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[13]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[2]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.331 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[19]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                    -41.667   -41.667 r  
    U22                                               0.000   -41.667 r  clk_shared (IN)
                         net (fo=0)                   0.000   -41.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405   -41.262 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   -40.782    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502   -44.284 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755   -43.528    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029   -43.499 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846   -42.653    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/C
                         clock pessimism              0.258   -42.395    
                         clock uncertainty            0.276   -42.119    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105   -42.014    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]
  -------------------------------------------------------------------
                         required time                         42.014    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                 41.684    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.486ns  (logic 1.113ns (8.250%)  route 12.373ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B21                                               0.000    -0.758 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/I
    B21                  IBUF (Prop_ibuf_I_O)         0.989     0.230 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.373    12.603    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X81Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1/I0
    SLICE_X81Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.727 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1/O
                         net (fo=1, routed)           0.000    12.727    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1_n_0
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.396    18.501    
    SLICE_X81Y159        FDCE (Setup_fdce_C_D)        0.029    18.530    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.514ns  (logic 1.113ns (8.233%)  route 12.401ns (91.767%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B21                                               0.000    -0.758 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/I
    B21                  IBUF (Prop_ibuf_I_O)         0.989     0.230 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.401    12.631    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X80Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1/I0
    SLICE_X80Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.755 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1/O
                         net (fo=1, routed)           0.000    12.755    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1_n_0
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.396    18.501    
    SLICE_X80Y159        FDCE (Setup_fdce_C_D)        0.077    18.578    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.443ns  (logic 1.113ns (8.276%)  route 12.330ns (91.724%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B21                                               0.000    -0.758 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/I
    B21                  IBUF (Prop_ibuf_I_O)         0.989     0.230 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.330    12.561    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X82Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1/I0
    SLICE_X82Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.685 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1/O
                         net (fo=1, routed)           0.000    12.685    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1_n_0
    SLICE_X82Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.396    18.496    
    SLICE_X82Y159        FDCE (Setup_fdce_C_D)        0.029    18.525    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.411ns  (logic 1.120ns (8.348%)  route 12.291ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A17                                               0.000    -0.758 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/I
    A17                  IBUF (Prop_ibuf_I_O)         0.996     0.237 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.291    12.529    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X82Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1/I0
    SLICE_X82Y160        LUT3 (Prop_lut3_I0_O)        0.124    12.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1/O
                         net (fo=1, routed)           0.000    12.653    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1_n_0
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.396    18.496    
    SLICE_X82Y160        FDCE (Setup_fdce_C_D)        0.031    18.527    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.256ns  (logic 1.148ns (8.657%)  route 12.108ns (91.343%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A17                                               0.000    -0.758 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/I
    A17                  IBUF (Prop_ibuf_I_O)         0.996     0.237 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.108    12.346    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X83Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1/I0
    SLICE_X83Y160        LUT3 (Prop_lut3_I0_O)        0.152    12.498 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1/O
                         net (fo=1, routed)           0.000    12.498    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1_n_0
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.396    18.496    
    SLICE_X83Y160        FDCE (Setup_fdce_C_D)        0.075    18.571    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.914ns  (logic 1.120ns (8.669%)  route 11.794ns (91.331%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.376ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A17                                               0.000    -0.758 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/I
    A17                  IBUF (Prop_ibuf_I_O)         0.996     0.237 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.794    12.031    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X82Y161                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1/I0
    SLICE_X82Y161        LUT3 (Prop_lut3_I0_O)        0.124    12.155 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1/O
                         net (fo=1, routed)           0.000    12.155    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1_n_0
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.506    18.457    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/C
                         clock pessimism              0.434    18.891    
                         clock uncertainty           -0.396    18.495    
    SLICE_X82Y161        FDCE (Setup_fdce_C_D)        0.031    18.526    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.917ns  (logic 1.127ns (8.728%)  route 11.789ns (91.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A19                                               0.000    -0.758 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/I
    A19                  IBUF (Prop_ibuf_I_O)         1.003     0.245 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.789    12.034    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X80Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1/I0
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.124    12.158 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1/O
                         net (fo=1, routed)           0.000    12.158    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1_n_0
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.396    18.501    
    SLICE_X80Y160        FDCE (Setup_fdce_C_D)        0.077    18.578    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.829ns  (logic 1.127ns (8.788%)  route 11.701ns (91.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A19                                               0.000    -0.758 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/I
    A19                  IBUF (Prop_ibuf_I_O)         1.003     0.245 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.701    11.946    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X81Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][12]_i_1/I0
    SLICE_X81Y160        LUT3 (Prop_lut3_I0_O)        0.124    12.070 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][12]_i_1/O
                         net (fo=1, routed)           0.000    12.070    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][12]_i_1_n_0
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.396    18.501    
    SLICE_X81Y160        FDCE (Setup_fdce_C_D)        0.029    18.530    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.835ns  (logic 1.127ns (8.784%)  route 11.707ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A19                                               0.000    -0.758 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/I
    A19                  IBUF (Prop_ibuf_I_O)         1.003     0.245 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.707    11.952    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X80Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1/I0
    SLICE_X80Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.076 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1/O
                         net (fo=1, routed)           0.000    12.076    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1_n_0
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.396    18.501    
    SLICE_X80Y159        FDCE (Setup_fdce_C_D)        0.079    18.580    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 dataQ_io[0]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.760ns  (logic 1.141ns (8.942%)  route 11.619ns (91.058%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B5                                                0.000    -0.758 r  dataQ_io[0] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IO
    B5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IBUF/I
    B5                   IBUF (Prop_ibuf_I_O)         1.017     0.259 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.619    11.877    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst__0
    SLICE_X83Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1/I0
    SLICE_X83Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.001 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000    12.001    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1_n_0
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.396    18.496    
    SLICE_X83Y159        FDCE (Setup_fdce_C_D)        0.029    18.525    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  6.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.031ns  (logic 0.292ns (5.795%)  route 4.740ns (94.205%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A5                                                0.000    16.122 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/I
    A5                   IBUF (Prop_ibuf_I_O)         0.249    16.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.740    21.111    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X82Y161                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1/I0
    SLICE_X82Y161        LUT3 (Prop_lut3_I0_O)        0.043    21.154 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000    21.154    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1_n_0
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.396    20.800    
    SLICE_X82Y161        FDCE (Hold_fdce_C_D)         0.107    20.907    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -20.907    
                         arrival time                          21.154    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.083ns  (logic 0.292ns (5.735%)  route 4.792ns (94.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A5                                                0.000    16.122 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/I
    A5                   IBUF (Prop_ibuf_I_O)         0.249    16.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.792    21.163    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X83Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][2]_i_1/I0
    SLICE_X83Y162        LUT3 (Prop_lut3_I0_O)        0.043    21.206 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000    21.206    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][2]_i_1_n_0
    SLICE_X83Y162        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.828    19.829    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y162        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/C
                         clock pessimism              0.573    20.402    
                         clock uncertainty            0.396    20.798    
    SLICE_X83Y162        FDCE (Hold_fdce_C_D)         0.107    20.905    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                        -20.905    
                         arrival time                          21.206    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dataQ_io[9]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.140ns  (logic 0.269ns (5.226%)  route 4.872ns (94.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A20                                               0.000    16.122 r  dataQ_io[9] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/IO
    A20                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/IBUF/I
    A20                  IBUF (Prop_ibuf_I_O)         0.222    16.344 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.872    21.216    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst__0
    SLICE_X80Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1/I0
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.047    21.263 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1/O
                         net (fo=1, routed)           0.000    21.263    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1_n_0
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.832    19.833    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/C
                         clock pessimism              0.573    20.406    
                         clock uncertainty            0.396    20.802    
    SLICE_X80Y160        FDCE (Hold_fdce_C_D)         0.131    20.933    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]
  -------------------------------------------------------------------
                         required time                        -20.933    
                         arrival time                          21.263    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.129ns  (logic 0.294ns (5.723%)  route 4.835ns (94.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A5                                                0.000    16.122 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/I
    A5                   IBUF (Prop_ibuf_I_O)         0.249    16.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.835    21.206    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X83Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][2]_i_1/I0
    SLICE_X83Y160        LUT3 (Prop_lut3_I0_O)        0.045    21.251 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    21.251    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][2]_i_1_n_0
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.396    20.800    
    SLICE_X83Y160        FDCE (Hold_fdce_C_D)         0.107    20.907    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                        -20.907    
                         arrival time                          21.251    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dataQ_io[4]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.174ns  (logic 0.307ns (5.936%)  route 4.867ns (94.064%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A4                                                0.000    16.122 r  dataQ_io[4] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IO
    A4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IBUF/I
    A4                   IBUF (Prop_ibuf_I_O)         0.261    16.384 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.867    21.250    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst__0
    SLICE_X82Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1/I0
    SLICE_X82Y160        LUT3 (Prop_lut3_I0_O)        0.046    21.296 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1/O
                         net (fo=1, routed)           0.000    21.296    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1_n_0
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.396    20.800    
    SLICE_X82Y160        FDCE (Hold_fdce_C_D)         0.107    20.907    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                        -20.907    
                         arrival time                          21.296    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dataQ_io[1]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.177ns  (logic 0.306ns (5.917%)  route 4.870ns (94.083%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    B4                                                0.000    16.122 r  dataQ_io[1] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IO
    B4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/I
    B4                   IBUF (Prop_ibuf_I_O)         0.255    16.378 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.870    21.248    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst__0
    SLICE_X82Y161                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][1]_i_1/I0
    SLICE_X82Y161        LUT3 (Prop_lut3_I0_O)        0.051    21.299 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][1]_i_1/O
                         net (fo=1, routed)           0.000    21.299    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][1]_i_1_n_0
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.396    20.800    
    SLICE_X82Y161        FDCE (Hold_fdce_C_D)         0.107    20.907    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                        -20.907    
                         arrival time                          21.299    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dataQ_io[8]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.183ns  (logic 0.272ns (5.253%)  route 4.910ns (94.747%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A22                                               0.000    16.122 r  dataQ_io[8] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/IO
    A22                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/IBUF/I
    A22                  IBUF (Prop_ibuf_I_O)         0.229    16.352 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.910    21.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst__0
    SLICE_X81Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1/I0
    SLICE_X81Y159        LUT3 (Prop_lut3_I0_O)        0.043    21.305 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1/O
                         net (fo=1, routed)           0.000    21.305    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1_n_0
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.833    19.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/C
                         clock pessimism              0.573    20.407    
                         clock uncertainty            0.396    20.803    
    SLICE_X81Y159        FDCE (Hold_fdce_C_D)         0.107    20.910    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]
  -------------------------------------------------------------------
                         required time                        -20.910    
                         arrival time                          21.305    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dataQ_io[7]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.179ns  (logic 0.291ns (5.623%)  route 4.888ns (94.377%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    C2                                                0.000    16.122 r  dataQ_io[7] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IO
    C2                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/I
    C2                   IBUF (Prop_ibuf_I_O)         0.246    16.369 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.888    21.257    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst__0
    SLICE_X81Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1/I0
    SLICE_X81Y160        LUT3 (Prop_lut3_I0_O)        0.045    21.302 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1/O
                         net (fo=1, routed)           0.000    21.302    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1_n_0
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.832    19.833    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/C
                         clock pessimism              0.573    20.406    
                         clock uncertainty            0.396    20.802    
    SLICE_X81Y160        FDCE (Hold_fdce_C_D)         0.092    20.894    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]
  -------------------------------------------------------------------
                         required time                        -20.894    
                         arrival time                          21.302    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dataQ_io[13]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.183ns  (logic 0.253ns (4.880%)  route 4.930ns (95.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    D16                                               0.000    16.122 r  dataQ_io[13] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IO
    D16                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IBUF/I
    D16                  IBUF (Prop_ibuf_I_O)         0.208    16.330 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.930    21.261    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst__0
    SLICE_X83Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][13]_i_1/I0
    SLICE_X83Y160        LUT3 (Prop_lut3_I0_O)        0.045    21.306 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][13]_i_1/O
                         net (fo=1, routed)           0.000    21.306    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][13]_i_1_n_0
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.396    20.800    
    SLICE_X83Y160        FDCE (Hold_fdce_C_D)         0.092    20.892    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]
  -------------------------------------------------------------------
                         required time                        -20.892    
                         arrival time                          21.306    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 dataQ_io[1]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.212ns  (logic 0.303ns (5.819%)  route 4.909ns (94.181%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.001ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    B4                                                0.000    16.122 r  dataQ_io[1] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IO
    B4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/I
    B4                   IBUF (Prop_ibuf_I_O)         0.255    16.378 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.909    21.287    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst__0
    SLICE_X83Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][1]_i_1/I0
    SLICE_X83Y159        LUT3 (Prop_lut3_I0_O)        0.048    21.335 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000    21.335    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][1]_i_1_n_0
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.832    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/C
                         clock pessimism              0.573    20.405    
                         clock uncertainty            0.396    20.801    
    SLICE_X83Y159        FDCE (Hold_fdce_C_D)         0.107    20.908    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                        -20.908    
                         arrival time                          21.335    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm_1
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.548ns (16.329%)  route 7.932ns (83.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 23.227 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.868    12.062    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.152    12.214 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.588    12.802    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_25
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.556    23.227    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.040    
                         clock uncertainty           -0.195    23.845    
    RAMB36_X4Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    23.277    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.277    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                 10.475    

Slack (MET) :             10.855ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 1.520ns (16.335%)  route 7.785ns (83.665%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 23.223 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.531    11.725    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_23
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.124    11.849 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.777    12.626    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_24
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.552    23.223    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.036    
                         clock uncertainty           -0.195    23.841    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.481    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                 10.855    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.520ns (17.524%)  route 7.154ns (82.476%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 23.262 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.098    11.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y142                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/I1
    SLICE_X104Y142       LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.579    11.995    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_27
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.591    23.262    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.067    
                         clock uncertainty           -0.195    23.873    
    RAMB36_X6Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.513    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.513    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.520ns (17.878%)  route 6.982ns (82.122%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 23.264 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           0.927    11.121    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y147                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/I1
    SLICE_X104Y147       LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.579    11.824    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_26
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.593    23.264    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.069    
                         clock uncertainty           -0.195    23.875    
    RAMB36_X6Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.515    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.249ns (44.496%)  route 0.311ns (55.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.617     1.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     1.233 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.311     1.544    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92
    SLICE_X62Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/I0
    SLICE_X62Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.589 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.589    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[30]
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.850     1.110    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/C
                         clock pessimism              0.152     1.263    
                         clock uncertainty            0.195     1.457    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.121     1.578    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X127Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDRE (Prop_fdre_C_Q)         0.141     1.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.127     1.272    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X125Y154                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/I0
    SLICE_X125Y154       LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.317    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.862     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.102     1.020    
                         clock uncertainty            0.195     1.214    
    SLICE_X125Y154       FDRE (Hold_fdre_C_D)         0.092     1.306    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.587     0.999    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y166       FDRE (Prop_fdre_C_Q)         0.164     1.163 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.134     1.297    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X128Y165                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/I0
    SLICE_X128Y165       LUT6 (Prop_lut6_I0_O)        0.045     1.342 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5_n_0
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.856     1.116    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.102     1.014    
                         clock uncertainty            0.195     1.208    
    SLICE_X128Y165       FDRE (Hold_fdre_C_D)         0.121     1.329    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.128     1.132 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/Q
                         net (fo=1, routed)           0.103     1.235    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/out
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.102     1.021    
                         clock uncertainty            0.195     1.215    
    SLICE_X124Y152       FDRE (Hold_fdre_C_D)         0.006     1.221    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.588     1.000    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y163       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y163       FDRE (Prop_fdre_C_Q)         0.164     1.164 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.137     1.301    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg_n_0_[2]
    SLICE_X128Y162                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/I0
    SLICE_X128Y162       LUT6 (Prop_lut6_I0_O)        0.045     1.346 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000     1.346    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1_n_0
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.859     1.118    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.102     1.016    
                         clock uncertainty            0.195     1.210    
    SLICE_X128Y162       FDRE (Hold_fdre_C_D)         0.121     1.331    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.152     1.275    
                         clock uncertainty            0.195     1.469    
    SLICE_X116Y150       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.048     1.517    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.152     1.275    
                         clock uncertainty            0.195     1.469    
    SLICE_X116Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.517    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.585     0.997    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X106Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y161       FDRE (Prop_fdre_C_Q)         0.141     1.138 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.157     1.295    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_do_o[1]
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.115    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.102     1.013    
                         clock uncertainty            0.195     1.207    
    SLICE_X105Y161       FDRE (Hold_fdre_C_D)         0.070     1.277    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y148       FDRE (Prop_fdre_C_Q)         0.141     1.147 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/Q
                         net (fo=5, routed)           0.161     1.308    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[4]
    SLICE_X120Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/I1
    SLICE_X120Y148       LUT6 (Prop_lut6_I1_O)        0.045     1.353 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/O
                         net (fo=1, routed)           0.000     1.353    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3_n_0
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/C
                         clock pessimism             -0.106     1.019    
                         clock uncertainty            0.195     1.213    
    SLICE_X120Y148       FDRE (Hold_fdre_C_D)         0.121     1.334    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.586     0.998    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X121Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y166       FDRE (Prop_fdre_C_Q)         0.141     1.139 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.156     1.294    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X118Y166                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/I0
    SLICE_X118Y166       LUT6 (Prop_lut6_I0_O)        0.045     1.339 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/O
                         net (fo=1, routed)           0.000     1.339    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16_n_0
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.114    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.081     1.033    
                         clock uncertainty            0.195     1.227    
    SLICE_X118Y166       FDRE (Hold_fdre_C_D)         0.092     1.319    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.556ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.973ns = ( 12.694 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.060    -4.863    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.053    12.694    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.434    13.128    
                         clock uncertainty           -0.276    12.852    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    12.693    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                 17.556    

Slack (MET) :             18.872ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.643ns  (logic 0.456ns (27.758%)  route 1.187ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.187    -5.737    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.043    13.135    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                 18.872    

Slack (MET) :             18.929ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.391ns  (logic 0.419ns (30.116%)  route 0.972ns (69.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.972    -5.988    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.237    12.941    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                 18.929    

Slack (MET) :             18.951ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.340ns  (logic 0.419ns (31.274%)  route 0.921ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.921    -6.040    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.267    12.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                 18.951    

Slack (MET) :             18.955ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.337ns  (logic 0.419ns (31.339%)  route 0.918ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.918    -6.042    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.265    12.913    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                 18.955    

Slack (MET) :             18.972ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.538ns  (logic 0.456ns (29.648%)  route 1.082ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           1.082    -5.841    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.047    13.131    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                           5.841    
  -------------------------------------------------------------------
                         slack                                 18.972    

Slack (MET) :             18.973ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.533%)  route 1.088ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           1.088    -5.835    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.040    13.138    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                 18.973    

Slack (MET) :             19.013ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.778%)  route 0.859ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.859    -6.101    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.266    12.912    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                           6.101    
  -------------------------------------------------------------------
                         slack                                 19.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.472%)  route 0.306ns (70.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.306    -5.055    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.220    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.076%)  route 0.470ns (76.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.470    -4.879    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.075    -5.139    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.835%)  route 0.505ns (78.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.505    -4.844    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.076    -5.138    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          5.138    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.684%)  route 0.462ns (78.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.462    -4.899    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.017    -5.197    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.428%)  route 0.517ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.517    -4.832    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.078    -5.136    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.136    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.107%)  route 0.451ns (77.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.451    -4.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.220    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.704%)  route 0.462ns (78.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.462    -4.900    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.220    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.831%)  route 0.878ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( -6.028 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.878    -4.470    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.755    -6.028    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.573    -5.455    
                         clock uncertainty            0.276    -5.180    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -5.021    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 2.146ns (17.467%)  route 10.140ns (82.533%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.671     3.696    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/I5
    SLICE_X92Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3/O
                         net (fo=1, routed)           0.670     4.490    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_3_n_0
    SLICE_X92Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/I1
    SLICE_X92Y162        LUT6 (Prop_lut6_I1_O)        0.124     4.614 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1/O
                         net (fo=1, routed)           5.963    10.577    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[4]_i_1_n_0
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.276    19.104    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_D)       -0.834    18.270    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.270    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.736ns  (logic 2.342ns (19.956%)  route 9.394ns (80.044%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.728     3.753    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X86Y165                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/I2
    SLICE_X86Y165        LUT3 (Prop_lut3_I2_O)        0.118     3.871 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/O
                         net (fo=4, routed)           0.899     4.770    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2_n_0
    SLICE_X83Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/I1
    SLICE_X83Y165        LUT6 (Prop_lut6_I1_O)        0.326     5.096 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/O
                         net (fo=2, routed)           4.931    10.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1_n_0
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y227        FDPE (Setup_fdpe_C_D)       -0.834    18.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 2.146ns (18.348%)  route 9.550ns (81.652%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.697     3.722    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/I1
    SLICE_X94Y163        LUT5 (Prop_lut5_I1_O)        0.124     3.846 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2/O
                         net (fo=1, routed)           0.666     4.512    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_2_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/I0
    SLICE_X94Y163        LUT6 (Prop_lut6_I0_O)        0.124     4.636 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1/O
                         net (fo=1, routed)           5.351     9.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[8]_i_1_n_0
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y224        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 2.146ns (18.397%)  route 9.519ns (81.603%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.659     3.684    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X94Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/I5
    SLICE_X94Y162        LUT6 (Prop_lut6_I5_O)        0.124     3.808 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3/O
                         net (fo=1, routed)           0.668     4.476    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_3_n_0
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/I1
    SLICE_X92Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1/O
                         net (fo=1, routed)           5.356     9.956    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_1_n_0
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y223        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.622ns  (logic 2.146ns (18.465%)  route 9.476ns (81.535%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.673     3.698    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X95Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/I5
    SLICE_X95Y163        LUT6 (Prop_lut6_I5_O)        0.124     3.822 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3/O
                         net (fo=1, routed)           0.354     4.176    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_3_n_0
    SLICE_X94Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/I1
    SLICE_X94Y163        LUT6 (Prop_lut6_I1_O)        0.124     4.300 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1/O
                         net (fo=1, routed)           5.613     9.913    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[6]_i_1_n_0
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/C
                         clock pessimism              0.545    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y228        FDCE (Setup_fdce_C_D)       -0.834    18.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.146ns (19.084%)  route 9.099ns (80.916%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.635    -1.709    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X85Y158        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y158        FDCE (Prop_fdce_C_Q)         0.456    -1.253 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.529     0.275    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X92Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/I1
    SLICE_X92Y163        LUT5 (Prop_lut5_I1_O)        0.124     0.399 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[13]_i_1/O
                         net (fo=3, routed)           0.808     1.207    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[4]
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/I0
    SLICE_X93Y164        LUT6 (Prop_lut6_I0_O)        0.124     1.331 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     1.331    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_3_n_0
    SLICE_X93Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/S[1]
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.881    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X93Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CI
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.499     2.652    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X90Y164                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/I0
    SLICE_X90Y164        LUT6 (Prop_lut6_I0_O)        0.373     3.025 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.518     3.543    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X91Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/I3
    SLICE_X91Y165        LUT6 (Prop_lut6_I3_O)        0.124     3.667 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2/O
                         net (fo=1, routed)           0.915     4.582    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_2_n_0
    SLICE_X86Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/I1
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.124     4.706 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1/O
                         net (fo=1, routed)           4.830     9.536    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[5]_i_1_n_0
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y220        FDCE (Setup_fdce_C_D)       -0.834    18.263    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.499ns (13.089%)  route 9.954ns (86.911%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.550     9.732    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.545    19.379    
                         clock uncertainty           -0.276    19.104    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_CE)      -0.504    18.600    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 1.499ns (13.253%)  route 9.811ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 18.834 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.408     9.590    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.882    18.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/C
                         clock pessimism              0.545    19.378    
                         clock uncertainty           -0.276    19.103    
    OLOGIC_X0Y234        FDCE (Setup_fdce_C_CE)      -0.504    18.599    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  9.008    

Slack (MET) :             9.278ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 1.334ns (12.501%)  route 9.337ns (87.499%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.654    -1.690    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/clk_i
    SLICE_X94Y161        FDRE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDRE (Prop_fdre_C_Q)         0.518    -1.172 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrubbing_reg/Q
                         net (fo=46, routed)          1.409     0.237    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/scrubbing_o
    SLICE_X90Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/I3
    SLICE_X90Y165        LUT5 (Prop_lut5_I3_O)        0.124     0.361 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[23]_i_2/O
                         net (fo=6, routed)           0.608     0.968    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rw_addr_int[23]
    SLICE_X90Y163                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/I5
    SLICE_X90Y163        LUT6 (Prop_lut6_I5_O)        0.124     1.092 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4/O
                         net (fo=17, routed)          0.711     1.803    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[7]_i_4_n_0
    SLICE_X89Y165                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/I3
    SLICE_X89Y165        LUT4 (Prop_lut4_I3_O)        0.118     1.921 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3/O
                         net (fo=4, routed)           0.327     2.249    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[12]_i_3_n_0
    SLICE_X89Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/I0
    SLICE_X89Y166        LUT6 (Prop_lut6_I0_O)        0.326     2.575 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3/O
                         net (fo=1, routed)           0.954     3.529    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_3_n_0
    SLICE_X89Y168                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/I5
    SLICE_X89Y168        LUT6 (Prop_lut6_I5_O)        0.124     3.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1/O
                         net (fo=1, routed)           5.328     8.981    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[12]_i_1_n_0
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/C
                         clock pessimism              0.545    19.369    
                         clock uncertainty           -0.276    19.094    
    OLOGIC_X0Y225        FDCE (Setup_fdce_C_D)       -0.834    18.260    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  9.278    

Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 1.499ns (13.609%)  route 9.516ns (86.391%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.624    -1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X84Y169        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDCE (Prop_fdce_C_Q)         0.478    -1.242 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state_reg[17]/Q
                         net (fo=35, routed)          1.710     0.467    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[17]
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/I0
    SLICE_X79Y169        LUT4 (Prop_lut4_I0_O)        0.295     0.762 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6/O
                         net (fo=5, routed)           0.426     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[11]_i_6_n_0
    SLICE_X79Y169                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/I5
    SLICE_X79Y169        LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12/O
                         net (fo=7, routed)           1.166     2.478    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_rd_count[1]_i_12_n_0
    SLICE_X78Y167                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/I0
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.152     2.630 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14/O
                         net (fo=2, routed)           0.313     2.943    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_14_n_0
    SLICE_X79Y166                                                     f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/I0
    SLICE_X79Y166        LUT6 (Prop_lut6_I0_O)        0.326     3.269 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4/O
                         net (fo=1, routed)           0.789     4.059    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_4_n_0
    SLICE_X81Y166                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/I4
    SLICE_X81Y166        LUT6 (Prop_lut6_I4_O)        0.124     4.183 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          5.112     9.295    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/C
                         clock pessimism              0.545    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y230        FDCE (Setup_fdce_C_CE)      -0.504    18.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  9.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y176       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[10]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[10]
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/I0
    SLICE_X129Y176       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[8]_i_4_n_0
    SLICE_X129Y176                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/S[1]
    SLICE_X129Y176       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[22]
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]/C
                         clock pessimism              0.258    -0.728    
                         clock uncertainty            0.276    -0.452    
    SLICE_X129Y176       FDRE (Hold_fdre_C_D)         0.105    -0.347    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[10]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[14]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_4_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[1]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[18]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]/C
                         clock pessimism              0.258    -0.729    
                         clock uncertainty            0.276    -0.453    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105    -0.348    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[14]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y174       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[18]/Q
                         net (fo=1, routed)           0.135    -0.443    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[18]
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/I0
    SLICE_X129Y174       LUT3 (Prop_lut3_I0_O)        0.045    -0.398 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.398    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[16]_i_4_n_0
    SLICE_X129Y174                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/S[1]
    SLICE_X129Y174       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.333 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[14]
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y174       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]/C
                         clock pessimism              0.258    -0.729    
                         clock uncertainty            0.276    -0.453    
    SLICE_X129Y174       FDRE (Hold_fdre_C_D)         0.105    -0.348    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[18]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y173       FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[22]/Q
                         net (fo=1, routed)           0.135    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[22]
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/I0
    SLICE_X129Y173       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[20]_i_4_n_0
    SLICE_X129Y173                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/S[1]
    SLICE_X129Y173       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.332 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.332    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[10]
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.847    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y173       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]/C
                         clock pessimism              0.258    -0.728    
                         clock uncertainty            0.276    -0.452    
    SLICE_X129Y173       FDRE (Hold_fdre_C_D)         0.105    -0.347    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[22]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y178       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[2]
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/I0
    SLICE_X129Y178       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_5_n_0
    SLICE_X129Y178                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/S[1]
    SLICE_X129Y178       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[30]
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y178       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]/C
                         clock pessimism              0.257    -0.726    
                         clock uncertainty            0.276    -0.450    
    SLICE_X129Y178       FDRE (Hold_fdre_C_D)         0.105    -0.345    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y171       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[30]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[30]
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/I0
    SLICE_X129Y171       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[28]_i_4_n_0
    SLICE_X129Y171                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/S[1]
    SLICE_X129Y171       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y171       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.257    -0.726    
                         clock uncertainty            0.276    -0.450    
    SLICE_X129Y171       FDRE (Hold_fdre_C_D)         0.105    -0.345    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y172       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[26]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[26]
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/I0
    SLICE_X129Y172       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[24]_i_4_n_0
    SLICE_X129Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/S[1]
    SLICE_X129Y172       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[6]
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849    -0.983    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/C
                         clock pessimism              0.258    -0.726    
                         clock uncertainty            0.276    -0.450    
    SLICE_X129Y172       FDRE (Hold_fdre_C_D)         0.105    -0.345    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y177       FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.440    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[6]
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/I0
    SLICE_X129Y177       LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.395    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[4]_i_4_n_0
    SLICE_X129Y177                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/S[1]
    SLICE_X129Y177       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[26]
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.849    -0.983    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y177       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]/C
                         clock pessimism              0.258    -0.726    
                         clock uncertainty            0.276    -0.450    
    SLICE_X129Y177       FDRE (Hold_fdre_C_D)         0.105    -0.345    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.608%)  route 0.153ns (37.392%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.580    -0.741    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X114Y172       FDSE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y172       FDSE (Prop_fdse_C_Q)         0.141    -0.600 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[20]/Q
                         net (fo=4, routed)           0.153    -0.446    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Q[0]
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/I2
    SLICE_X115Y172       LUT3 (Prop_lut3_I2_O)        0.045    -0.401 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__131/O
                         net (fo=1, routed)           0.000    -0.401    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/I045_out
    SLICE_X115Y172                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/I0
    SLICE_X115Y172       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.330 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.330    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/of_pc_ii_11
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.848    -0.985    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Clk
    SLICE_X115Y172       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.258    -0.728    
                         clock uncertainty            0.276    -0.452    
    SLICE_X115Y172       FDRE (Hold_fdre_C_D)         0.105    -0.347    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.275ns (66.893%)  route 0.136ns (33.107%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.579    -0.742    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X128Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.442    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_1[13]
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/I0
    SLICE_X129Y175       LUT3 (Prop_lut3_I0_O)        0.045    -0.397 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.397    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_3_n_0
    SLICE_X129Y175                                                    r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/S[2]
    SLICE_X129Y175       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.331 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[19]
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.846    -0.986    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X129Y175       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]/C
                         clock pessimism              0.258    -0.729    
                         clock uncertainty            0.276    -0.453    
    SLICE_X129Y175       FDRE (Hold_fdre_C_D)         0.105    -0.348    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[13]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.017    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.486ns  (logic 1.113ns (8.250%)  route 12.373ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B21                                               0.000    -0.758 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/I
    B21                  IBUF (Prop_ibuf_I_O)         0.989     0.230 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.373    12.603    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X81Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1/I0
    SLICE_X81Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.727 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1/O
                         net (fo=1, routed)           0.000    12.727    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1_n_0
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.381    18.516    
    SLICE_X81Y159        FDCE (Setup_fdce_C_D)        0.029    18.545    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][10]
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.514ns  (logic 1.113ns (8.233%)  route 12.401ns (91.767%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B21                                               0.000    -0.758 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/I
    B21                  IBUF (Prop_ibuf_I_O)         0.989     0.230 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.401    12.631    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X80Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1/I0
    SLICE_X80Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.755 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1/O
                         net (fo=1, routed)           0.000    12.755    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1_n_0
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.381    18.516    
    SLICE_X80Y159        FDCE (Setup_fdce_C_D)        0.077    18.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][10]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.443ns  (logic 1.113ns (8.276%)  route 12.330ns (91.724%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B21                                               0.000    -0.758 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/I
    B21                  IBUF (Prop_ibuf_I_O)         0.989     0.230 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.330    12.561    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X82Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1/I0
    SLICE_X82Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.685 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1/O
                         net (fo=1, routed)           0.000    12.685    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1_n_0
    SLICE_X82Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.381    18.511    
    SLICE_X82Y159        FDCE (Setup_fdce_C_D)        0.029    18.540    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]
  -------------------------------------------------------------------
                         required time                         18.540    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.411ns  (logic 1.120ns (8.348%)  route 12.291ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A17                                               0.000    -0.758 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/I
    A17                  IBUF (Prop_ibuf_I_O)         0.996     0.237 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.291    12.529    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X82Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1/I0
    SLICE_X82Y160        LUT3 (Prop_lut3_I0_O)        0.124    12.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1/O
                         net (fo=1, routed)           0.000    12.653    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1_n_0
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.381    18.511    
    SLICE_X82Y160        FDCE (Setup_fdce_C_D)        0.031    18.542    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        13.256ns  (logic 1.148ns (8.657%)  route 12.108ns (91.343%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A17                                               0.000    -0.758 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/I
    A17                  IBUF (Prop_ibuf_I_O)         0.996     0.237 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)          12.108    12.346    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X83Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1/I0
    SLICE_X83Y160        LUT3 (Prop_lut3_I0_O)        0.152    12.498 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1/O
                         net (fo=1, routed)           0.000    12.498    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1_n_0
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.381    18.511    
    SLICE_X83Y160        FDCE (Setup_fdce_C_D)        0.075    18.586    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.914ns  (logic 1.120ns (8.669%)  route 11.794ns (91.331%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.376ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A17                                               0.000    -0.758 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/I
    A17                  IBUF (Prop_ibuf_I_O)         0.996     0.237 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.794    12.031    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X82Y161                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1/I0
    SLICE_X82Y161        LUT3 (Prop_lut3_I0_O)        0.124    12.155 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1/O
                         net (fo=1, routed)           0.000    12.155    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1_n_0
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.506    18.457    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/C
                         clock pessimism              0.434    18.891    
                         clock uncertainty           -0.381    18.510    
    SLICE_X82Y161        FDCE (Setup_fdce_C_D)        0.031    18.541    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.917ns  (logic 1.127ns (8.728%)  route 11.789ns (91.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A19                                               0.000    -0.758 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/I
    A19                  IBUF (Prop_ibuf_I_O)         1.003     0.245 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.789    12.034    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X80Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1/I0
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.124    12.158 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1/O
                         net (fo=1, routed)           0.000    12.158    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1_n_0
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.381    18.516    
    SLICE_X80Y160        FDCE (Setup_fdce_C_D)        0.077    18.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.829ns  (logic 1.127ns (8.788%)  route 11.701ns (91.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A19                                               0.000    -0.758 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/I
    A19                  IBUF (Prop_ibuf_I_O)         1.003     0.245 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.701    11.946    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X81Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][12]_i_1/I0
    SLICE_X81Y160        LUT3 (Prop_lut3_I0_O)        0.124    12.070 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][12]_i_1/O
                         net (fo=1, routed)           0.000    12.070    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][12]_i_1_n_0
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.381    18.516    
    SLICE_X81Y160        FDCE (Setup_fdce_C_D)        0.029    18.545    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][12]
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.835ns  (logic 1.127ns (8.784%)  route 11.707ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    A19                                               0.000    -0.758 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/I
    A19                  IBUF (Prop_ibuf_I_O)         1.003     0.245 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.707    11.952    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X80Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1/I0
    SLICE_X80Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.076 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1/O
                         net (fo=1, routed)           0.000    12.076    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1_n_0
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.512    18.463    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]/C
                         clock pessimism              0.434    18.897    
                         clock uncertainty           -0.381    18.516    
    SLICE_X80Y159        FDCE (Setup_fdce_C_D)        0.079    18.595    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][12]
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 dataQ_io[0]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns)
  Data Path Delay:        12.760ns  (logic 1.141ns (8.942%)  route 11.619ns (91.058%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns
    Source Clock Delay      (SCD):    -5.592ns = ( -9.758 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000    -0.758    
    B5                                                0.000    -0.758 r  dataQ_io[0] (INOUT)
                         net (fo=1, unset)            0.000    -0.758    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IO
    B5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IBUF/I
    B5                   IBUF (Prop_ibuf_I_O)         1.017     0.259 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IBUF/O
                         net (fo=3, routed)          11.619    11.877    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst__0
    SLICE_X83Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1/I0
    SLICE_X83Y159        LUT3 (Prop_lut3_I0_O)        0.124    12.001 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000    12.001    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1_n_0
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.507    18.458    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/C
                         clock pessimism              0.434    18.892    
                         clock uncertainty           -0.381    18.511    
    SLICE_X83Y159        FDCE (Setup_fdce_C_D)        0.029    18.540    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         18.540    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  6.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.031ns  (logic 0.292ns (5.795%)  route 4.740ns (94.205%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A5                                                0.000    16.122 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/I
    A5                   IBUF (Prop_ibuf_I_O)         0.249    16.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.740    21.111    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X82Y161                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1/I0
    SLICE_X82Y161        LUT3 (Prop_lut3_I0_O)        0.043    21.154 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000    21.154    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1_n_0
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.381    20.785    
    SLICE_X82Y161        FDCE (Hold_fdce_C_D)         0.107    20.892    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -20.892    
                         arrival time                          21.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.083ns  (logic 0.292ns (5.735%)  route 4.792ns (94.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A5                                                0.000    16.122 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/I
    A5                   IBUF (Prop_ibuf_I_O)         0.249    16.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.792    21.163    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X83Y162                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][2]_i_1/I0
    SLICE_X83Y162        LUT3 (Prop_lut3_I0_O)        0.043    21.206 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000    21.206    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][2]_i_1_n_0
    SLICE_X83Y162        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.828    19.829    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y162        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]/C
                         clock pessimism              0.573    20.402    
                         clock uncertainty            0.381    20.783    
    SLICE_X83Y162        FDCE (Hold_fdce_C_D)         0.107    20.890    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                        -20.890    
                         arrival time                          21.206    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dataQ_io[9]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.140ns  (logic 0.269ns (5.226%)  route 4.872ns (94.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A20                                               0.000    16.122 r  dataQ_io[9] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/IO
    A20                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/IBUF/I
    A20                  IBUF (Prop_ibuf_I_O)         0.222    16.344 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.872    21.216    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst__0
    SLICE_X80Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1/I0
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.047    21.263 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1/O
                         net (fo=1, routed)           0.000    21.263    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1_n_0
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.832    19.833    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X80Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]/C
                         clock pessimism              0.573    20.406    
                         clock uncertainty            0.381    20.787    
    SLICE_X80Y160        FDCE (Hold_fdce_C_D)         0.131    20.918    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][9]
  -------------------------------------------------------------------
                         required time                        -20.918    
                         arrival time                          21.263    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.129ns  (logic 0.294ns (5.723%)  route 4.835ns (94.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A5                                                0.000    16.122 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/I
    A5                   IBUF (Prop_ibuf_I_O)         0.249    16.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.835    21.206    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X83Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][2]_i_1/I0
    SLICE_X83Y160        LUT3 (Prop_lut3_I0_O)        0.045    21.251 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    21.251    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][2]_i_1_n_0
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.381    20.785    
    SLICE_X83Y160        FDCE (Hold_fdce_C_D)         0.107    20.892    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                        -20.892    
                         arrival time                          21.251    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dataQ_io[4]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.174ns  (logic 0.307ns (5.936%)  route 4.867ns (94.064%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A4                                                0.000    16.122 r  dataQ_io[4] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IO
    A4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IBUF/I
    A4                   IBUF (Prop_ibuf_I_O)         0.261    16.384 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.867    21.250    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst__0
    SLICE_X82Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1/I0
    SLICE_X82Y160        LUT3 (Prop_lut3_I0_O)        0.046    21.296 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1/O
                         net (fo=1, routed)           0.000    21.296    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1_n_0
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.381    20.785    
    SLICE_X82Y160        FDCE (Hold_fdce_C_D)         0.107    20.892    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                        -20.892    
                         arrival time                          21.296    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dataQ_io[1]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.177ns  (logic 0.306ns (5.917%)  route 4.870ns (94.083%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    B4                                                0.000    16.122 r  dataQ_io[1] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IO
    B4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/I
    B4                   IBUF (Prop_ibuf_I_O)         0.255    16.378 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.870    21.248    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst__0
    SLICE_X82Y161                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][1]_i_1/I0
    SLICE_X82Y161        LUT3 (Prop_lut3_I0_O)        0.051    21.299 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][1]_i_1/O
                         net (fo=1, routed)           0.000    21.299    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][1]_i_1_n_0
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X82Y161        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.381    20.785    
    SLICE_X82Y161        FDCE (Hold_fdce_C_D)         0.107    20.892    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                        -20.892    
                         arrival time                          21.299    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dataQ_io[8]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.183ns  (logic 0.272ns (5.253%)  route 4.910ns (94.747%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    A22                                               0.000    16.122 r  dataQ_io[8] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/IO
    A22                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/IBUF/I
    A22                  IBUF (Prop_ibuf_I_O)         0.229    16.352 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.910    21.262    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst__0
    SLICE_X81Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1/I0
    SLICE_X81Y159        LUT3 (Prop_lut3_I0_O)        0.043    21.305 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1/O
                         net (fo=1, routed)           0.000    21.305    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1_n_0
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.833    19.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]/C
                         clock pessimism              0.573    20.407    
                         clock uncertainty            0.381    20.788    
    SLICE_X81Y159        FDCE (Hold_fdce_C_D)         0.107    20.895    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][8]
  -------------------------------------------------------------------
                         required time                        -20.895    
                         arrival time                          21.305    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 dataQ_io[7]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.179ns  (logic 0.291ns (5.623%)  route 4.888ns (94.377%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    C2                                                0.000    16.122 r  dataQ_io[7] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IO
    C2                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/I
    C2                   IBUF (Prop_ibuf_I_O)         0.246    16.369 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.888    21.257    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst__0
    SLICE_X81Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1/I0
    SLICE_X81Y160        LUT3 (Prop_lut3_I0_O)        0.045    21.302 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1/O
                         net (fo=1, routed)           0.000    21.302    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1_n_0
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.832    19.833    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X81Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/C
                         clock pessimism              0.573    20.406    
                         clock uncertainty            0.381    20.787    
    SLICE_X81Y160        FDCE (Hold_fdce_C_D)         0.092    20.879    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]
  -------------------------------------------------------------------
                         required time                        -20.879    
                         arrival time                          21.302    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dataQ_io[13]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.183ns  (logic 0.253ns (4.880%)  route 4.930ns (95.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    D16                                               0.000    16.122 r  dataQ_io[13] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IO
    D16                                                               r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IBUF/I
    D16                  IBUF (Prop_ibuf_I_O)         0.208    16.330 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.930    21.261    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst__0
    SLICE_X83Y160                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][13]_i_1/I0
    SLICE_X83Y160        LUT3 (Prop_lut3_I0_O)        0.045    21.306 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][13]_i_1/O
                         net (fo=1, routed)           0.000    21.306    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][13]_i_1_n_0
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.831    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y160        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]/C
                         clock pessimism              0.573    20.404    
                         clock uncertainty            0.381    20.785    
    SLICE_X83Y160        FDCE (Hold_fdce_C_D)         0.092    20.877    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][13]
  -------------------------------------------------------------------
                         required time                        -20.877    
                         arrival time                          21.306    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dataQ_io[1]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            4.167ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns)
  Data Path Delay:        5.212ns  (logic 0.303ns (5.819%)  route 4.909ns (94.181%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.001ns
    Source Clock Delay      (SCD):    -2.044ns = ( 14.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    16.882 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.322    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    14.622 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    16.122    
    B4                                                0.000    16.122 r  dataQ_io[1] (INOUT)
                         net (fo=1, unset)            0.000    16.122    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IO
    B4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/I
    B4                   IBUF (Prop_ibuf_I_O)         0.255    16.378 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/IBUF/O
                         net (fo=3, routed)           4.909    21.287    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst__0
    SLICE_X83Y159                                                     r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][1]_i_1/I0
    SLICE_X83Y159        LUT3 (Prop_lut3_I0_O)        0.048    21.335 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000    21.335    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][1]_i_1_n_0
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.831    19.832    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X83Y159        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]/C
                         clock pessimism              0.573    20.405    
                         clock uncertainty            0.381    20.786    
    SLICE_X83Y159        FDCE (Hold_fdce_C_D)         0.107    20.893    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                        -20.893    
                         arrival time                          21.335    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       10.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.548ns (16.329%)  route 7.932ns (83.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 23.227 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.868    12.062    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.152    12.214 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.588    12.802    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_25
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.556    23.227    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y32         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.040    
                         clock uncertainty           -0.195    23.845    
    RAMB36_X4Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    23.277    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.277    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                 10.475    

Slack (MET) :             10.855ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 1.520ns (16.335%)  route 7.785ns (83.665%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 23.223 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.531    11.725    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_23
    SLICE_X78Y161                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/I1
    SLICE_X78Y161        LUT2 (Prop_lut2_I1_O)        0.124    11.849 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.777    12.626    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_24
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.552    23.223    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y33         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.813    24.036    
                         clock uncertainty           -0.195    23.841    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.481    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                 10.855    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.520ns (17.524%)  route 7.154ns (82.476%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 23.262 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           1.098    11.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y142                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/I1
    SLICE_X104Y142       LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.579    11.995    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_27
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.591    23.262    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y28         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.067    
                         clock uncertainty           -0.195    23.873    
    RAMB36_X6Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.513    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.513    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.520ns (17.878%)  route 6.982ns (82.122%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 23.264 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.456     3.778 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=233, routed)         2.336     6.113    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[2]
    SLICE_X111Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/I1
    SLICE_X111Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.237 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.310     6.547    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X112Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/I2
    SLICE_X112Y148       LUT6 (Prop_lut6_I2_O)        0.124     6.671 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.620     7.292    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X113Y148                                                    f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/I1
    SLICE_X113Y148       LUT4 (Prop_lut4_I1_O)        0.124     7.416 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           1.025     8.441    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X97Y149                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/I3
    SLICE_X97Y149        LUT4 (Prop_lut4_I3_O)        0.118     8.559 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.858     9.417    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X96Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/I4
    SLICE_X96Y150        LUT6 (Prop_lut6_I4_O)        0.326     9.743 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.327    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X94Y150                                                     f  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/I1
    SLICE_X94Y150        LUT3 (Prop_lut3_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=4, routed)           0.927    11.121    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y147                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/I1
    SLICE_X104Y147       LUT2 (Prop_lut2_I1_O)        0.124    11.245 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.579    11.824    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_26
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.593    23.264    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.806    24.069    
                         clock uncertainty           -0.195    23.875    
    RAMB36_X6Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.515    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[3]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[5]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.963ns (11.741%)  route 7.239ns (88.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.995    11.524    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[6]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 0.963ns (11.742%)  route 7.238ns (88.258%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 23.240 - 20.833 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.678     3.322    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.419     3.741 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.889     8.629    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.296     8.925 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3/O
                         net (fo=2, routed)           0.552     9.477    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/I2
    SLICE_X118Y148       LUT6 (Prop_lut6_I2_O)        0.124     9.601 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2/O
                         net (fo=1, routed)           0.804    10.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_2_n_0
    SLICE_X118Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/I2
    SLICE_X118Y148       LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.994    11.523    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.568    23.240    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X122Y144       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]/C
                         clock pessimism              0.806    24.045    
                         clock uncertainty           -0.195    23.851    
    SLICE_X122Y144       FDRE (Setup_fdre_C_CE)      -0.205    23.646    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.249ns (44.496%)  route 0.311ns (55.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.617     1.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y29         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     1.233 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.311     1.544    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92
    SLICE_X62Y150                                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/I0
    SLICE_X62Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.589 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/input_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.589    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[30]
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.850     1.110    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X62Y150        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]/C
                         clock pessimism              0.152     1.263    
                         clock uncertainty            0.195     1.457    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.121     1.578    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X127Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDRE (Prop_fdre_C_Q)         0.141     1.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.127     1.272    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X125Y154                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/I0
    SLICE_X125Y154       LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.317    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.862     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y154       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.102     1.020    
                         clock uncertainty            0.195     1.214    
    SLICE_X125Y154       FDRE (Hold_fdre_C_D)         0.092     1.306    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.587     0.999    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y166       FDRE (Prop_fdre_C_Q)         0.164     1.163 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.134     1.297    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X128Y165                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/I0
    SLICE_X128Y165       LUT6 (Prop_lut6_I0_O)        0.045     1.342 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__5_n_0
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.856     1.116    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X128Y165       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.102     1.014    
                         clock uncertainty            0.195     1.208    
    SLICE_X128Y165       FDRE (Hold_fdre_C_D)         0.121     1.329    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.592     1.004    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X126Y153       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153       FDRE (Prop_fdre_C_Q)         0.128     1.132 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/dummy_temp_reg/Q
                         net (fo=1, routed)           0.103     1.235    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/out
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X124Y152       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.102     1.021    
                         clock uncertainty            0.195     1.215    
    SLICE_X124Y152       FDRE (Hold_fdre_C_D)         0.006     1.221    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.588     1.000    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y163       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y163       FDRE (Prop_fdre_C_Q)         0.164     1.164 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.137     1.301    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg_n_0_[2]
    SLICE_X128Y162                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/I0
    SLICE_X128Y162       LUT6 (Prop_lut6_I0_O)        0.045     1.346 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000     1.346    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[1]_i_1_n_0
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.859     1.118    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X128Y162       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.102     1.016    
                         clock uncertainty            0.195     1.210    
    SLICE_X128Y162       FDRE (Hold_fdre_C_D)         0.121     1.331    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.152     1.275    
                         clock uncertainty            0.195     1.469    
    SLICE_X116Y150       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.048     1.517    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.378ns (71.719%)  route 0.149ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X116Y149       SRLC32E                                      r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.384 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, routed)           0.149     1.533    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.122    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X116Y150       SRL16E                                       r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.152     1.275    
                         clock uncertainty            0.195     1.469    
    SLICE_X116Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.517    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.585     0.997    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X106Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y161       FDRE (Prop_fdre_C_Q)         0.141     1.138 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.157     1.295    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_do_o[1]
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.115    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X105Y161       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.102     1.013    
                         clock uncertainty            0.195     1.207    
    SLICE_X105Y161       FDRE (Hold_fdre_C_D)         0.070     1.277    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.594     1.006    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y148       FDRE (Prop_fdre_C_Q)         0.141     1.147 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]/Q
                         net (fo=5, routed)           0.161     1.308    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[4]
    SLICE_X120Y148                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/I1
    SLICE_X120Y148       LUT6 (Prop_lut6_I1_O)        0.045     1.353 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3/O
                         net (fo=1, routed)           0.000     1.353    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3_n_0
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X120Y148       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]/C
                         clock pessimism             -0.106     1.019    
                         clock uncertainty            0.195     1.213    
    SLICE_X120Y148       FDRE (Hold_fdre_C_D)         0.121     1.334    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.586     0.998    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X121Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y166       FDRE (Prop_fdre_C_Q)         0.141     1.139 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.156     1.294    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X118Y166                                                    r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/I0
    SLICE_X118Y166       LUT6 (Prop_lut6_I0_O)        0.045     1.339 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16/O
                         net (fo=1, routed)           0.000     1.339    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[13]_i_1__16_n_0
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.855     1.114    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X118Y166       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.081     1.033    
                         clock uncertainty            0.195     1.227    
    SLICE_X118Y166       FDRE (Hold_fdre_C_D)         0.092     1.319    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[11]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 3.131ns (38.701%)  route 4.959ns (61.299%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.959     3.696    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/T
    A18                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/OBUFT/T
    A18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.675     6.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.371    dataQ_io[11]
    A18                                                               r  dataQ_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[15]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 3.101ns (38.653%)  route 4.922ns (61.347%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.922     3.659    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/T
    F15                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/OBUFT/T
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.645     6.304 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.304    dataQ_io[15]
    F15                                                               r  dataQ_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[13]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 3.113ns (38.962%)  route 4.877ns (61.038%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.877     3.614    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/T
    D16                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/OBUFT/T
    D16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.657     6.271 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.271    dataQ_io[13]
    D16                                                               r  dataQ_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[12]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 3.137ns (39.443%)  route 4.817ns (60.557%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.817     3.554    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/T
    A19                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/OBUFT/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.681     6.235 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.235    dataQ_io[12]
    A19                                                               r  dataQ_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[14]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 3.130ns (39.786%)  route 4.736ns (60.214%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.736     3.473    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/T
    A17                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/OBUFT/T
    A17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.674     6.147 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.147    dataQ_io[14]
    A17                                                               r  dataQ_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[9]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 3.127ns (40.834%)  route 4.531ns (59.166%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.531     3.268    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/T
    A20                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/OBUFT/T
    A20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.671     5.939 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.939    dataQ_io[9]
    A20                                                               r  dataQ_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[5]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 3.171ns (41.607%)  route 4.450ns (58.393%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.450     3.186    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/T
    A2                                                                f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/OBUFT/T
    A2                   OBUFT (TriStatE_obuft_T_O)
                                                      2.715     5.901 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.901    dataQ_io[5]
    A2                                                                r  dataQ_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[6]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.173ns (41.839%)  route 4.411ns (58.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.411     3.148    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[6].iobuf_inst/T
    A3                                                                f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[6].iobuf_inst/OBUFT/T
    A3                   OBUFT (TriStatE_obuft_T_O)
                                                      2.717     5.865 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.865    dataQ_io[6]
    A3                                                                r  dataQ_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[10]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 3.123ns (41.572%)  route 4.389ns (58.428%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.389     3.126    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/T
    B21                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/OBUFT/T
    B21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.667     5.792 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.792    dataQ_io[10]
    B21                                                               r  dataQ_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[8]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 3.135ns (41.897%)  route 4.347ns (58.103%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.347     3.084    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/T
    A22                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/OBUFT/T
    A22                  OBUFT (TriStatE_obuft_T_O)
                                                      2.679     5.763 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.763    dataQ_io[8]
    A22                                                               r  dataQ_io[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.396    10.679    
                         output delay                -3.000     7.679    
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  1.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.952ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y175        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y175        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[3]
    F5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[3].obuf_inst/I
    F5                   OBUF (Prop_obuf_I_O)         1.151     0.637 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[3].obuf_inst/O
                         net (fo=0)                   0.000     0.637    addr_o[3]
    F5                                                                r  addr_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.954ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bank_o[0]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 1.330ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y176        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y176        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[13]
    G5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[0].obuf_inst/I
    G5                   OBUF (Prop_obuf_I_O)         1.153     0.639 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[0].obuf_inst/O
                         net (fo=0)                   0.000     0.639    bank_o[0]
    G5                                                                r  bank_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.963ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ras_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 1.338ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y178        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y178        FDPE (Prop_fdpe_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras
    G4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/ras_buf_inst/I
    G4                   OBUF (Prop_obuf_I_O)         1.161     0.648 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/ras_buf_inst/O
                         net (fo=0)                   0.000     0.648    ras_o
    G4                                                                r  ras_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.967ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bank_o[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 1.342ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y177        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y177        FDCE (Prop_fdce_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]
    F4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[1].obuf_inst/I
    F4                   OBUF (Prop_obuf_I_O)         1.165     0.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[1].obuf_inst/O
                         net (fo=0)                   0.000     0.653    bank_o[1]
    F4                                                                r  bank_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.968ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cas_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 1.335ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.638    -0.683    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y198        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y198        FDPE (Prop_fdpe_C_Q)         0.177    -0.506 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/Q
                         net (fo=1, routed)           0.001    -0.505    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas
    E6                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cas_buf_inst/I
    E6                   OBUF (Prop_obuf_I_O)         1.158     0.654 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cas_buf_inst/O
                         net (fo=0)                   0.000     0.654    cas_o
    E6                                                                r  cas_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.978ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cke_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 1.345ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.638    -0.683    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y197        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y197        FDPE (Prop_fdpe_C_Q)         0.177    -0.506 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/Q
                         net (fo=1, routed)           0.001    -0.505    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/I
    D6                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cke_buf_inst/I
    D6                   OBUF (Prop_obuf_I_O)         1.168     0.663 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cke_buf_inst/O
                         net (fo=0)                   0.000     0.663    cke_o
    D6                                                                r  cke_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.988ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[0]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 1.364ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y174        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y174        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[0]
    E5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[0].obuf_inst/I
    E5                   OBUF (Prop_obuf_I_O)         1.187     0.673 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[0].obuf_inst/O
                         net (fo=0)                   0.000     0.673    addr_o[0]
    E5                                                                r  addr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.990ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            we_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 1.365ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y172        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        FDPE (Prop_fdpe_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we
    D4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/we_buf_inst/I
    D4                   OBUF (Prop_obuf_I_O)         1.188     0.676 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/we_buf_inst/O
                         net (fo=0)                   0.000     0.676    we_o
    D4                                                                r  we_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.991ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 1.361ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.634    -0.687    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y166        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        FDCE (Prop_fdce_C_Q)         0.177    -0.510 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.509    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[1]
    D3                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[1].obuf_inst/I
    D3                   OBUF (Prop_obuf_I_O)         1.184     0.676 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[1].obuf_inst/O
                         net (fo=0)                   0.000     0.676    addr_o[1]
    D3                                                                r  addr_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.992ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 1.367ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y171        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y171        FDCE (Prop_fdce_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/I
    C4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/OBUFT/I
    C4                   OBUFT (Prop_obuft_I_O)       1.190     0.677 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     0.677    dataQ_io[3]
    C4                                                                r  dataQ_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.396    -5.815    
                         output delay                 0.500    -5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  5.992    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.556ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.973ns = ( 12.694 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.060    -4.863    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.053    12.694    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.434    13.128    
                         clock uncertainty           -0.276    12.852    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    12.693    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                 17.556    

Slack (MET) :             18.872ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.643ns  (logic 0.456ns (27.758%)  route 1.187ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.187    -5.737    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.043    13.135    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                 18.872    

Slack (MET) :             18.929ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.391ns  (logic 0.419ns (30.116%)  route 0.972ns (69.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.972    -5.988    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.237    12.941    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                 18.929    

Slack (MET) :             18.951ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.340ns  (logic 0.419ns (31.274%)  route 0.921ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.921    -6.040    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.267    12.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                 18.951    

Slack (MET) :             18.955ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.337ns  (logic 0.419ns (31.339%)  route 0.918ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.918    -6.042    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.265    12.913    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                 18.955    

Slack (MET) :             18.972ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.538ns  (logic 0.456ns (29.648%)  route 1.082ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           1.082    -5.841    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.047    13.131    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                           5.841    
  -------------------------------------------------------------------
                         slack                                 18.972    

Slack (MET) :             18.973ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.533%)  route 1.088ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -6.923 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           1.088    -5.835    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.040    13.138    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                 18.973    

Slack (MET) :             19.013ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.778%)  route 0.859ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 12.853 - 16.667 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -7.379 - -4.167 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -3.180 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    -1.947    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -9.758 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -8.347    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -8.220 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -7.379    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -6.960 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.859    -6.101    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    11.972    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    12.053 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    12.853    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.601    13.454    
                         clock uncertainty           -0.276    13.178    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.266    12.912    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                           6.101    
  -------------------------------------------------------------------
                         slack                                 19.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.472%)  route 0.306ns (70.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.306    -5.055    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.220    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.076%)  route 0.470ns (76.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.470    -4.879    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.075    -5.139    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.835%)  route 0.505ns (78.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.505    -4.844    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.076    -5.138    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          5.138    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.684%)  route 0.462ns (78.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.462    -4.899    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.017    -5.197    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.428%)  route 0.517ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.517    -4.832    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.078    -5.136    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.136    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.107%)  route 0.451ns (77.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.451    -4.911    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.220    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.704%)  route 0.462ns (78.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -5.767 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -5.362 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.462    -4.900    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -6.312    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -6.269 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -5.767    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.277    -5.490    
                         clock uncertainty            0.276    -5.214    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -5.220    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-4.167ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.831%)  route 0.878ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( -6.028 - -4.167 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -5.490 - -4.167 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -3.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -3.511    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -6.211 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -5.786    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13                                                      r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -5.766 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -5.490    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -5.349 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.878    -4.470    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.755    -6.028    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.573    -5.455    
                         clock uncertainty            0.276    -5.180    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -5.021    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0_1
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[11]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 3.131ns (38.701%)  route 4.959ns (61.299%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.959     3.696    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/T
    A18                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/OBUFT/T
    A18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.675     6.371 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.371    dataQ_io[11]
    A18                                                               r  dataQ_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[15]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 3.101ns (38.653%)  route 4.922ns (61.347%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.922     3.659    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/T
    F15                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/OBUFT/T
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.645     6.304 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.304    dataQ_io[15]
    F15                                                               r  dataQ_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[13]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 3.113ns (38.962%)  route 4.877ns (61.038%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.877     3.614    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/T
    D16                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/OBUFT/T
    D16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.657     6.271 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.271    dataQ_io[13]
    D16                                                               r  dataQ_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[12]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 3.137ns (39.443%)  route 4.817ns (60.557%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.817     3.554    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/T
    A19                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/OBUFT/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.681     6.235 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.235    dataQ_io[12]
    A19                                                               r  dataQ_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[14]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 3.130ns (39.786%)  route 4.736ns (60.214%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.736     3.473    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/T
    A17                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/OBUFT/T
    A17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.674     6.147 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.147    dataQ_io[14]
    A17                                                               r  dataQ_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[9]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 3.127ns (40.834%)  route 4.531ns (59.166%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.531     3.268    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/T
    A20                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/OBUFT/T
    A20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.671     5.939 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.939    dataQ_io[9]
    A20                                                               r  dataQ_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[5]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 3.171ns (41.607%)  route 4.450ns (58.393%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.450     3.186    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/T
    A2                                                                f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/OBUFT/T
    A2                   OBUFT (TriStatE_obuft_T_O)
                                                      2.715     5.901 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.901    dataQ_io[5]
    A2                                                                r  dataQ_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[6]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.173ns (41.839%)  route 4.411ns (58.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.411     3.148    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[6].iobuf_inst/T
    A3                                                                f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[6].iobuf_inst/OBUFT/T
    A3                   OBUFT (TriStatE_obuft_T_O)
                                                      2.717     5.865 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.865    dataQ_io[6]
    A3                                                                r  dataQ_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[10]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 3.123ns (41.572%)  route 4.389ns (58.428%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.389     3.126    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/T
    B21                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/OBUFT/T
    B21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.667     5.792 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.792    dataQ_io[10]
    B21                                                               r  dataQ_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[8]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@16.667ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 3.135ns (41.897%)  route 4.347ns (58.103%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 10.641 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.625    -1.719    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X78Y184        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y184        FDCE (Prop_fdce_C_Q)         0.456    -1.263 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.347     3.084    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/T
    A22                                                               f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/OBUFT/T
    A22                  OBUFT (TriStatE_obuft_T_O)
                                                      2.679     5.763 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.763    dataQ_io[8]
    A22                                                               r  dataQ_io[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    U22                                               0.000    16.667 r  clk_shared (IN)
                         net (fo=0)                   0.000    16.667    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    17.520 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.682    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    10.641 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    11.075    
                         clock uncertainty           -0.381    10.694    
                         output delay                -3.000     7.694    
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.967ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y175        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y175        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[3]
    F5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[3].obuf_inst/I
    F5                   OBUF (Prop_obuf_I_O)         1.151     0.637 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[3].obuf_inst/O
                         net (fo=0)                   0.000     0.637    addr_o[3]
    F5                                                                r  addr_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.969ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bank_o[0]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 1.330ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y176        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y176        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[13]
    G5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[0].obuf_inst/I
    G5                   OBUF (Prop_obuf_I_O)         1.153     0.639 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[0].obuf_inst/O
                         net (fo=0)                   0.000     0.639    bank_o[0]
    G5                                                                r  bank_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.978ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ras_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 1.338ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y178        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y178        FDPE (Prop_fdpe_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras
    G4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/ras_buf_inst/I
    G4                   OBUF (Prop_obuf_I_O)         1.161     0.648 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/ras_buf_inst/O
                         net (fo=0)                   0.000     0.648    ras_o
    G4                                                                r  ras_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.982ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bank_o[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 1.342ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y177        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y177        FDCE (Prop_fdce_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]
    F4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[1].obuf_inst/I
    F4                   OBUF (Prop_obuf_I_O)         1.165     0.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[1].obuf_inst/O
                         net (fo=0)                   0.000     0.653    bank_o[1]
    F4                                                                r  bank_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.983ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cas_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 1.335ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.638    -0.683    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y198        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y198        FDPE (Prop_fdpe_C_Q)         0.177    -0.506 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/Q
                         net (fo=1, routed)           0.001    -0.505    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas
    E6                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cas_buf_inst/I
    E6                   OBUF (Prop_obuf_I_O)         1.158     0.654 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cas_buf_inst/O
                         net (fo=0)                   0.000     0.654    cas_o
    E6                                                                r  cas_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.993ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cke_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 1.345ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.638    -0.683    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y197        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y197        FDPE (Prop_fdpe_C_Q)         0.177    -0.506 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/Q
                         net (fo=1, routed)           0.001    -0.505    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/I
    D6                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cke_buf_inst/I
    D6                   OBUF (Prop_obuf_I_O)         1.168     0.663 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cke_buf_inst/O
                         net (fo=0)                   0.000     0.663    cke_o
    D6                                                                r  cke_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.003ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[0]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 1.364ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y174        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y174        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[0]
    E5                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[0].obuf_inst/I
    E5                   OBUF (Prop_obuf_I_O)         1.187     0.673 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[0].obuf_inst/O
                         net (fo=0)                   0.000     0.673    addr_o[0]
    E5                                                                r  addr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.005ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            we_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 1.365ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y172        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        FDPE (Prop_fdpe_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we
    D4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/we_buf_inst/I
    D4                   OBUF (Prop_obuf_I_O)         1.188     0.676 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/we_buf_inst/O
                         net (fo=0)                   0.000     0.676    we_o
    D4                                                                r  we_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.006ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 1.361ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.634    -0.687    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y166        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        FDCE (Prop_fdce_C_Q)         0.177    -0.510 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.509    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[1]
    D3                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[1].obuf_inst/I
    D3                   OBUF (Prop_obuf_I_O)         1.184     0.676 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[1].obuf_inst/O
                         net (fo=0)                   0.000     0.676    addr_o[1]
    D3                                                                r  addr_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.007ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0_1  {rise@-4.167ns fall@6.250ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.167ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise@-4.167ns - clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 1.367ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -6.784 - -4.167 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y171        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y171        FDCE (Prop_fdce_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/I
    C4                                                                r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/OBUFT/I
    C4                   OBUFT (Prop_obuft_I_O)       1.190     0.677 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     0.677    dataQ_io[3]
    C4                                                                r  dataQ_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0_1 rise edge)
                                                     -4.167    -4.167 r  
    U22                                               0.000    -4.167 r  clk_shared (IN)
                         net (fo=0)                   0.000    -4.167    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -3.762 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -3.282    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -6.784 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -6.211    
                         clock uncertainty            0.381    -5.830    
                         output delay                 0.500    -5.330    
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  6.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.833ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.962ns  (logic 0.486ns (24.770%)  route 1.476ns (75.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 36.196 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.286    19.953    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X94Y180        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y180        FDCE (Prop_fdce_C_Q)         0.362    20.315 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.947    21.261    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X94Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/I1
    SLICE_X94Y178        LUT2 (Prop_lut2_I1_O)        0.124    21.385 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.529    21.915    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X94Y178        FDCE                                         f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.863    36.196    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.032    36.228    
                         clock uncertainty           -0.035    36.193    
    SLICE_X94Y178        FDCE (Recov_fdce_C_CLR)     -0.445    35.748    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.748    
                         arrival time                         -21.915    
  -------------------------------------------------------------------
                         slack                                 13.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.174ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.701ns  (logic 0.163ns (23.251%)  route 0.538ns (76.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.343    18.010    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X94Y180        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y180        FDCE (Prop_fdce_C_Q)         0.118    18.128 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.363    18.490    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X94Y178                                                     r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/I1
    SLICE_X94Y178        LUT2 (Prop_lut2_I1_O)        0.045    18.535 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.175    18.711    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X94Y178        FDCE                                         f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.638     1.638    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y178        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.013     1.625    
                         clock uncertainty            0.035     1.660    
    SLICE_X94Y178        FDCE (Remov_fdce_C_CLR)     -0.124     1.536    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                          18.711    
  -------------------------------------------------------------------
                         slack                                 17.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.840ns (16.894%)  route 4.132ns (83.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     9.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X126Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X126Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X126Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.840ns (16.894%)  route 4.132ns (83.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     9.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X126Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X126Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X126Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.840ns (16.894%)  route 4.132ns (83.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     9.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X126Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X126Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X126Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.840ns (16.894%)  route 4.132ns (83.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     9.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X126Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X126Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X126Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.840ns (16.894%)  route 4.132ns (83.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     9.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X126Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X126Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X126Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.840ns (16.894%)  route 4.132ns (83.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     9.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X126Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X126Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X126Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.840ns (16.909%)  route 4.128ns (83.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     9.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X127Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X127Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X127Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 27.560    

Slack (MET) :             27.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.840ns (16.909%)  route 4.128ns (83.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     9.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X127Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X127Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X127Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 27.560    

Slack (MET) :             27.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.840ns (16.909%)  route 4.128ns (83.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     9.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X127Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X127Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X127Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 27.560    

Slack (MET) :             27.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.840ns (16.909%)  route 4.128ns (83.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.244     3.244    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.340 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.681     5.022    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y139       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.419     5.441 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.320     7.760    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X113Y142                                                    r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I0
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.297     8.057 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.187     9.245    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X126Y145                                                    r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    SLICE_X126Y145       LUT1 (Prop_lut1_I0_O)        0.124     9.369 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     9.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X127Y145       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.808    35.808    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.899 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.569    37.469    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X127Y145       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.521    37.990    
                         clock uncertainty           -0.035    37.954    
    SLICE_X127Y145       FDCE (Recov_fdce_C_CLR)     -0.405    37.549    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 27.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.107%)  route 0.229ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X128Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y151       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.107%)  route 0.229ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X128Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y151       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.107%)  route 0.229ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X128Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y151       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.107%)  route 0.229ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X128Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y151       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.107%)  route 0.229ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X128Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y151       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.275     2.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y152       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X128Y152       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y152       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.275     2.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y152       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X128Y152       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y152       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.275     2.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X128Y152       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X128Y152       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X128Y152       FDCE (Remov_fdce_C_CLR)     -0.067     2.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.402%)  route 0.269ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.269     2.512    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.196     2.371    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.092     2.279    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.402%)  route 0.269ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.481     1.481    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.595     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X129Y148       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y148       FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.269     2.512    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X126Y150       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     1.674    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3                                                     r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.703 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X126Y150       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.196     2.371    
    SLICE_X126Y150       FDPE (Remov_fdpe_C_PRE)     -0.095     2.276    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       17.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X138Y154       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 17.949    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X138Y154       FDPE (Recov_fdpe_C_PRE)     -0.359    23.484    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         23.484    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 17.995    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.103     1.043    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     0.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.043    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     0.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.103     1.043    
    SLICE_X140Y158       FDPE (Remov_fdpe_C_PRE)     -0.071     0.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.299%)  route 0.396ns (70.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.596     1.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.164     1.172 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.396     1.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X133Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X133Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.152     1.277    
    SLICE_X133Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm_1
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       17.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X138Y154       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 17.949    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X138Y154       FDPE (Recov_fdpe_C_PRE)     -0.359    23.484    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         23.484    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 17.995    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.103     1.043    
                         clock uncertainty            0.195     1.237    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     1.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.043    
                         clock uncertainty            0.195     1.237    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     1.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.103     1.043    
                         clock uncertainty            0.195     1.237    
    SLICE_X140Y158       FDPE (Remov_fdpe_C_PRE)     -0.071     1.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.299%)  route 0.396ns (70.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.596     1.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.164     1.172 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.396     1.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X133Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X133Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.152     1.277    
                         clock uncertainty            0.195     1.471    
    SLICE_X133Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.379    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       17.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.195    23.982    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X138Y154       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 17.949    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X138Y154       FDPE (Recov_fdpe_C_PRE)     -0.359    23.484    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         23.484    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 17.995    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.195    23.843    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.103     1.043    
                         clock uncertainty            0.195     1.237    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     1.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.043    
                         clock uncertainty            0.195     1.237    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     1.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.103     1.043    
                         clock uncertainty            0.195     1.237    
    SLICE_X140Y158       FDPE (Remov_fdpe_C_PRE)     -0.071     1.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.299%)  route 0.396ns (70.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.596     1.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.164     1.172 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.396     1.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X133Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X133Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.152     1.277    
                         clock uncertainty            0.195     1.471    
    SLICE_X133Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.379    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.152     1.276    
                         clock uncertainty            0.195     1.470    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.378    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm_1
  To Clock:  dclk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       18.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.101    24.075    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 18.000    

Slack (MET) :             18.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.101    24.075    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 18.000    

Slack (MET) :             18.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.893%)  route 1.750ns (75.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 23.293 - 20.833 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.741     3.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X143Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDPE (Prop_fdpe_C_Q)         0.456     3.841 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.124     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X142Y158                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X142Y158       LUT2 (Prop_lut2_I0_O)        0.124     5.089 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.626     5.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X140Y157       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.622    23.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.884    24.177    
                         clock uncertainty           -0.101    24.075    
    SLICE_X140Y157       FDPE (Recov_fdpe_C_PRE)     -0.361    23.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 18.000    

Slack (MET) :             18.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.101    23.936    
    SLICE_X138Y154       FDCE (Recov_fdce_C_CLR)     -0.405    23.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 18.042    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.101    24.027    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.266%)  route 1.629ns (71.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.991     4.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X131Y147                                                    f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/I1
    SLICE_X131Y147       LUT2 (Prop_lut2_I1_O)        0.124     4.970 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.638     5.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X130Y147       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X130Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.101    24.027    
    SLICE_X130Y147       FDPE (Recov_fdpe_C_PRE)     -0.359    23.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.068%)  route 1.634ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.634     5.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X138Y154       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X138Y154       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.101    23.936    
    SLICE_X138Y154       FDPE (Recov_fdpe_C_PRE)     -0.359    23.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         23.577    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 18.088    

Slack (MET) :             18.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.101    23.936    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.130    

Slack (MET) :             18.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.101    23.936    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.130    

Slack (MET) :             18.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm_1 rise@20.833ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.100%)  route 1.546ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.232 - 20.833 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.693     3.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.518     3.855 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     5.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X137Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X137Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.806    24.037    
                         clock uncertainty           -0.101    23.936    
    SLICE_X137Y153       FDCE (Recov_fdce_C_CLR)     -0.405    23.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.103     1.043    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     0.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.043    
    SLICE_X140Y158       FDCE (Remov_fdce_C_CLR)     -0.067     0.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.615     1.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X140Y157       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDPE (Prop_fdpe_C_Q)         0.164     1.191 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X140Y158       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.887     1.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/sl_iport0_o[0]
    SLICE_X140Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.103     1.043    
    SLICE_X140Y158       FDPE (Remov_fdpe_C_PRE)     -0.071     0.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.299%)  route 0.396ns (70.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.596     1.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X136Y147       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y147       FDRE (Prop_fdre_C_Q)         0.164     1.172 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.396     1.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X133Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X133Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.152     1.277    
    SLICE_X133Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm_1 rise@0.000ns - dclk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.908%)  route 0.403ns (71.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.595     1.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X128Y147       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.171 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X131Y150       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                                                               r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/I
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1                                                   r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0                                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2985, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0                                                   r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2                                                     r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.863     1.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X131Y150       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.152     1.276    
    SLICE_X131Y150       FDCE (Remov_fdce_C_CLR)     -0.092     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.390    





