
07_btim.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003508  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080036ec  080036ec  000136ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003774  08003774  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003774  08003774  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003774  08003774  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003778  08003778  00013778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800377c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  20000068  080037e4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  080037e4  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c4eb  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002162  00000000  00000000  0002c5bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d00  00000000  00000000  0002e728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a15  00000000  00000000  0002f428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003547  00000000  00000000  0002fe3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000109b0  00000000  00000000  00033384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009a809  00000000  00000000  00043d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003bc8  00000000  00000000  000de540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000e2108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000068 	.word	0x20000068
 8000200:	00000000 	.word	0x00000000
 8000204:	080036d4 	.word	0x080036d4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000006c 	.word	0x2000006c
 8000220:	080036d4 	.word	0x080036d4

08000224 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b088      	sub	sp, #32
 8000228:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800022a:	f107 0310 	add.w	r3, r7, #16
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000238:	4b23      	ldr	r3, [pc, #140]	; (80002c8 <MX_GPIO_Init+0xa4>)
 800023a:	699b      	ldr	r3, [r3, #24]
 800023c:	4a22      	ldr	r2, [pc, #136]	; (80002c8 <MX_GPIO_Init+0xa4>)
 800023e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000242:	6193      	str	r3, [r2, #24]
 8000244:	4b20      	ldr	r3, [pc, #128]	; (80002c8 <MX_GPIO_Init+0xa4>)
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024c:	60fb      	str	r3, [r7, #12]
 800024e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000250:	4b1d      	ldr	r3, [pc, #116]	; (80002c8 <MX_GPIO_Init+0xa4>)
 8000252:	699b      	ldr	r3, [r3, #24]
 8000254:	4a1c      	ldr	r2, [pc, #112]	; (80002c8 <MX_GPIO_Init+0xa4>)
 8000256:	f043 0310 	orr.w	r3, r3, #16
 800025a:	6193      	str	r3, [r2, #24]
 800025c:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <MX_GPIO_Init+0xa4>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	f003 0310 	and.w	r3, r3, #16
 8000264:	60bb      	str	r3, [r7, #8]
 8000266:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000268:	4b17      	ldr	r3, [pc, #92]	; (80002c8 <MX_GPIO_Init+0xa4>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a16      	ldr	r2, [pc, #88]	; (80002c8 <MX_GPIO_Init+0xa4>)
 800026e:	f043 0304 	orr.w	r3, r3, #4
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b14      	ldr	r3, [pc, #80]	; (80002c8 <MX_GPIO_Init+0xa4>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f003 0304 	and.w	r3, r3, #4
 800027c:	607b      	str	r3, [r7, #4]
 800027e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 8000280:	2201      	movs	r2, #1
 8000282:	2160      	movs	r1, #96	; 0x60
 8000284:	4811      	ldr	r0, [pc, #68]	; (80002cc <MX_GPIO_Init+0xa8>)
 8000286:	f000 ffb7 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 800028a:	2360      	movs	r3, #96	; 0x60
 800028c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800028e:	2301      	movs	r3, #1
 8000290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000292:	2301      	movs	r3, #1
 8000294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000296:	2303      	movs	r3, #3
 8000298:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800029a:	f107 0310 	add.w	r3, r7, #16
 800029e:	4619      	mov	r1, r3
 80002a0:	480a      	ldr	r0, [pc, #40]	; (80002cc <MX_GPIO_Init+0xa8>)
 80002a2:	f000 fe15 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = WK_UP_Pin|KEY0_Pin;
 80002a6:	f248 0301 	movw	r3, #32769	; 0x8001
 80002aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002ac:	2300      	movs	r3, #0
 80002ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80002b0:	2302      	movs	r3, #2
 80002b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <MX_GPIO_Init+0xac>)
 80002bc:	f000 fe08 	bl	8000ed0 <HAL_GPIO_Init>

}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40021000 	.word	0x40021000
 80002cc:	40011800 	.word	0x40011800
 80002d0:	40010800 	.word	0x40010800

080002d4 <stm32f103ve_show_mesg>:
 * @brief   Displays information about the experiment
 * @param   None
 * @retval  None
 */
void stm32f103ve_show_mesg(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	/* The serial port outputs the experimental information */
	printf("\n");
 80002d8:	200a      	movs	r0, #10
 80002da:	f002 fddd 	bl	8002e98 <putchar>
	printf("********************************\r\n");
 80002de:	480a      	ldr	r0, [pc, #40]	; (8000308 <stm32f103ve_show_mesg+0x34>)
 80002e0:	f002 fe36 	bl	8002f50 <puts>
	printf("STM32F103\r\n");
 80002e4:	4809      	ldr	r0, [pc, #36]	; (800030c <stm32f103ve_show_mesg+0x38>)
 80002e6:	f002 fe33 	bl	8002f50 <puts>
	printf("BTIM Interrupt Test\r\n");
 80002ea:	4809      	ldr	r0, [pc, #36]	; (8000310 <stm32f103ve_show_mesg+0x3c>)
 80002ec:	f002 fe30 	bl	8002f50 <puts>
	printf("ATOM@ALIENTEK\r\n");
 80002f0:	4808      	ldr	r0, [pc, #32]	; (8000314 <stm32f103ve_show_mesg+0x40>)
 80002f2:	f002 fe2d 	bl	8002f50 <puts>
	printf("********************************\r\n");
 80002f6:	4804      	ldr	r0, [pc, #16]	; (8000308 <stm32f103ve_show_mesg+0x34>)
 80002f8:	f002 fe2a 	bl	8002f50 <puts>
	printf("\r\n");
 80002fc:	4806      	ldr	r0, [pc, #24]	; (8000318 <stm32f103ve_show_mesg+0x44>)
 80002fe:	f002 fe27 	bl	8002f50 <puts>
}
 8000302:	bf00      	nop
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	080036ec 	.word	0x080036ec
 800030c:	08003710 	.word	0x08003710
 8000310:	0800371c 	.word	0x0800371c
 8000314:	08003734 	.word	0x08003734
 8000318:	08003744 	.word	0x08003744

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000320:	f000 fb00 	bl	8000924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000324:	f000 f812 	bl	800034c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000328:	f7ff ff7c 	bl	8000224 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800032c:	f000 f9f6 	bl	800071c <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8000330:	f000 f96c 	bl	800060c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  stm32f103ve_show_mesg();
 8000334:	f7ff ffce 	bl	80002d4 <stm32f103ve_show_mesg>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 LED0_TOGGLE();          /* LED0 blinks to indicate that the program is running. */
 8000338:	2120      	movs	r1, #32
 800033a:	4803      	ldr	r0, [pc, #12]	; (8000348 <main+0x2c>)
 800033c:	f000 ff74 	bl	8001228 <HAL_GPIO_TogglePin>
	 HAL_Delay(200);   		 /* delay 200ms */
 8000340:	20c8      	movs	r0, #200	; 0xc8
 8000342:	f000 fb51 	bl	80009e8 <HAL_Delay>
	 LED0_TOGGLE();          /* LED0 blinks to indicate that the program is running. */
 8000346:	e7f7      	b.n	8000338 <main+0x1c>
 8000348:	40011800 	.word	0x40011800

0800034c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b090      	sub	sp, #64	; 0x40
 8000350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000352:	f107 0318 	add.w	r3, r7, #24
 8000356:	2228      	movs	r2, #40	; 0x28
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f002 fed8 	bl	8003110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]
 800036c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800036e:	2301      	movs	r3, #1
 8000370:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000372:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000376:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800037c:	2301      	movs	r3, #1
 800037e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000380:	2302      	movs	r3, #2
 8000382:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000384:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000388:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800038a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800038e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000390:	f107 0318 	add.w	r3, r7, #24
 8000394:	4618      	mov	r0, r3
 8000396:	f000 ff61 	bl	800125c <HAL_RCC_OscConfig>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003a0:	f000 f819 	bl	80003d6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003a4:	230f      	movs	r3, #15
 80003a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003a8:	2302      	movs	r3, #2
 80003aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ba:	1d3b      	adds	r3, r7, #4
 80003bc:	2102      	movs	r1, #2
 80003be:	4618      	mov	r0, r3
 80003c0:	f001 f9ce 	bl	8001760 <HAL_RCC_ClockConfig>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003ca:	f000 f804 	bl	80003d6 <Error_Handler>
  }
}
 80003ce:	bf00      	nop
 80003d0:	3740      	adds	r7, #64	; 0x40
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}

080003d6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003da:	b672      	cpsid	i
}
 80003dc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003de:	e7fe      	b.n	80003de <Error_Handler+0x8>

080003e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003e6:	4b16      	ldr	r3, [pc, #88]	; (8000440 <HAL_MspInit+0x60>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	4a15      	ldr	r2, [pc, #84]	; (8000440 <HAL_MspInit+0x60>)
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	6193      	str	r3, [r2, #24]
 80003f2:	4b13      	ldr	r3, [pc, #76]	; (8000440 <HAL_MspInit+0x60>)
 80003f4:	699b      	ldr	r3, [r3, #24]
 80003f6:	f003 0301 	and.w	r3, r3, #1
 80003fa:	60bb      	str	r3, [r7, #8]
 80003fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003fe:	4b10      	ldr	r3, [pc, #64]	; (8000440 <HAL_MspInit+0x60>)
 8000400:	69db      	ldr	r3, [r3, #28]
 8000402:	4a0f      	ldr	r2, [pc, #60]	; (8000440 <HAL_MspInit+0x60>)
 8000404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000408:	61d3      	str	r3, [r2, #28]
 800040a:	4b0d      	ldr	r3, [pc, #52]	; (8000440 <HAL_MspInit+0x60>)
 800040c:	69db      	ldr	r3, [r3, #28]
 800040e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000416:	2005      	movs	r0, #5
 8000418:	f000 fbd6 	bl	8000bc8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800041c:	4b09      	ldr	r3, [pc, #36]	; (8000444 <HAL_MspInit+0x64>)
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	60fb      	str	r3, [r7, #12]
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000430:	60fb      	str	r3, [r7, #12]
 8000432:	4a04      	ldr	r2, [pc, #16]	; (8000444 <HAL_MspInit+0x64>)
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000438:	bf00      	nop
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	40021000 	.word	0x40021000
 8000444:	40010000 	.word	0x40010000

08000448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800044c:	e7fe      	b.n	800044c <NMI_Handler+0x4>

0800044e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000452:	e7fe      	b.n	8000452 <HardFault_Handler+0x4>

08000454 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000458:	e7fe      	b.n	8000458 <MemManage_Handler+0x4>

0800045a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800045a:	b480      	push	{r7}
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800045e:	e7fe      	b.n	800045e <BusFault_Handler+0x4>

08000460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000464:	e7fe      	b.n	8000464 <UsageFault_Handler+0x4>

08000466 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000466:	b480      	push	{r7}
 8000468:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800046a:	bf00      	nop
 800046c:	46bd      	mov	sp, r7
 800046e:	bc80      	pop	{r7}
 8000470:	4770      	bx	lr

08000472 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr

0800047e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800048e:	f000 fa8f 	bl	80009b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800049c:	4802      	ldr	r0, [pc, #8]	; (80004a8 <USART1_IRQHandler+0x10>)
 800049e:	f001 feb9 	bl	8002214 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	200001a0 	.word	0x200001a0

080004ac <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80004b0:	4802      	ldr	r0, [pc, #8]	; (80004bc <TIM6_IRQHandler+0x10>)
 80004b2:	f001 fb93 	bl	8001bdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80004b6:	bf00      	nop
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000088 	.word	0x20000088

080004c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004cc:	2300      	movs	r3, #0
 80004ce:	617b      	str	r3, [r7, #20]
 80004d0:	e00a      	b.n	80004e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80004d2:	f3af 8000 	nop.w
 80004d6:	4601      	mov	r1, r0
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	1c5a      	adds	r2, r3, #1
 80004dc:	60ba      	str	r2, [r7, #8]
 80004de:	b2ca      	uxtb	r2, r1
 80004e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004e2:	697b      	ldr	r3, [r7, #20]
 80004e4:	3301      	adds	r3, #1
 80004e6:	617b      	str	r3, [r7, #20]
 80004e8:	697a      	ldr	r2, [r7, #20]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	dbf0      	blt.n	80004d2 <_read+0x12>
  }

  return len;
 80004f0:	687b      	ldr	r3, [r7, #4]
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3718      	adds	r7, #24
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}

080004fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b086      	sub	sp, #24
 80004fe:	af00      	add	r7, sp, #0
 8000500:	60f8      	str	r0, [r7, #12]
 8000502:	60b9      	str	r1, [r7, #8]
 8000504:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000506:	2300      	movs	r3, #0
 8000508:	617b      	str	r3, [r7, #20]
 800050a:	e009      	b.n	8000520 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	1c5a      	adds	r2, r3, #1
 8000510:	60ba      	str	r2, [r7, #8]
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	4618      	mov	r0, r3
 8000516:	f000 f8ef 	bl	80006f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	3301      	adds	r3, #1
 800051e:	617b      	str	r3, [r7, #20]
 8000520:	697a      	ldr	r2, [r7, #20]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	429a      	cmp	r2, r3
 8000526:	dbf1      	blt.n	800050c <_write+0x12>
  }
  return len;
 8000528:	687b      	ldr	r3, [r7, #4]
}
 800052a:	4618      	mov	r0, r3
 800052c:	3718      	adds	r7, #24
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}

08000532 <_close>:

int _close(int file)
{
 8000532:	b480      	push	{r7}
 8000534:	b083      	sub	sp, #12
 8000536:	af00      	add	r7, sp, #0
 8000538:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800053a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800053e:	4618      	mov	r0, r3
 8000540:	370c      	adds	r7, #12
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr

08000548 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000558:	605a      	str	r2, [r3, #4]
  return 0;
 800055a:	2300      	movs	r3, #0
}
 800055c:	4618      	mov	r0, r3
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr

08000566 <_isatty>:

int _isatty(int file)
{
 8000566:	b480      	push	{r7}
 8000568:	b083      	sub	sp, #12
 800056a:	af00      	add	r7, sp, #0
 800056c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800056e:	2301      	movs	r3, #1
}
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	bc80      	pop	{r7}
 8000578:	4770      	bx	lr

0800057a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800057a:	b480      	push	{r7}
 800057c:	b085      	sub	sp, #20
 800057e:	af00      	add	r7, sp, #0
 8000580:	60f8      	str	r0, [r7, #12]
 8000582:	60b9      	str	r1, [r7, #8]
 8000584:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000586:	2300      	movs	r3, #0
}
 8000588:	4618      	mov	r0, r3
 800058a:	3714      	adds	r7, #20
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr
	...

08000594 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800059c:	4a14      	ldr	r2, [pc, #80]	; (80005f0 <_sbrk+0x5c>)
 800059e:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <_sbrk+0x60>)
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005a8:	4b13      	ldr	r3, [pc, #76]	; (80005f8 <_sbrk+0x64>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d102      	bne.n	80005b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005b0:	4b11      	ldr	r3, [pc, #68]	; (80005f8 <_sbrk+0x64>)
 80005b2:	4a12      	ldr	r2, [pc, #72]	; (80005fc <_sbrk+0x68>)
 80005b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005b6:	4b10      	ldr	r3, [pc, #64]	; (80005f8 <_sbrk+0x64>)
 80005b8:	681a      	ldr	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4413      	add	r3, r2
 80005be:	693a      	ldr	r2, [r7, #16]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d207      	bcs.n	80005d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005c4:	f002 fdf2 	bl	80031ac <__errno>
 80005c8:	4603      	mov	r3, r0
 80005ca:	220c      	movs	r2, #12
 80005cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005ce:	f04f 33ff 	mov.w	r3, #4294967295
 80005d2:	e009      	b.n	80005e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005d4:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <_sbrk+0x64>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005da:	4b07      	ldr	r3, [pc, #28]	; (80005f8 <_sbrk+0x64>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4413      	add	r3, r2
 80005e2:	4a05      	ldr	r2, [pc, #20]	; (80005f8 <_sbrk+0x64>)
 80005e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005e6:	68fb      	ldr	r3, [r7, #12]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	3718      	adds	r7, #24
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20010000 	.word	0x20010000
 80005f4:	00000400 	.word	0x00000400
 80005f8:	20000084 	.word	0x20000084
 80005fc:	20000338 	.word	0x20000338

08000600 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000604:	bf00      	nop
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr

0800060c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000612:	463b      	mov	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800061a:	4b17      	ldr	r3, [pc, #92]	; (8000678 <MX_TIM6_Init+0x6c>)
 800061c:	4a17      	ldr	r2, [pc, #92]	; (800067c <MX_TIM6_Init+0x70>)
 800061e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8000620:	4b15      	ldr	r3, [pc, #84]	; (8000678 <MX_TIM6_Init+0x6c>)
 8000622:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000626:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000628:	4b13      	ldr	r3, [pc, #76]	; (8000678 <MX_TIM6_Init+0x6c>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000-1;
 800062e:	4b12      	ldr	r3, [pc, #72]	; (8000678 <MX_TIM6_Init+0x6c>)
 8000630:	f241 3287 	movw	r2, #4999	; 0x1387
 8000634:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000636:	4b10      	ldr	r3, [pc, #64]	; (8000678 <MX_TIM6_Init+0x6c>)
 8000638:	2280      	movs	r2, #128	; 0x80
 800063a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800063c:	480e      	ldr	r0, [pc, #56]	; (8000678 <MX_TIM6_Init+0x6c>)
 800063e:	f001 fa1d 	bl	8001a7c <HAL_TIM_Base_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000648:	f7ff fec5 	bl	80003d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800064c:	2300      	movs	r3, #0
 800064e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000654:	463b      	mov	r3, r7
 8000656:	4619      	mov	r1, r3
 8000658:	4807      	ldr	r0, [pc, #28]	; (8000678 <MX_TIM6_Init+0x6c>)
 800065a:	f001 fc65 	bl	8001f28 <HAL_TIMEx_MasterConfigSynchronization>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000664:	f7ff feb7 	bl	80003d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_TIM_Base_Start_IT(&htim6);    /* Enable timer 6 and its update interrupt */
 8000668:	4803      	ldr	r0, [pc, #12]	; (8000678 <MX_TIM6_Init+0x6c>)
 800066a:	f001 fa57 	bl	8001b1c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM6_Init 2 */

}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000088 	.word	0x20000088
 800067c:	40001000 	.word	0x40001000

08000680 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a0d      	ldr	r2, [pc, #52]	; (80006c4 <HAL_TIM_Base_MspInit+0x44>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d113      	bne.n	80006ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000692:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <HAL_TIM_Base_MspInit+0x48>)
 8000694:	69db      	ldr	r3, [r3, #28]
 8000696:	4a0c      	ldr	r2, [pc, #48]	; (80006c8 <HAL_TIM_Base_MspInit+0x48>)
 8000698:	f043 0310 	orr.w	r3, r3, #16
 800069c:	61d3      	str	r3, [r2, #28]
 800069e:	4b0a      	ldr	r3, [pc, #40]	; (80006c8 <HAL_TIM_Base_MspInit+0x48>)
 80006a0:	69db      	ldr	r3, [r3, #28]
 80006a2:	f003 0310 	and.w	r3, r3, #16
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 1);
 80006aa:	2201      	movs	r2, #1
 80006ac:	2102      	movs	r1, #2
 80006ae:	2036      	movs	r0, #54	; 0x36
 80006b0:	f000 fa95 	bl	8000bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80006b4:	2036      	movs	r0, #54	; 0x36
 80006b6:	f000 faae 	bl	8000c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3710      	adds	r7, #16
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40001000 	.word	0x40001000
 80006c8:	40021000 	.word	0x40021000

080006cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a05      	ldr	r2, [pc, #20]	; (80006f0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d103      	bne.n	80006e6 <HAL_TIM_PeriodElapsedCallback+0x1a>
    {
        LED1_TOGGLE(); /* turn over LED1 */
 80006de:	2140      	movs	r1, #64	; 0x40
 80006e0:	4804      	ldr	r0, [pc, #16]	; (80006f4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80006e2:	f000 fda1 	bl	8001228 <HAL_GPIO_TogglePin>
    }
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40001000 	.word	0x40001000
 80006f4:	40011800 	.word	0x40011800

080006f8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000700:	1d39      	adds	r1, r7, #4
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	2201      	movs	r2, #1
 8000708:	4803      	ldr	r0, [pc, #12]	; (8000718 <__io_putchar+0x20>)
 800070a:	f001 fcdb 	bl	80020c4 <HAL_UART_Transmit>
	return ch;
 800070e:	687b      	ldr	r3, [r7, #4]
}
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	200001a0 	.word	0x200001a0

0800071c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000720:	4b13      	ldr	r3, [pc, #76]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000722:	4a14      	ldr	r2, [pc, #80]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000724:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000726:	4b12      	ldr	r3, [pc, #72]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800072c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b10      	ldr	r3, [pc, #64]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800073a:	4b0d      	ldr	r3, [pc, #52]	; (8000770 <MX_USART1_UART_Init+0x54>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b0b      	ldr	r3, [pc, #44]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b08      	ldr	r3, [pc, #32]	; (8000770 <MX_USART1_UART_Init+0x54>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000752:	4807      	ldr	r0, [pc, #28]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000754:	f001 fc66 	bl	8002024 <HAL_UART_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800075e:	f7ff fe3a 	bl	80003d6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* This function enables the receive interrupt: flag UART_IT_RXNE and sets
   * the receive buffer and the maximum amount of data the receive buffer can receive */
   HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8000762:	2201      	movs	r2, #1
 8000764:	4904      	ldr	r1, [pc, #16]	; (8000778 <MX_USART1_UART_Init+0x5c>)
 8000766:	4802      	ldr	r0, [pc, #8]	; (8000770 <MX_USART1_UART_Init+0x54>)
 8000768:	f001 fd2f 	bl	80021ca <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200001a0 	.word	0x200001a0
 8000774:	40013800 	.word	0x40013800
 8000778:	2000019c 	.word	0x2000019c

0800077c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	f107 0310 	add.w	r3, r7, #16
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a20      	ldr	r2, [pc, #128]	; (8000818 <HAL_UART_MspInit+0x9c>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d139      	bne.n	8000810 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800079c:	4b1f      	ldr	r3, [pc, #124]	; (800081c <HAL_UART_MspInit+0xa0>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	4a1e      	ldr	r2, [pc, #120]	; (800081c <HAL_UART_MspInit+0xa0>)
 80007a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007a6:	6193      	str	r3, [r2, #24]
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <HAL_UART_MspInit+0xa0>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b4:	4b19      	ldr	r3, [pc, #100]	; (800081c <HAL_UART_MspInit+0xa0>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	4a18      	ldr	r2, [pc, #96]	; (800081c <HAL_UART_MspInit+0xa0>)
 80007ba:	f043 0304 	orr.w	r3, r3, #4
 80007be:	6193      	str	r3, [r2, #24]
 80007c0:	4b16      	ldr	r3, [pc, #88]	; (800081c <HAL_UART_MspInit+0xa0>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	f003 0304 	and.w	r3, r3, #4
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d2:	2302      	movs	r3, #2
 80007d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d6:	2303      	movs	r3, #3
 80007d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	f107 0310 	add.w	r3, r7, #16
 80007de:	4619      	mov	r1, r3
 80007e0:	480f      	ldr	r0, [pc, #60]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007e2:	f000 fb75 	bl	8000ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f4:	f107 0310 	add.w	r3, r7, #16
 80007f8:	4619      	mov	r1, r3
 80007fa:	4809      	ldr	r0, [pc, #36]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007fc:	f000 fb68 	bl	8000ed0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 2);
 8000800:	2202      	movs	r2, #2
 8000802:	2102      	movs	r1, #2
 8000804:	2025      	movs	r0, #37	; 0x25
 8000806:	f000 f9ea 	bl	8000bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800080a:	2025      	movs	r0, #37	; 0x25
 800080c:	f000 fa03 	bl	8000c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40013800 	.word	0x40013800
 800081c:	40021000 	.word	0x40021000
 8000820:	40010800 	.word	0x40010800

08000824 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)                      /* if it is serial port USART1 */
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a24      	ldr	r2, [pc, #144]	; (80008c4 <HAL_UART_RxCpltCallback+0xa0>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d142      	bne.n	80008bc <HAL_UART_RxCpltCallback+0x98>
    {
        if ((g_usart_rx_sta & 0x8000) == 0)             /* receipt not completed */
 8000836:	4b24      	ldr	r3, [pc, #144]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	b21b      	sxth	r3, r3
 800083c:	2b00      	cmp	r3, #0
 800083e:	db38      	blt.n	80008b2 <HAL_UART_RxCpltCallback+0x8e>
        {
            if (g_usart_rx_sta & 0x4000)                /* 0x0d has been received (the Enter key). */
 8000840:	4b21      	ldr	r3, [pc, #132]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000848:	2b00      	cmp	r3, #0
 800084a:	d011      	beq.n	8000870 <HAL_UART_RxCpltCallback+0x4c>
            {
                if (g_rx_buffer[0] != 0x0a)             /* this is not 0x0a (that is, not a newline key) */
 800084c:	4b1f      	ldr	r3, [pc, #124]	; (80008cc <HAL_UART_RxCpltCallback+0xa8>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b0a      	cmp	r3, #10
 8000852:	d003      	beq.n	800085c <HAL_UART_RxCpltCallback+0x38>
                {
                    g_usart_rx_sta = 0;                 /* receive error,restart */
 8000854:	4b1c      	ldr	r3, [pc, #112]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 8000856:	2200      	movs	r2, #0
 8000858:	801a      	strh	r2, [r3, #0]
 800085a:	e02a      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x8e>
                }
                else                                    /* it gets 0x0a (the newline key) */
                {
                    g_usart_rx_sta |= 0x8000;           /* the reception is complete */
 800085c:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000864:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000868:	b29a      	uxth	r2, r3
 800086a:	4b17      	ldr	r3, [pc, #92]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 800086c:	801a      	strh	r2, [r3, #0]
 800086e:	e020      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x8e>
                }
            }
            else                                        /* 0X0d has not been reached yet (the Enter key) */
            {
                if (g_rx_buffer[0] == 0x0d)
 8000870:	4b16      	ldr	r3, [pc, #88]	; (80008cc <HAL_UART_RxCpltCallback+0xa8>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	2b0d      	cmp	r3, #13
 8000876:	d107      	bne.n	8000888 <HAL_UART_RxCpltCallback+0x64>
                    g_usart_rx_sta |= 0x4000;
 8000878:	4b13      	ldr	r3, [pc, #76]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000880:	b29a      	uxth	r2, r3
 8000882:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 8000884:	801a      	strh	r2, [r3, #0]
 8000886:	e014      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x8e>
                else
                {
                    g_usart_rx_buf[g_usart_rx_sta & 0X3FFF] = g_rx_buffer[0];
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 800088a:	881b      	ldrh	r3, [r3, #0]
 800088c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000890:	4a0e      	ldr	r2, [pc, #56]	; (80008cc <HAL_UART_RxCpltCallback+0xa8>)
 8000892:	7811      	ldrb	r1, [r2, #0]
 8000894:	4a0e      	ldr	r2, [pc, #56]	; (80008d0 <HAL_UART_RxCpltCallback+0xac>)
 8000896:	54d1      	strb	r1, [r2, r3]
                    g_usart_rx_sta++;
 8000898:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 800089a:	881b      	ldrh	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	b29a      	uxth	r2, r3
 80008a0:	4b09      	ldr	r3, [pc, #36]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 80008a2:	801a      	strh	r2, [r3, #0]

                    if (g_usart_rx_sta > (USART_REC_LEN - 1))
 80008a4:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 80008a6:	881b      	ldrh	r3, [r3, #0]
 80008a8:	2bc7      	cmp	r3, #199	; 0xc7
 80008aa:	d902      	bls.n	80008b2 <HAL_UART_RxCpltCallback+0x8e>
                    {
                        g_usart_rx_sta = 0;             /* receive data error, start receive again */
 80008ac:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_UART_RxCpltCallback+0xa4>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 80008b2:	2201      	movs	r2, #1
 80008b4:	4905      	ldr	r1, [pc, #20]	; (80008cc <HAL_UART_RxCpltCallback+0xa8>)
 80008b6:	4807      	ldr	r0, [pc, #28]	; (80008d4 <HAL_UART_RxCpltCallback+0xb0>)
 80008b8:	f001 fc87 	bl	80021ca <HAL_UART_Receive_IT>
    }
}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40013800 	.word	0x40013800
 80008c8:	20000198 	.word	0x20000198
 80008cc:	2000019c 	.word	0x2000019c
 80008d0:	200000d0 	.word	0x200000d0
 80008d4:	200001a0 	.word	0x200001a0

080008d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008d8:	f7ff fe92 	bl	8000600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008dc:	480b      	ldr	r0, [pc, #44]	; (800090c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008de:	490c      	ldr	r1, [pc, #48]	; (8000910 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008e0:	4a0c      	ldr	r2, [pc, #48]	; (8000914 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e4:	e002      	b.n	80008ec <LoopCopyDataInit>

080008e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ea:	3304      	adds	r3, #4

080008ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f0:	d3f9      	bcc.n	80008e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f2:	4a09      	ldr	r2, [pc, #36]	; (8000918 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008f4:	4c09      	ldr	r4, [pc, #36]	; (800091c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f8:	e001      	b.n	80008fe <LoopFillZerobss>

080008fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008fc:	3204      	adds	r2, #4

080008fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000900:	d3fb      	bcc.n	80008fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000902:	f002 fc59 	bl	80031b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000906:	f7ff fd09 	bl	800031c <main>
  bx lr
 800090a:	4770      	bx	lr
  ldr r0, =_sdata
 800090c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000910:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000914:	0800377c 	.word	0x0800377c
  ldr r2, =_sbss
 8000918:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800091c:	20000338 	.word	0x20000338

08000920 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000920:	e7fe      	b.n	8000920 <ADC1_2_IRQHandler>
	...

08000924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000928:	4b08      	ldr	r3, [pc, #32]	; (800094c <HAL_Init+0x28>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a07      	ldr	r2, [pc, #28]	; (800094c <HAL_Init+0x28>)
 800092e:	f043 0310 	orr.w	r3, r3, #16
 8000932:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000934:	2003      	movs	r0, #3
 8000936:	f000 f947 	bl	8000bc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800093a:	2000      	movs	r0, #0
 800093c:	f000 f808 	bl	8000950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000940:	f7ff fd4e 	bl	80003e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000944:	2300      	movs	r3, #0
}
 8000946:	4618      	mov	r0, r3
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40022000 	.word	0x40022000

08000950 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000958:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <HAL_InitTick+0x54>)
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <HAL_InitTick+0x58>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	4619      	mov	r1, r3
 8000962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000966:	fbb3 f3f1 	udiv	r3, r3, r1
 800096a:	fbb2 f3f3 	udiv	r3, r2, r3
 800096e:	4618      	mov	r0, r3
 8000970:	f000 f95f 	bl	8000c32 <HAL_SYSTICK_Config>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800097a:	2301      	movs	r3, #1
 800097c:	e00e      	b.n	800099c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2b0f      	cmp	r3, #15
 8000982:	d80a      	bhi.n	800099a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000984:	2200      	movs	r2, #0
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	f04f 30ff 	mov.w	r0, #4294967295
 800098c:	f000 f927 	bl	8000bde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <HAL_InitTick+0x5c>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000996:	2300      	movs	r3, #0
 8000998:	e000      	b.n	800099c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800099a:	2301      	movs	r3, #1
}
 800099c:	4618      	mov	r0, r3
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000000 	.word	0x20000000
 80009a8:	20000008 	.word	0x20000008
 80009ac:	20000004 	.word	0x20000004

080009b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <HAL_IncTick+0x1c>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	461a      	mov	r2, r3
 80009ba:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <HAL_IncTick+0x20>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4413      	add	r3, r2
 80009c0:	4a03      	ldr	r2, [pc, #12]	; (80009d0 <HAL_IncTick+0x20>)
 80009c2:	6013      	str	r3, [r2, #0]
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr
 80009cc:	20000008 	.word	0x20000008
 80009d0:	200001e8 	.word	0x200001e8

080009d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  return uwTick;
 80009d8:	4b02      	ldr	r3, [pc, #8]	; (80009e4 <HAL_GetTick+0x10>)
 80009da:	681b      	ldr	r3, [r3, #0]
}
 80009dc:	4618      	mov	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	bc80      	pop	{r7}
 80009e2:	4770      	bx	lr
 80009e4:	200001e8 	.word	0x200001e8

080009e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009f0:	f7ff fff0 	bl	80009d4 <HAL_GetTick>
 80009f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a00:	d005      	beq.n	8000a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <HAL_Delay+0x44>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	461a      	mov	r2, r3
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a0e:	bf00      	nop
 8000a10:	f7ff ffe0 	bl	80009d4 <HAL_GetTick>
 8000a14:	4602      	mov	r2, r0
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	68fa      	ldr	r2, [r7, #12]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d8f7      	bhi.n	8000a10 <HAL_Delay+0x28>
  {
  }
}
 8000a20:	bf00      	nop
 8000a22:	bf00      	nop
 8000a24:	3710      	adds	r7, #16
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000008 	.word	0x20000008

08000a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f003 0307 	and.w	r3, r3, #7
 8000a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <__NVIC_SetPriorityGrouping+0x44>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a46:	68ba      	ldr	r2, [r7, #8]
 8000a48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a62:	4a04      	ldr	r2, [pc, #16]	; (8000a74 <__NVIC_SetPriorityGrouping+0x44>)
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	60d3      	str	r3, [r2, #12]
}
 8000a68:	bf00      	nop
 8000a6a:	3714      	adds	r7, #20
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	e000ed00 	.word	0xe000ed00

08000a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a7c:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <__NVIC_GetPriorityGrouping+0x18>)
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	0a1b      	lsrs	r3, r3, #8
 8000a82:	f003 0307 	and.w	r3, r3, #7
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bc80      	pop	{r7}
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	db0b      	blt.n	8000abe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	f003 021f 	and.w	r2, r3, #31
 8000aac:	4906      	ldr	r1, [pc, #24]	; (8000ac8 <__NVIC_EnableIRQ+0x34>)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	095b      	lsrs	r3, r3, #5
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000abe:	bf00      	nop
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr
 8000ac8:	e000e100 	.word	0xe000e100

08000acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	6039      	str	r1, [r7, #0]
 8000ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	db0a      	blt.n	8000af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	490c      	ldr	r1, [pc, #48]	; (8000b18 <__NVIC_SetPriority+0x4c>)
 8000ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aea:	0112      	lsls	r2, r2, #4
 8000aec:	b2d2      	uxtb	r2, r2
 8000aee:	440b      	add	r3, r1
 8000af0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000af4:	e00a      	b.n	8000b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	b2da      	uxtb	r2, r3
 8000afa:	4908      	ldr	r1, [pc, #32]	; (8000b1c <__NVIC_SetPriority+0x50>)
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	f003 030f 	and.w	r3, r3, #15
 8000b02:	3b04      	subs	r3, #4
 8000b04:	0112      	lsls	r2, r2, #4
 8000b06:	b2d2      	uxtb	r2, r2
 8000b08:	440b      	add	r3, r1
 8000b0a:	761a      	strb	r2, [r3, #24]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bc80      	pop	{r7}
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000e100 	.word	0xe000e100
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b089      	sub	sp, #36	; 0x24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	60b9      	str	r1, [r7, #8]
 8000b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	f003 0307 	and.w	r3, r3, #7
 8000b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b34:	69fb      	ldr	r3, [r7, #28]
 8000b36:	f1c3 0307 	rsb	r3, r3, #7
 8000b3a:	2b04      	cmp	r3, #4
 8000b3c:	bf28      	it	cs
 8000b3e:	2304      	movcs	r3, #4
 8000b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	3304      	adds	r3, #4
 8000b46:	2b06      	cmp	r3, #6
 8000b48:	d902      	bls.n	8000b50 <NVIC_EncodePriority+0x30>
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	3b03      	subs	r3, #3
 8000b4e:	e000      	b.n	8000b52 <NVIC_EncodePriority+0x32>
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b54:	f04f 32ff 	mov.w	r2, #4294967295
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	43da      	mvns	r2, r3
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	401a      	ands	r2, r3
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b68:	f04f 31ff 	mov.w	r1, #4294967295
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b72:	43d9      	mvns	r1, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b78:	4313      	orrs	r3, r2
         );
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3724      	adds	r7, #36	; 0x24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr

08000b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b94:	d301      	bcc.n	8000b9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b96:	2301      	movs	r3, #1
 8000b98:	e00f      	b.n	8000bba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b9a:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <SysTick_Config+0x40>)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ba2:	210f      	movs	r1, #15
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba8:	f7ff ff90 	bl	8000acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bac:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <SysTick_Config+0x40>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bb2:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <SysTick_Config+0x40>)
 8000bb4:	2207      	movs	r2, #7
 8000bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	e000e010 	.word	0xe000e010

08000bc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f7ff ff2d 	bl	8000a30 <__NVIC_SetPriorityGrouping>
}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b086      	sub	sp, #24
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	4603      	mov	r3, r0
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
 8000bea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bf0:	f7ff ff42 	bl	8000a78 <__NVIC_GetPriorityGrouping>
 8000bf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	68b9      	ldr	r1, [r7, #8]
 8000bfa:	6978      	ldr	r0, [r7, #20]
 8000bfc:	f7ff ff90 	bl	8000b20 <NVIC_EncodePriority>
 8000c00:	4602      	mov	r2, r0
 8000c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c06:	4611      	mov	r1, r2
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff ff5f 	bl	8000acc <__NVIC_SetPriority>
}
 8000c0e:	bf00      	nop
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b082      	sub	sp, #8
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff35 	bl	8000a94 <__NVIC_EnableIRQ>
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b082      	sub	sp, #8
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff ffa2 	bl	8000b84 <SysTick_Config>
 8000c40:	4603      	mov	r3, r0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b085      	sub	sp, #20
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c52:	2300      	movs	r3, #0
 8000c54:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d008      	beq.n	8000c74 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2204      	movs	r2, #4
 8000c66:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000c70:	2301      	movs	r3, #1
 8000c72:	e020      	b.n	8000cb6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f022 020e 	bic.w	r2, r2, #14
 8000c82:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f022 0201 	bic.w	r2, r2, #1
 8000c92:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3714      	adds	r7, #20
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr

08000cc0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d005      	beq.n	8000ce4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2204      	movs	r2, #4
 8000cdc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	73fb      	strb	r3, [r7, #15]
 8000ce2:	e0d6      	b.n	8000e92 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f022 020e 	bic.w	r2, r2, #14
 8000cf2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f022 0201 	bic.w	r2, r2, #1
 8000d02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b64      	ldr	r3, [pc, #400]	; (8000e9c <HAL_DMA_Abort_IT+0x1dc>)
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d958      	bls.n	8000dc2 <HAL_DMA_Abort_IT+0x102>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a62      	ldr	r2, [pc, #392]	; (8000ea0 <HAL_DMA_Abort_IT+0x1e0>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d04f      	beq.n	8000dba <HAL_DMA_Abort_IT+0xfa>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a61      	ldr	r2, [pc, #388]	; (8000ea4 <HAL_DMA_Abort_IT+0x1e4>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d048      	beq.n	8000db6 <HAL_DMA_Abort_IT+0xf6>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a5f      	ldr	r2, [pc, #380]	; (8000ea8 <HAL_DMA_Abort_IT+0x1e8>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d040      	beq.n	8000db0 <HAL_DMA_Abort_IT+0xf0>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a5e      	ldr	r2, [pc, #376]	; (8000eac <HAL_DMA_Abort_IT+0x1ec>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d038      	beq.n	8000daa <HAL_DMA_Abort_IT+0xea>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a5c      	ldr	r2, [pc, #368]	; (8000eb0 <HAL_DMA_Abort_IT+0x1f0>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d030      	beq.n	8000da4 <HAL_DMA_Abort_IT+0xe4>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a5b      	ldr	r2, [pc, #364]	; (8000eb4 <HAL_DMA_Abort_IT+0x1f4>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d028      	beq.n	8000d9e <HAL_DMA_Abort_IT+0xde>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a52      	ldr	r2, [pc, #328]	; (8000e9c <HAL_DMA_Abort_IT+0x1dc>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d020      	beq.n	8000d98 <HAL_DMA_Abort_IT+0xd8>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a57      	ldr	r2, [pc, #348]	; (8000eb8 <HAL_DMA_Abort_IT+0x1f8>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d019      	beq.n	8000d94 <HAL_DMA_Abort_IT+0xd4>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a55      	ldr	r2, [pc, #340]	; (8000ebc <HAL_DMA_Abort_IT+0x1fc>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d012      	beq.n	8000d90 <HAL_DMA_Abort_IT+0xd0>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a54      	ldr	r2, [pc, #336]	; (8000ec0 <HAL_DMA_Abort_IT+0x200>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d00a      	beq.n	8000d8a <HAL_DMA_Abort_IT+0xca>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a52      	ldr	r2, [pc, #328]	; (8000ec4 <HAL_DMA_Abort_IT+0x204>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d102      	bne.n	8000d84 <HAL_DMA_Abort_IT+0xc4>
 8000d7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d82:	e01b      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000d84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d88:	e018      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d8e:	e015      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000d90:	2310      	movs	r3, #16
 8000d92:	e013      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000d94:	2301      	movs	r3, #1
 8000d96:	e011      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000d98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d9c:	e00e      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000d9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000da2:	e00b      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000da4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000da8:	e008      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dae:	e005      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000db0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000db4:	e002      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000db6:	2310      	movs	r3, #16
 8000db8:	e000      	b.n	8000dbc <HAL_DMA_Abort_IT+0xfc>
 8000dba:	2301      	movs	r3, #1
 8000dbc:	4a42      	ldr	r2, [pc, #264]	; (8000ec8 <HAL_DMA_Abort_IT+0x208>)
 8000dbe:	6053      	str	r3, [r2, #4]
 8000dc0:	e057      	b.n	8000e72 <HAL_DMA_Abort_IT+0x1b2>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a36      	ldr	r2, [pc, #216]	; (8000ea0 <HAL_DMA_Abort_IT+0x1e0>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d04f      	beq.n	8000e6c <HAL_DMA_Abort_IT+0x1ac>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a34      	ldr	r2, [pc, #208]	; (8000ea4 <HAL_DMA_Abort_IT+0x1e4>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d048      	beq.n	8000e68 <HAL_DMA_Abort_IT+0x1a8>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a33      	ldr	r2, [pc, #204]	; (8000ea8 <HAL_DMA_Abort_IT+0x1e8>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d040      	beq.n	8000e62 <HAL_DMA_Abort_IT+0x1a2>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a31      	ldr	r2, [pc, #196]	; (8000eac <HAL_DMA_Abort_IT+0x1ec>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d038      	beq.n	8000e5c <HAL_DMA_Abort_IT+0x19c>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a30      	ldr	r2, [pc, #192]	; (8000eb0 <HAL_DMA_Abort_IT+0x1f0>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d030      	beq.n	8000e56 <HAL_DMA_Abort_IT+0x196>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a2e      	ldr	r2, [pc, #184]	; (8000eb4 <HAL_DMA_Abort_IT+0x1f4>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d028      	beq.n	8000e50 <HAL_DMA_Abort_IT+0x190>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a26      	ldr	r2, [pc, #152]	; (8000e9c <HAL_DMA_Abort_IT+0x1dc>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d020      	beq.n	8000e4a <HAL_DMA_Abort_IT+0x18a>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a2a      	ldr	r2, [pc, #168]	; (8000eb8 <HAL_DMA_Abort_IT+0x1f8>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d019      	beq.n	8000e46 <HAL_DMA_Abort_IT+0x186>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a29      	ldr	r2, [pc, #164]	; (8000ebc <HAL_DMA_Abort_IT+0x1fc>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d012      	beq.n	8000e42 <HAL_DMA_Abort_IT+0x182>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a27      	ldr	r2, [pc, #156]	; (8000ec0 <HAL_DMA_Abort_IT+0x200>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d00a      	beq.n	8000e3c <HAL_DMA_Abort_IT+0x17c>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a26      	ldr	r2, [pc, #152]	; (8000ec4 <HAL_DMA_Abort_IT+0x204>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d102      	bne.n	8000e36 <HAL_DMA_Abort_IT+0x176>
 8000e30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e34:	e01b      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e3a:	e018      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e40:	e015      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e42:	2310      	movs	r3, #16
 8000e44:	e013      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e46:	2301      	movs	r3, #1
 8000e48:	e011      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e4a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e4e:	e00e      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e50:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e54:	e00b      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e5a:	e008      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e60:	e005      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e66:	e002      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e68:	2310      	movs	r3, #16
 8000e6a:	e000      	b.n	8000e6e <HAL_DMA_Abort_IT+0x1ae>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	4a17      	ldr	r2, [pc, #92]	; (8000ecc <HAL_DMA_Abort_IT+0x20c>)
 8000e70:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2201      	movs	r2, #1
 8000e76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d003      	beq.n	8000e92 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	4798      	blx	r3
    } 
  }
  return status;
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40020080 	.word	0x40020080
 8000ea0:	40020008 	.word	0x40020008
 8000ea4:	4002001c 	.word	0x4002001c
 8000ea8:	40020030 	.word	0x40020030
 8000eac:	40020044 	.word	0x40020044
 8000eb0:	40020058 	.word	0x40020058
 8000eb4:	4002006c 	.word	0x4002006c
 8000eb8:	40020408 	.word	0x40020408
 8000ebc:	4002041c 	.word	0x4002041c
 8000ec0:	40020430 	.word	0x40020430
 8000ec4:	40020444 	.word	0x40020444
 8000ec8:	40020400 	.word	0x40020400
 8000ecc:	40020000 	.word	0x40020000

08000ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b08b      	sub	sp, #44	; 0x2c
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eda:	2300      	movs	r3, #0
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ee2:	e179      	b.n	80011d8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	f040 8168 	bne.w	80011d2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	4a96      	ldr	r2, [pc, #600]	; (8001160 <HAL_GPIO_Init+0x290>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d05e      	beq.n	8000fca <HAL_GPIO_Init+0xfa>
 8000f0c:	4a94      	ldr	r2, [pc, #592]	; (8001160 <HAL_GPIO_Init+0x290>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d875      	bhi.n	8000ffe <HAL_GPIO_Init+0x12e>
 8000f12:	4a94      	ldr	r2, [pc, #592]	; (8001164 <HAL_GPIO_Init+0x294>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d058      	beq.n	8000fca <HAL_GPIO_Init+0xfa>
 8000f18:	4a92      	ldr	r2, [pc, #584]	; (8001164 <HAL_GPIO_Init+0x294>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d86f      	bhi.n	8000ffe <HAL_GPIO_Init+0x12e>
 8000f1e:	4a92      	ldr	r2, [pc, #584]	; (8001168 <HAL_GPIO_Init+0x298>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d052      	beq.n	8000fca <HAL_GPIO_Init+0xfa>
 8000f24:	4a90      	ldr	r2, [pc, #576]	; (8001168 <HAL_GPIO_Init+0x298>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d869      	bhi.n	8000ffe <HAL_GPIO_Init+0x12e>
 8000f2a:	4a90      	ldr	r2, [pc, #576]	; (800116c <HAL_GPIO_Init+0x29c>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d04c      	beq.n	8000fca <HAL_GPIO_Init+0xfa>
 8000f30:	4a8e      	ldr	r2, [pc, #568]	; (800116c <HAL_GPIO_Init+0x29c>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d863      	bhi.n	8000ffe <HAL_GPIO_Init+0x12e>
 8000f36:	4a8e      	ldr	r2, [pc, #568]	; (8001170 <HAL_GPIO_Init+0x2a0>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d046      	beq.n	8000fca <HAL_GPIO_Init+0xfa>
 8000f3c:	4a8c      	ldr	r2, [pc, #560]	; (8001170 <HAL_GPIO_Init+0x2a0>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d85d      	bhi.n	8000ffe <HAL_GPIO_Init+0x12e>
 8000f42:	2b12      	cmp	r3, #18
 8000f44:	d82a      	bhi.n	8000f9c <HAL_GPIO_Init+0xcc>
 8000f46:	2b12      	cmp	r3, #18
 8000f48:	d859      	bhi.n	8000ffe <HAL_GPIO_Init+0x12e>
 8000f4a:	a201      	add	r2, pc, #4	; (adr r2, 8000f50 <HAL_GPIO_Init+0x80>)
 8000f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f50:	08000fcb 	.word	0x08000fcb
 8000f54:	08000fa5 	.word	0x08000fa5
 8000f58:	08000fb7 	.word	0x08000fb7
 8000f5c:	08000ff9 	.word	0x08000ff9
 8000f60:	08000fff 	.word	0x08000fff
 8000f64:	08000fff 	.word	0x08000fff
 8000f68:	08000fff 	.word	0x08000fff
 8000f6c:	08000fff 	.word	0x08000fff
 8000f70:	08000fff 	.word	0x08000fff
 8000f74:	08000fff 	.word	0x08000fff
 8000f78:	08000fff 	.word	0x08000fff
 8000f7c:	08000fff 	.word	0x08000fff
 8000f80:	08000fff 	.word	0x08000fff
 8000f84:	08000fff 	.word	0x08000fff
 8000f88:	08000fff 	.word	0x08000fff
 8000f8c:	08000fff 	.word	0x08000fff
 8000f90:	08000fff 	.word	0x08000fff
 8000f94:	08000fad 	.word	0x08000fad
 8000f98:	08000fc1 	.word	0x08000fc1
 8000f9c:	4a75      	ldr	r2, [pc, #468]	; (8001174 <HAL_GPIO_Init+0x2a4>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d013      	beq.n	8000fca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fa2:	e02c      	b.n	8000ffe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	623b      	str	r3, [r7, #32]
          break;
 8000faa:	e029      	b.n	8001000 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	623b      	str	r3, [r7, #32]
          break;
 8000fb4:	e024      	b.n	8001000 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	3308      	adds	r3, #8
 8000fbc:	623b      	str	r3, [r7, #32]
          break;
 8000fbe:	e01f      	b.n	8001000 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	330c      	adds	r3, #12
 8000fc6:	623b      	str	r3, [r7, #32]
          break;
 8000fc8:	e01a      	b.n	8001000 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fd2:	2304      	movs	r3, #4
 8000fd4:	623b      	str	r3, [r7, #32]
          break;
 8000fd6:	e013      	b.n	8001000 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d105      	bne.n	8000fec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fe0:	2308      	movs	r3, #8
 8000fe2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69fa      	ldr	r2, [r7, #28]
 8000fe8:	611a      	str	r2, [r3, #16]
          break;
 8000fea:	e009      	b.n	8001000 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fec:	2308      	movs	r3, #8
 8000fee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	69fa      	ldr	r2, [r7, #28]
 8000ff4:	615a      	str	r2, [r3, #20]
          break;
 8000ff6:	e003      	b.n	8001000 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	623b      	str	r3, [r7, #32]
          break;
 8000ffc:	e000      	b.n	8001000 <HAL_GPIO_Init+0x130>
          break;
 8000ffe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001000:	69bb      	ldr	r3, [r7, #24]
 8001002:	2bff      	cmp	r3, #255	; 0xff
 8001004:	d801      	bhi.n	800100a <HAL_GPIO_Init+0x13a>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	e001      	b.n	800100e <HAL_GPIO_Init+0x13e>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3304      	adds	r3, #4
 800100e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	2bff      	cmp	r3, #255	; 0xff
 8001014:	d802      	bhi.n	800101c <HAL_GPIO_Init+0x14c>
 8001016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	e002      	b.n	8001022 <HAL_GPIO_Init+0x152>
 800101c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101e:	3b08      	subs	r3, #8
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	210f      	movs	r1, #15
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	fa01 f303 	lsl.w	r3, r1, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	401a      	ands	r2, r3
 8001034:	6a39      	ldr	r1, [r7, #32]
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	fa01 f303 	lsl.w	r3, r1, r3
 800103c:	431a      	orrs	r2, r3
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 80c1 	beq.w	80011d2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001050:	4b49      	ldr	r3, [pc, #292]	; (8001178 <HAL_GPIO_Init+0x2a8>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	4a48      	ldr	r2, [pc, #288]	; (8001178 <HAL_GPIO_Init+0x2a8>)
 8001056:	f043 0301 	orr.w	r3, r3, #1
 800105a:	6193      	str	r3, [r2, #24]
 800105c:	4b46      	ldr	r3, [pc, #280]	; (8001178 <HAL_GPIO_Init+0x2a8>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	f003 0301 	and.w	r3, r3, #1
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001068:	4a44      	ldr	r2, [pc, #272]	; (800117c <HAL_GPIO_Init+0x2ac>)
 800106a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106c:	089b      	lsrs	r3, r3, #2
 800106e:	3302      	adds	r3, #2
 8001070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001074:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001078:	f003 0303 	and.w	r3, r3, #3
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	220f      	movs	r2, #15
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	4013      	ands	r3, r2
 800108a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a3c      	ldr	r2, [pc, #240]	; (8001180 <HAL_GPIO_Init+0x2b0>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d01f      	beq.n	80010d4 <HAL_GPIO_Init+0x204>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a3b      	ldr	r2, [pc, #236]	; (8001184 <HAL_GPIO_Init+0x2b4>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d019      	beq.n	80010d0 <HAL_GPIO_Init+0x200>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a3a      	ldr	r2, [pc, #232]	; (8001188 <HAL_GPIO_Init+0x2b8>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d013      	beq.n	80010cc <HAL_GPIO_Init+0x1fc>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a39      	ldr	r2, [pc, #228]	; (800118c <HAL_GPIO_Init+0x2bc>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d00d      	beq.n	80010c8 <HAL_GPIO_Init+0x1f8>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a38      	ldr	r2, [pc, #224]	; (8001190 <HAL_GPIO_Init+0x2c0>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d007      	beq.n	80010c4 <HAL_GPIO_Init+0x1f4>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a37      	ldr	r2, [pc, #220]	; (8001194 <HAL_GPIO_Init+0x2c4>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d101      	bne.n	80010c0 <HAL_GPIO_Init+0x1f0>
 80010bc:	2305      	movs	r3, #5
 80010be:	e00a      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010c0:	2306      	movs	r3, #6
 80010c2:	e008      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010c4:	2304      	movs	r3, #4
 80010c6:	e006      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010c8:	2303      	movs	r3, #3
 80010ca:	e004      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010cc:	2302      	movs	r3, #2
 80010ce:	e002      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010d0:	2301      	movs	r3, #1
 80010d2:	e000      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010d4:	2300      	movs	r3, #0
 80010d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010d8:	f002 0203 	and.w	r2, r2, #3
 80010dc:	0092      	lsls	r2, r2, #2
 80010de:	4093      	lsls	r3, r2
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010e6:	4925      	ldr	r1, [pc, #148]	; (800117c <HAL_GPIO_Init+0x2ac>)
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d006      	beq.n	800110e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001100:	4b25      	ldr	r3, [pc, #148]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	4924      	ldr	r1, [pc, #144]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	4313      	orrs	r3, r2
 800110a:	608b      	str	r3, [r1, #8]
 800110c:	e006      	b.n	800111c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	43db      	mvns	r3, r3
 8001116:	4920      	ldr	r1, [pc, #128]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001118:	4013      	ands	r3, r2
 800111a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d006      	beq.n	8001136 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	491a      	ldr	r1, [pc, #104]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	4313      	orrs	r3, r2
 8001132:	60cb      	str	r3, [r1, #12]
 8001134:	e006      	b.n	8001144 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001136:	4b18      	ldr	r3, [pc, #96]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001138:	68da      	ldr	r2, [r3, #12]
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	43db      	mvns	r3, r3
 800113e:	4916      	ldr	r1, [pc, #88]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001140:	4013      	ands	r3, r2
 8001142:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d025      	beq.n	800119c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	4910      	ldr	r1, [pc, #64]	; (8001198 <HAL_GPIO_Init+0x2c8>)
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	4313      	orrs	r3, r2
 800115a:	604b      	str	r3, [r1, #4]
 800115c:	e025      	b.n	80011aa <HAL_GPIO_Init+0x2da>
 800115e:	bf00      	nop
 8001160:	10320000 	.word	0x10320000
 8001164:	10310000 	.word	0x10310000
 8001168:	10220000 	.word	0x10220000
 800116c:	10210000 	.word	0x10210000
 8001170:	10120000 	.word	0x10120000
 8001174:	10110000 	.word	0x10110000
 8001178:	40021000 	.word	0x40021000
 800117c:	40010000 	.word	0x40010000
 8001180:	40010800 	.word	0x40010800
 8001184:	40010c00 	.word	0x40010c00
 8001188:	40011000 	.word	0x40011000
 800118c:	40011400 	.word	0x40011400
 8001190:	40011800 	.word	0x40011800
 8001194:	40011c00 	.word	0x40011c00
 8001198:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800119c:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <HAL_GPIO_Init+0x324>)
 800119e:	685a      	ldr	r2, [r3, #4]
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	4913      	ldr	r1, [pc, #76]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80011a6:	4013      	ands	r3, r2
 80011a8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d006      	beq.n	80011c4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011b6:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	490e      	ldr	r1, [pc, #56]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	600b      	str	r3, [r1, #0]
 80011c2:	e006      	b.n	80011d2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011c4:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	43db      	mvns	r3, r3
 80011cc:	4909      	ldr	r1, [pc, #36]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d4:	3301      	adds	r3, #1
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011de:	fa22 f303 	lsr.w	r3, r2, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f47f ae7e 	bne.w	8000ee4 <HAL_GPIO_Init+0x14>
  }
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	372c      	adds	r7, #44	; 0x2c
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	40010400 	.word	0x40010400

080011f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	807b      	strh	r3, [r7, #2]
 8001204:	4613      	mov	r3, r2
 8001206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001208:	787b      	ldrb	r3, [r7, #1]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800120e:	887a      	ldrh	r2, [r7, #2]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001214:	e003      	b.n	800121e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001216:	887b      	ldrh	r3, [r7, #2]
 8001218:	041a      	lsls	r2, r3, #16
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	611a      	str	r2, [r3, #16]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800123a:	887a      	ldrh	r2, [r7, #2]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4013      	ands	r3, r2
 8001240:	041a      	lsls	r2, r3, #16
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	43d9      	mvns	r1, r3
 8001246:	887b      	ldrh	r3, [r7, #2]
 8001248:	400b      	ands	r3, r1
 800124a:	431a      	orrs	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	611a      	str	r2, [r3, #16]
}
 8001250:	bf00      	nop
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
	...

0800125c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b086      	sub	sp, #24
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e272      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 8087 	beq.w	800138a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800127c:	4b92      	ldr	r3, [pc, #584]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 030c 	and.w	r3, r3, #12
 8001284:	2b04      	cmp	r3, #4
 8001286:	d00c      	beq.n	80012a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001288:	4b8f      	ldr	r3, [pc, #572]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 030c 	and.w	r3, r3, #12
 8001290:	2b08      	cmp	r3, #8
 8001292:	d112      	bne.n	80012ba <HAL_RCC_OscConfig+0x5e>
 8001294:	4b8c      	ldr	r3, [pc, #560]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800129c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a0:	d10b      	bne.n	80012ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a2:	4b89      	ldr	r3, [pc, #548]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d06c      	beq.n	8001388 <HAL_RCC_OscConfig+0x12c>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d168      	bne.n	8001388 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e24c      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c2:	d106      	bne.n	80012d2 <HAL_RCC_OscConfig+0x76>
 80012c4:	4b80      	ldr	r3, [pc, #512]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a7f      	ldr	r2, [pc, #508]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	e02e      	b.n	8001330 <HAL_RCC_OscConfig+0xd4>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d10c      	bne.n	80012f4 <HAL_RCC_OscConfig+0x98>
 80012da:	4b7b      	ldr	r3, [pc, #492]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a7a      	ldr	r2, [pc, #488]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	4b78      	ldr	r3, [pc, #480]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a77      	ldr	r2, [pc, #476]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	e01d      	b.n	8001330 <HAL_RCC_OscConfig+0xd4>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012fc:	d10c      	bne.n	8001318 <HAL_RCC_OscConfig+0xbc>
 80012fe:	4b72      	ldr	r3, [pc, #456]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a71      	ldr	r2, [pc, #452]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001308:	6013      	str	r3, [r2, #0]
 800130a:	4b6f      	ldr	r3, [pc, #444]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a6e      	ldr	r2, [pc, #440]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	e00b      	b.n	8001330 <HAL_RCC_OscConfig+0xd4>
 8001318:	4b6b      	ldr	r3, [pc, #428]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a6a      	ldr	r2, [pc, #424]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800131e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001322:	6013      	str	r3, [r2, #0]
 8001324:	4b68      	ldr	r3, [pc, #416]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a67      	ldr	r2, [pc, #412]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800132a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800132e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d013      	beq.n	8001360 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff fb4c 	bl	80009d4 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001340:	f7ff fb48 	bl	80009d4 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b64      	cmp	r3, #100	; 0x64
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e200      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001352:	4b5d      	ldr	r3, [pc, #372]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0xe4>
 800135e:	e014      	b.n	800138a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fb38 	bl	80009d4 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001368:	f7ff fb34 	bl	80009d4 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b64      	cmp	r3, #100	; 0x64
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e1ec      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137a:	4b53      	ldr	r3, [pc, #332]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x10c>
 8001386:	e000      	b.n	800138a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d063      	beq.n	800145e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001396:	4b4c      	ldr	r3, [pc, #304]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f003 030c 	and.w	r3, r3, #12
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00b      	beq.n	80013ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013a2:	4b49      	ldr	r3, [pc, #292]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b08      	cmp	r3, #8
 80013ac:	d11c      	bne.n	80013e8 <HAL_RCC_OscConfig+0x18c>
 80013ae:	4b46      	ldr	r3, [pc, #280]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d116      	bne.n	80013e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ba:	4b43      	ldr	r3, [pc, #268]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d005      	beq.n	80013d2 <HAL_RCC_OscConfig+0x176>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	691b      	ldr	r3, [r3, #16]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d001      	beq.n	80013d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e1c0      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d2:	4b3d      	ldr	r3, [pc, #244]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	4939      	ldr	r1, [pc, #228]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e6:	e03a      	b.n	800145e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d020      	beq.n	8001432 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013f0:	4b36      	ldr	r3, [pc, #216]	; (80014cc <HAL_RCC_OscConfig+0x270>)
 80013f2:	2201      	movs	r2, #1
 80013f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f6:	f7ff faed 	bl	80009d4 <HAL_GetTick>
 80013fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013fe:	f7ff fae9 	bl	80009d4 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e1a1      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001410:	4b2d      	ldr	r3, [pc, #180]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d0f0      	beq.n	80013fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141c:	4b2a      	ldr	r3, [pc, #168]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	695b      	ldr	r3, [r3, #20]
 8001428:	00db      	lsls	r3, r3, #3
 800142a:	4927      	ldr	r1, [pc, #156]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 800142c:	4313      	orrs	r3, r2
 800142e:	600b      	str	r3, [r1, #0]
 8001430:	e015      	b.n	800145e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <HAL_RCC_OscConfig+0x270>)
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff facc 	bl	80009d4 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001440:	f7ff fac8 	bl	80009d4 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b02      	cmp	r3, #2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e180      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001452:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f0      	bne.n	8001440 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	2b00      	cmp	r3, #0
 8001468:	d03a      	beq.n	80014e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d019      	beq.n	80014a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001472:	4b17      	ldr	r3, [pc, #92]	; (80014d0 <HAL_RCC_OscConfig+0x274>)
 8001474:	2201      	movs	r2, #1
 8001476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001478:	f7ff faac 	bl	80009d4 <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001480:	f7ff faa8 	bl	80009d4 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e160      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <HAL_RCC_OscConfig+0x26c>)
 8001494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0f0      	beq.n	8001480 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800149e:	2001      	movs	r0, #1
 80014a0:	f000 face 	bl	8001a40 <RCC_Delay>
 80014a4:	e01c      	b.n	80014e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014a6:	4b0a      	ldr	r3, [pc, #40]	; (80014d0 <HAL_RCC_OscConfig+0x274>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ac:	f7ff fa92 	bl	80009d4 <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b2:	e00f      	b.n	80014d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b4:	f7ff fa8e 	bl	80009d4 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d908      	bls.n	80014d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e146      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
 80014c6:	bf00      	nop
 80014c8:	40021000 	.word	0x40021000
 80014cc:	42420000 	.word	0x42420000
 80014d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d4:	4b92      	ldr	r3, [pc, #584]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80014d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d1e9      	bne.n	80014b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0304 	and.w	r3, r3, #4
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 80a6 	beq.w	800163a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ee:	2300      	movs	r3, #0
 80014f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014f2:	4b8b      	ldr	r3, [pc, #556]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10d      	bne.n	800151a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b88      	ldr	r3, [pc, #544]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a87      	ldr	r2, [pc, #540]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001508:	61d3      	str	r3, [r2, #28]
 800150a:	4b85      	ldr	r3, [pc, #532]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001512:	60bb      	str	r3, [r7, #8]
 8001514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001516:	2301      	movs	r3, #1
 8001518:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151a:	4b82      	ldr	r3, [pc, #520]	; (8001724 <HAL_RCC_OscConfig+0x4c8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001522:	2b00      	cmp	r3, #0
 8001524:	d118      	bne.n	8001558 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001526:	4b7f      	ldr	r3, [pc, #508]	; (8001724 <HAL_RCC_OscConfig+0x4c8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a7e      	ldr	r2, [pc, #504]	; (8001724 <HAL_RCC_OscConfig+0x4c8>)
 800152c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001532:	f7ff fa4f 	bl	80009d4 <HAL_GetTick>
 8001536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153a:	f7ff fa4b 	bl	80009d4 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b64      	cmp	r3, #100	; 0x64
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e103      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800154c:	4b75      	ldr	r3, [pc, #468]	; (8001724 <HAL_RCC_OscConfig+0x4c8>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001554:	2b00      	cmp	r3, #0
 8001556:	d0f0      	beq.n	800153a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d106      	bne.n	800156e <HAL_RCC_OscConfig+0x312>
 8001560:	4b6f      	ldr	r3, [pc, #444]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001562:	6a1b      	ldr	r3, [r3, #32]
 8001564:	4a6e      	ldr	r2, [pc, #440]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6213      	str	r3, [r2, #32]
 800156c:	e02d      	b.n	80015ca <HAL_RCC_OscConfig+0x36e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10c      	bne.n	8001590 <HAL_RCC_OscConfig+0x334>
 8001576:	4b6a      	ldr	r3, [pc, #424]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	4a69      	ldr	r2, [pc, #420]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	6213      	str	r3, [r2, #32]
 8001582:	4b67      	ldr	r3, [pc, #412]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	4a66      	ldr	r2, [pc, #408]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001588:	f023 0304 	bic.w	r3, r3, #4
 800158c:	6213      	str	r3, [r2, #32]
 800158e:	e01c      	b.n	80015ca <HAL_RCC_OscConfig+0x36e>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	2b05      	cmp	r3, #5
 8001596:	d10c      	bne.n	80015b2 <HAL_RCC_OscConfig+0x356>
 8001598:	4b61      	ldr	r3, [pc, #388]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	4a60      	ldr	r2, [pc, #384]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800159e:	f043 0304 	orr.w	r3, r3, #4
 80015a2:	6213      	str	r3, [r2, #32]
 80015a4:	4b5e      	ldr	r3, [pc, #376]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	4a5d      	ldr	r2, [pc, #372]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6213      	str	r3, [r2, #32]
 80015b0:	e00b      	b.n	80015ca <HAL_RCC_OscConfig+0x36e>
 80015b2:	4b5b      	ldr	r3, [pc, #364]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	4a5a      	ldr	r2, [pc, #360]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	f023 0301 	bic.w	r3, r3, #1
 80015bc:	6213      	str	r3, [r2, #32]
 80015be:	4b58      	ldr	r3, [pc, #352]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	4a57      	ldr	r2, [pc, #348]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	f023 0304 	bic.w	r3, r3, #4
 80015c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d015      	beq.n	80015fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d2:	f7ff f9ff 	bl	80009d4 <HAL_GetTick>
 80015d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d8:	e00a      	b.n	80015f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015da:	f7ff f9fb 	bl	80009d4 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d901      	bls.n	80015f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015ec:	2303      	movs	r3, #3
 80015ee:	e0b1      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f0:	4b4b      	ldr	r3, [pc, #300]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80015f2:	6a1b      	ldr	r3, [r3, #32]
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d0ee      	beq.n	80015da <HAL_RCC_OscConfig+0x37e>
 80015fc:	e014      	b.n	8001628 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015fe:	f7ff f9e9 	bl	80009d4 <HAL_GetTick>
 8001602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001604:	e00a      	b.n	800161c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001606:	f7ff f9e5 	bl	80009d4 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	f241 3288 	movw	r2, #5000	; 0x1388
 8001614:	4293      	cmp	r3, r2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e09b      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800161c:	4b40      	ldr	r3, [pc, #256]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1ee      	bne.n	8001606 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001628:	7dfb      	ldrb	r3, [r7, #23]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d105      	bne.n	800163a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800162e:	4b3c      	ldr	r3, [pc, #240]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	4a3b      	ldr	r2, [pc, #236]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001638:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 8087 	beq.w	8001752 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001644:	4b36      	ldr	r3, [pc, #216]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f003 030c 	and.w	r3, r3, #12
 800164c:	2b08      	cmp	r3, #8
 800164e:	d061      	beq.n	8001714 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	2b02      	cmp	r3, #2
 8001656:	d146      	bne.n	80016e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001658:	4b33      	ldr	r3, [pc, #204]	; (8001728 <HAL_RCC_OscConfig+0x4cc>)
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165e:	f7ff f9b9 	bl	80009d4 <HAL_GetTick>
 8001662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001664:	e008      	b.n	8001678 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001666:	f7ff f9b5 	bl	80009d4 <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	2b02      	cmp	r3, #2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e06d      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001678:	4b29      	ldr	r3, [pc, #164]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1f0      	bne.n	8001666 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800168c:	d108      	bne.n	80016a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800168e:	4b24      	ldr	r3, [pc, #144]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	4921      	ldr	r1, [pc, #132]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 800169c:	4313      	orrs	r3, r2
 800169e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a0:	4b1f      	ldr	r3, [pc, #124]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a19      	ldr	r1, [r3, #32]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b0:	430b      	orrs	r3, r1
 80016b2:	491b      	ldr	r1, [pc, #108]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <HAL_RCC_OscConfig+0x4cc>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016be:	f7ff f989 	bl	80009d4 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c6:	f7ff f985 	bl	80009d4 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e03d      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x46a>
 80016e4:	e035      	b.n	8001752 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <HAL_RCC_OscConfig+0x4cc>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ec:	f7ff f972 	bl	80009d4 <HAL_GetTick>
 80016f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f2:	e008      	b.n	8001706 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f4:	f7ff f96e 	bl	80009d4 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e026      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_RCC_OscConfig+0x4c4>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1f0      	bne.n	80016f4 <HAL_RCC_OscConfig+0x498>
 8001712:	e01e      	b.n	8001752 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d107      	bne.n	800172c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e019      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
 8001720:	40021000 	.word	0x40021000
 8001724:	40007000 	.word	0x40007000
 8001728:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800172c:	4b0b      	ldr	r3, [pc, #44]	; (800175c <HAL_RCC_OscConfig+0x500>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	429a      	cmp	r2, r3
 800173e:	d106      	bne.n	800174e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800174a:	429a      	cmp	r2, r3
 800174c:	d001      	beq.n	8001752 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40021000 	.word	0x40021000

08001760 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d101      	bne.n	8001774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e0d0      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001774:	4b6a      	ldr	r3, [pc, #424]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0307 	and.w	r3, r3, #7
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	429a      	cmp	r2, r3
 8001780:	d910      	bls.n	80017a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001782:	4b67      	ldr	r3, [pc, #412]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f023 0207 	bic.w	r2, r3, #7
 800178a:	4965      	ldr	r1, [pc, #404]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	4313      	orrs	r3, r2
 8001790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001792:	4b63      	ldr	r3, [pc, #396]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0b8      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d020      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017bc:	4b59      	ldr	r3, [pc, #356]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	4a58      	ldr	r2, [pc, #352]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d4:	4b53      	ldr	r3, [pc, #332]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	4a52      	ldr	r2, [pc, #328]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e0:	4b50      	ldr	r3, [pc, #320]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	494d      	ldr	r1, [pc, #308]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d040      	beq.n	8001880 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d107      	bne.n	8001816 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001806:	4b47      	ldr	r3, [pc, #284]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d115      	bne.n	800183e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e07f      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d107      	bne.n	800182e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181e:	4b41      	ldr	r3, [pc, #260]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d109      	bne.n	800183e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e073      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800182e:	4b3d      	ldr	r3, [pc, #244]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e06b      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800183e:	4b39      	ldr	r3, [pc, #228]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f023 0203 	bic.w	r2, r3, #3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	4936      	ldr	r1, [pc, #216]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001850:	f7ff f8c0 	bl	80009d4 <HAL_GetTick>
 8001854:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001856:	e00a      	b.n	800186e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001858:	f7ff f8bc 	bl	80009d4 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	; 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e053      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186e:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 020c 	and.w	r2, r3, #12
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	429a      	cmp	r2, r3
 800187e:	d1eb      	bne.n	8001858 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001880:	4b27      	ldr	r3, [pc, #156]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0307 	and.w	r3, r3, #7
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d210      	bcs.n	80018b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b24      	ldr	r3, [pc, #144]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 0207 	bic.w	r2, r3, #7
 8001896:	4922      	ldr	r1, [pc, #136]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4313      	orrs	r3, r2
 800189c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b20      	ldr	r3, [pc, #128]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e032      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d008      	beq.n	80018ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018bc:	4b19      	ldr	r3, [pc, #100]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4916      	ldr	r1, [pc, #88]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d009      	beq.n	80018ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018da:	4b12      	ldr	r3, [pc, #72]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	490e      	ldr	r1, [pc, #56]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018ee:	f000 f821 	bl	8001934 <HAL_RCC_GetSysClockFreq>
 80018f2:	4602      	mov	r2, r0
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	091b      	lsrs	r3, r3, #4
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	490a      	ldr	r1, [pc, #40]	; (8001928 <HAL_RCC_ClockConfig+0x1c8>)
 8001900:	5ccb      	ldrb	r3, [r1, r3]
 8001902:	fa22 f303 	lsr.w	r3, r2, r3
 8001906:	4a09      	ldr	r2, [pc, #36]	; (800192c <HAL_RCC_ClockConfig+0x1cc>)
 8001908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800190a:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_RCC_ClockConfig+0x1d0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff f81e 	bl	8000950 <HAL_InitTick>

  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40022000 	.word	0x40022000
 8001924:	40021000 	.word	0x40021000
 8001928:	08003748 	.word	0x08003748
 800192c:	20000000 	.word	0x20000000
 8001930:	20000004 	.word	0x20000004

08001934 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	2300      	movs	r3, #0
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	2300      	movs	r3, #0
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800194e:	4b1e      	ldr	r3, [pc, #120]	; (80019c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 030c 	and.w	r3, r3, #12
 800195a:	2b04      	cmp	r3, #4
 800195c:	d002      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x30>
 800195e:	2b08      	cmp	r3, #8
 8001960:	d003      	beq.n	800196a <HAL_RCC_GetSysClockFreq+0x36>
 8001962:	e027      	b.n	80019b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001964:	4b19      	ldr	r3, [pc, #100]	; (80019cc <HAL_RCC_GetSysClockFreq+0x98>)
 8001966:	613b      	str	r3, [r7, #16]
      break;
 8001968:	e027      	b.n	80019ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	0c9b      	lsrs	r3, r3, #18
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	4a17      	ldr	r2, [pc, #92]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001974:	5cd3      	ldrb	r3, [r2, r3]
 8001976:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d010      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001982:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	0c5b      	lsrs	r3, r3, #17
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	4a11      	ldr	r2, [pc, #68]	; (80019d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a0d      	ldr	r2, [pc, #52]	; (80019cc <HAL_RCC_GetSysClockFreq+0x98>)
 8001996:	fb03 f202 	mul.w	r2, r3, r2
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a0:	617b      	str	r3, [r7, #20]
 80019a2:	e004      	b.n	80019ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a0c      	ldr	r2, [pc, #48]	; (80019d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019a8:	fb02 f303 	mul.w	r3, r2, r3
 80019ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	613b      	str	r3, [r7, #16]
      break;
 80019b2:	e002      	b.n	80019ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <HAL_RCC_GetSysClockFreq+0x98>)
 80019b6:	613b      	str	r3, [r7, #16]
      break;
 80019b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ba:	693b      	ldr	r3, [r7, #16]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	371c      	adds	r7, #28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	007a1200 	.word	0x007a1200
 80019d0:	08003760 	.word	0x08003760
 80019d4:	08003770 	.word	0x08003770
 80019d8:	003d0900 	.word	0x003d0900

080019dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e0:	4b02      	ldr	r3, [pc, #8]	; (80019ec <HAL_RCC_GetHCLKFreq+0x10>)
 80019e2:	681b      	ldr	r3, [r3, #0]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr
 80019ec:	20000000 	.word	0x20000000

080019f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019f4:	f7ff fff2 	bl	80019dc <HAL_RCC_GetHCLKFreq>
 80019f8:	4602      	mov	r2, r0
 80019fa:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	0a1b      	lsrs	r3, r3, #8
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	4903      	ldr	r1, [pc, #12]	; (8001a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a06:	5ccb      	ldrb	r3, [r1, r3]
 8001a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40021000 	.word	0x40021000
 8001a14:	08003758 	.word	0x08003758

08001a18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a1c:	f7ff ffde 	bl	80019dc <HAL_RCC_GetHCLKFreq>
 8001a20:	4602      	mov	r2, r0
 8001a22:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	0adb      	lsrs	r3, r3, #11
 8001a28:	f003 0307 	and.w	r3, r3, #7
 8001a2c:	4903      	ldr	r1, [pc, #12]	; (8001a3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a2e:	5ccb      	ldrb	r3, [r1, r3]
 8001a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	08003758 	.word	0x08003758

08001a40 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a48:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <RCC_Delay+0x34>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a0a      	ldr	r2, [pc, #40]	; (8001a78 <RCC_Delay+0x38>)
 8001a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a52:	0a5b      	lsrs	r3, r3, #9
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	fb02 f303 	mul.w	r3, r2, r3
 8001a5a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a5c:	bf00      	nop
  }
  while (Delay --);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	1e5a      	subs	r2, r3, #1
 8001a62:	60fa      	str	r2, [r7, #12]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1f9      	bne.n	8001a5c <RCC_Delay+0x1c>
}
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	20000000 	.word	0x20000000
 8001a78:	10624dd3 	.word	0x10624dd3

08001a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e041      	b.n	8001b12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d106      	bne.n	8001aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7fe fdec 	bl	8000680 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3304      	adds	r3, #4
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4610      	mov	r0, r2
 8001abc:	f000 f9ba 	bl	8001e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d001      	beq.n	8001b34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e044      	b.n	8001bbe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	68da      	ldr	r2, [r3, #12]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0201 	orr.w	r2, r2, #1
 8001b4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a1d      	ldr	r2, [pc, #116]	; (8001bc8 <HAL_TIM_Base_Start_IT+0xac>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d018      	beq.n	8001b88 <HAL_TIM_Base_Start_IT+0x6c>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a1c      	ldr	r2, [pc, #112]	; (8001bcc <HAL_TIM_Base_Start_IT+0xb0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d013      	beq.n	8001b88 <HAL_TIM_Base_Start_IT+0x6c>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b68:	d00e      	beq.n	8001b88 <HAL_TIM_Base_Start_IT+0x6c>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d009      	beq.n	8001b88 <HAL_TIM_Base_Start_IT+0x6c>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a16      	ldr	r2, [pc, #88]	; (8001bd4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d004      	beq.n	8001b88 <HAL_TIM_Base_Start_IT+0x6c>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <HAL_TIM_Base_Start_IT+0xbc>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d111      	bne.n	8001bac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2b06      	cmp	r3, #6
 8001b98:	d010      	beq.n	8001bbc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f042 0201 	orr.w	r2, r2, #1
 8001ba8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001baa:	e007      	b.n	8001bbc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f042 0201 	orr.w	r2, r2, #1
 8001bba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	40012c00 	.word	0x40012c00
 8001bcc:	40013400 	.word	0x40013400
 8001bd0:	40000400 	.word	0x40000400
 8001bd4:	40000800 	.word	0x40000800
 8001bd8:	40000c00 	.word	0x40000c00

08001bdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d122      	bne.n	8001c38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d11b      	bne.n	8001c38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f06f 0202 	mvn.w	r2, #2
 8001c08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 f8ed 	bl	8001dfe <HAL_TIM_IC_CaptureCallback>
 8001c24:	e005      	b.n	8001c32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f8e0 	bl	8001dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f000 f8ef 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	f003 0304 	and.w	r3, r3, #4
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	d122      	bne.n	8001c8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	d11b      	bne.n	8001c8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f06f 0204 	mvn.w	r2, #4
 8001c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2202      	movs	r2, #2
 8001c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 f8c3 	bl	8001dfe <HAL_TIM_IC_CaptureCallback>
 8001c78:	e005      	b.n	8001c86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f8b6 	bl	8001dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f000 f8c5 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	f003 0308 	and.w	r3, r3, #8
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d122      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d11b      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f06f 0208 	mvn.w	r2, #8
 8001cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2204      	movs	r2, #4
 8001cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f899 	bl	8001dfe <HAL_TIM_IC_CaptureCallback>
 8001ccc:	e005      	b.n	8001cda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f88c 	bl	8001dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 f89b 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	f003 0310 	and.w	r3, r3, #16
 8001cea:	2b10      	cmp	r3, #16
 8001cec:	d122      	bne.n	8001d34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	f003 0310 	and.w	r3, r3, #16
 8001cf8:	2b10      	cmp	r3, #16
 8001cfa:	d11b      	bne.n	8001d34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f06f 0210 	mvn.w	r2, #16
 8001d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2208      	movs	r2, #8
 8001d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f86f 	bl	8001dfe <HAL_TIM_IC_CaptureCallback>
 8001d20:	e005      	b.n	8001d2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f862 	bl	8001dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f871 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d10e      	bne.n	8001d60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d107      	bne.n	8001d60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f06f 0201 	mvn.w	r2, #1
 8001d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7fe fcb6 	bl	80006cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d6a:	2b80      	cmp	r3, #128	; 0x80
 8001d6c:	d10e      	bne.n	8001d8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d78:	2b80      	cmp	r3, #128	; 0x80
 8001d7a:	d107      	bne.n	8001d8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f943 	bl	8002012 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d96:	2b40      	cmp	r3, #64	; 0x40
 8001d98:	d10e      	bne.n	8001db8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da4:	2b40      	cmp	r3, #64	; 0x40
 8001da6:	d107      	bne.n	8001db8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f835 	bl	8001e22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	f003 0320 	and.w	r3, r3, #32
 8001dc2:	2b20      	cmp	r3, #32
 8001dc4:	d10e      	bne.n	8001de4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f003 0320 	and.w	r3, r3, #32
 8001dd0:	2b20      	cmp	r3, #32
 8001dd2:	d107      	bne.n	8001de4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f06f 0220 	mvn.w	r2, #32
 8001ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 f90e 	bl	8002000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001de4:	bf00      	nop
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr

08001dfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a33      	ldr	r2, [pc, #204]	; (8001f14 <TIM_Base_SetConfig+0xe0>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d013      	beq.n	8001e74 <TIM_Base_SetConfig+0x40>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a32      	ldr	r2, [pc, #200]	; (8001f18 <TIM_Base_SetConfig+0xe4>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d00f      	beq.n	8001e74 <TIM_Base_SetConfig+0x40>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e5a:	d00b      	beq.n	8001e74 <TIM_Base_SetConfig+0x40>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a2f      	ldr	r2, [pc, #188]	; (8001f1c <TIM_Base_SetConfig+0xe8>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d007      	beq.n	8001e74 <TIM_Base_SetConfig+0x40>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a2e      	ldr	r2, [pc, #184]	; (8001f20 <TIM_Base_SetConfig+0xec>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d003      	beq.n	8001e74 <TIM_Base_SetConfig+0x40>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a2d      	ldr	r2, [pc, #180]	; (8001f24 <TIM_Base_SetConfig+0xf0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d108      	bne.n	8001e86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a22      	ldr	r2, [pc, #136]	; (8001f14 <TIM_Base_SetConfig+0xe0>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d013      	beq.n	8001eb6 <TIM_Base_SetConfig+0x82>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a21      	ldr	r2, [pc, #132]	; (8001f18 <TIM_Base_SetConfig+0xe4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d00f      	beq.n	8001eb6 <TIM_Base_SetConfig+0x82>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e9c:	d00b      	beq.n	8001eb6 <TIM_Base_SetConfig+0x82>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a1e      	ldr	r2, [pc, #120]	; (8001f1c <TIM_Base_SetConfig+0xe8>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d007      	beq.n	8001eb6 <TIM_Base_SetConfig+0x82>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a1d      	ldr	r2, [pc, #116]	; (8001f20 <TIM_Base_SetConfig+0xec>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d003      	beq.n	8001eb6 <TIM_Base_SetConfig+0x82>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a1c      	ldr	r2, [pc, #112]	; (8001f24 <TIM_Base_SetConfig+0xf0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d108      	bne.n	8001ec8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68fa      	ldr	r2, [r7, #12]
 8001eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a09      	ldr	r2, [pc, #36]	; (8001f14 <TIM_Base_SetConfig+0xe0>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d003      	beq.n	8001efc <TIM_Base_SetConfig+0xc8>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a08      	ldr	r2, [pc, #32]	; (8001f18 <TIM_Base_SetConfig+0xe4>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d103      	bne.n	8001f04 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	691a      	ldr	r2, [r3, #16]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	615a      	str	r2, [r3, #20]
}
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	40012c00 	.word	0x40012c00
 8001f18:	40013400 	.word	0x40013400
 8001f1c:	40000400 	.word	0x40000400
 8001f20:	40000800 	.word	0x40000800
 8001f24:	40000c00 	.word	0x40000c00

08001f28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e050      	b.n	8001fe2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a1b      	ldr	r2, [pc, #108]	; (8001fec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d018      	beq.n	8001fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a19      	ldr	r2, [pc, #100]	; (8001ff0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d013      	beq.n	8001fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f96:	d00e      	beq.n	8001fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a15      	ldr	r2, [pc, #84]	; (8001ff4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d009      	beq.n	8001fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a14      	ldr	r2, [pc, #80]	; (8001ff8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d004      	beq.n	8001fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d10c      	bne.n	8001fd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68ba      	ldr	r2, [r7, #8]
 8001fce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	40012c00 	.word	0x40012c00
 8001ff0:	40013400 	.word	0x40013400
 8001ff4:	40000400 	.word	0x40000400
 8001ff8:	40000800 	.word	0x40000800
 8001ffc:	40000c00 	.word	0x40000c00

08002000 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr

08002012 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e042      	b.n	80020bc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d106      	bne.n	8002050 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7fe fb96 	bl	800077c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2224      	movs	r2, #36	; 0x24
 8002054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002066:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 fdc5 	bl	8002bf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	691a      	ldr	r2, [r3, #16]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800207c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	695a      	ldr	r2, [r3, #20]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800208c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800209c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2220      	movs	r2, #32
 80020a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2220      	movs	r2, #32
 80020b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	; 0x28
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	603b      	str	r3, [r7, #0]
 80020d0:	4613      	mov	r3, r2
 80020d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b20      	cmp	r3, #32
 80020e2:	d16d      	bne.n	80021c0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d002      	beq.n	80020f0 <HAL_UART_Transmit+0x2c>
 80020ea:	88fb      	ldrh	r3, [r7, #6]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e066      	b.n	80021c2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2221      	movs	r2, #33	; 0x21
 80020fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002102:	f7fe fc67 	bl	80009d4 <HAL_GetTick>
 8002106:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	88fa      	ldrh	r2, [r7, #6]
 800210c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	88fa      	ldrh	r2, [r7, #6]
 8002112:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800211c:	d108      	bne.n	8002130 <HAL_UART_Transmit+0x6c>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d104      	bne.n	8002130 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	e003      	b.n	8002138 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002138:	e02a      	b.n	8002190 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	2200      	movs	r2, #0
 8002142:	2180      	movs	r1, #128	; 0x80
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f000 fb14 	bl	8002772 <UART_WaitOnFlagUntilTimeout>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e036      	b.n	80021c2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d10b      	bne.n	8002172 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	881b      	ldrh	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002168:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	3302      	adds	r3, #2
 800216e:	61bb      	str	r3, [r7, #24]
 8002170:	e007      	b.n	8002182 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	781a      	ldrb	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	3301      	adds	r3, #1
 8002180:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002186:	b29b      	uxth	r3, r3
 8002188:	3b01      	subs	r3, #1
 800218a:	b29a      	uxth	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002194:	b29b      	uxth	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1cf      	bne.n	800213a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	2200      	movs	r2, #0
 80021a2:	2140      	movs	r1, #64	; 0x40
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f000 fae4 	bl	8002772 <UART_WaitOnFlagUntilTimeout>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e006      	b.n	80021c2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	e000      	b.n	80021c2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80021c0:	2302      	movs	r3, #2
  }
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3720      	adds	r7, #32
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	4613      	mov	r3, r2
 80021d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b20      	cmp	r3, #32
 80021e2:	d112      	bne.n	800220a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d002      	beq.n	80021f0 <HAL_UART_Receive_IT+0x26>
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e00b      	b.n	800220c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	461a      	mov	r2, r3
 80021fe:	68b9      	ldr	r1, [r7, #8]
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	f000 fb24 	bl	800284e <UART_Start_Receive_IT>
 8002206:	4603      	mov	r3, r0
 8002208:	e000      	b.n	800220c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800220a:	2302      	movs	r3, #2
  }
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b0ba      	sub	sp, #232	; 0xe8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	695b      	ldr	r3, [r3, #20]
 8002236:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800223a:	2300      	movs	r3, #0
 800223c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002240:	2300      	movs	r3, #0
 8002242:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002252:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002256:	2b00      	cmp	r3, #0
 8002258:	d10f      	bne.n	800227a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800225a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800225e:	f003 0320 	and.w	r3, r3, #32
 8002262:	2b00      	cmp	r3, #0
 8002264:	d009      	beq.n	800227a <HAL_UART_IRQHandler+0x66>
 8002266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800226a:	f003 0320 	and.w	r3, r3, #32
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 fc01 	bl	8002a7a <UART_Receive_IT>
      return;
 8002278:	e25b      	b.n	8002732 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800227a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 80de 	beq.w	8002440 <HAL_UART_IRQHandler+0x22c>
 8002284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d106      	bne.n	800229e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002294:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 80d1 	beq.w	8002440 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800229e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00b      	beq.n	80022c2 <HAL_UART_IRQHandler+0xae>
 80022aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d005      	beq.n	80022c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	f043 0201 	orr.w	r2, r3, #1
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00b      	beq.n	80022e6 <HAL_UART_IRQHandler+0xd2>
 80022ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d005      	beq.n	80022e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	f043 0202 	orr.w	r2, r3, #2
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00b      	beq.n	800230a <HAL_UART_IRQHandler+0xf6>
 80022f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d005      	beq.n	800230a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002302:	f043 0204 	orr.w	r2, r3, #4
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800230a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	2b00      	cmp	r3, #0
 8002314:	d011      	beq.n	800233a <HAL_UART_IRQHandler+0x126>
 8002316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800231a:	f003 0320 	and.w	r3, r3, #32
 800231e:	2b00      	cmp	r3, #0
 8002320:	d105      	bne.n	800232e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002322:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d005      	beq.n	800233a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	f043 0208 	orr.w	r2, r3, #8
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 81f2 	beq.w	8002728 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002348:	f003 0320 	and.w	r3, r3, #32
 800234c:	2b00      	cmp	r3, #0
 800234e:	d008      	beq.n	8002362 <HAL_UART_IRQHandler+0x14e>
 8002350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002354:	f003 0320 	and.w	r3, r3, #32
 8002358:	2b00      	cmp	r3, #0
 800235a:	d002      	beq.n	8002362 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fb8c 	bl	8002a7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800236c:	2b00      	cmp	r3, #0
 800236e:	bf14      	ite	ne
 8002370:	2301      	movne	r3, #1
 8002372:	2300      	moveq	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d103      	bne.n	800238e <HAL_UART_IRQHandler+0x17a>
 8002386:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800238a:	2b00      	cmp	r3, #0
 800238c:	d04f      	beq.n	800242e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fa96 	bl	80028c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d041      	beq.n	8002426 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	3314      	adds	r3, #20
 80023a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023b0:	e853 3f00 	ldrex	r3, [r3]
 80023b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80023b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80023bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	3314      	adds	r3, #20
 80023ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80023ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80023d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80023da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80023de:	e841 2300 	strex	r3, r2, [r1]
 80023e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80023e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1d9      	bne.n	80023a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d013      	beq.n	800241e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fa:	4a7e      	ldr	r2, [pc, #504]	; (80025f4 <HAL_UART_IRQHandler+0x3e0>)
 80023fc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe fc5c 	bl	8000cc0 <HAL_DMA_Abort_IT>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d016      	beq.n	800243c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002418:	4610      	mov	r0, r2
 800241a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800241c:	e00e      	b.n	800243c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f993 	bl	800274a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002424:	e00a      	b.n	800243c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f98f 	bl	800274a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800242c:	e006      	b.n	800243c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 f98b 	bl	800274a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800243a:	e175      	b.n	8002728 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800243c:	bf00      	nop
    return;
 800243e:	e173      	b.n	8002728 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	2b01      	cmp	r3, #1
 8002446:	f040 814f 	bne.w	80026e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800244a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800244e:	f003 0310 	and.w	r3, r3, #16
 8002452:	2b00      	cmp	r3, #0
 8002454:	f000 8148 	beq.w	80026e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800245c:	f003 0310 	and.w	r3, r3, #16
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 8141 	beq.w	80026e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002466:	2300      	movs	r3, #0
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	60bb      	str	r3, [r7, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 80b6 	beq.w	80025f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002498:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 8145 	beq.w	800272c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80024aa:	429a      	cmp	r2, r3
 80024ac:	f080 813e 	bcs.w	800272c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80024b6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	2b20      	cmp	r3, #32
 80024c0:	f000 8088 	beq.w	80025d4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	330c      	adds	r3, #12
 80024ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80024d2:	e853 3f00 	ldrex	r3, [r3]
 80024d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80024da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	330c      	adds	r3, #12
 80024ec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80024f0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80024f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80024fc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002500:	e841 2300 	strex	r3, r2, [r1]
 8002504:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002508:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800250c:	2b00      	cmp	r3, #0
 800250e:	d1d9      	bne.n	80024c4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	3314      	adds	r3, #20
 8002516:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002518:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800251a:	e853 3f00 	ldrex	r3, [r3]
 800251e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002520:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002522:	f023 0301 	bic.w	r3, r3, #1
 8002526:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	3314      	adds	r3, #20
 8002530:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002534:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002538:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800253a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800253c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002540:	e841 2300 	strex	r3, r2, [r1]
 8002544:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002546:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1e1      	bne.n	8002510 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	3314      	adds	r3, #20
 8002552:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002554:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002556:	e853 3f00 	ldrex	r3, [r3]
 800255a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800255c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800255e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002562:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	3314      	adds	r3, #20
 800256c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002570:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002572:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002574:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002576:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002578:	e841 2300 	strex	r3, r2, [r1]
 800257c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800257e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1e3      	bne.n	800254c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	330c      	adds	r3, #12
 8002598:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800259a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800259c:	e853 3f00 	ldrex	r3, [r3]
 80025a0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80025a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025a4:	f023 0310 	bic.w	r3, r3, #16
 80025a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	330c      	adds	r3, #12
 80025b2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80025b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80025b8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80025bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025be:	e841 2300 	strex	r3, r2, [r1]
 80025c2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80025c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1e3      	bne.n	8002592 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe fb3b 	bl	8000c4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2202      	movs	r2, #2
 80025d8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f8b6 	bl	800275c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80025f0:	e09c      	b.n	800272c <HAL_UART_IRQHandler+0x518>
 80025f2:	bf00      	nop
 80025f4:	08002985 	.word	0x08002985
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002600:	b29b      	uxth	r3, r3
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800260c:	b29b      	uxth	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 808e 	beq.w	8002730 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002614:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 8089 	beq.w	8002730 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	330c      	adds	r3, #12
 8002624:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002628:	e853 3f00 	ldrex	r3, [r3]
 800262c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800262e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002630:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002634:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	330c      	adds	r3, #12
 800263e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002642:	647a      	str	r2, [r7, #68]	; 0x44
 8002644:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002646:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002648:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800264a:	e841 2300 	strex	r3, r2, [r1]
 800264e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1e3      	bne.n	800261e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	3314      	adds	r3, #20
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	e853 3f00 	ldrex	r3, [r3]
 8002664:	623b      	str	r3, [r7, #32]
   return(result);
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	f023 0301 	bic.w	r3, r3, #1
 800266c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	3314      	adds	r3, #20
 8002676:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800267a:	633a      	str	r2, [r7, #48]	; 0x30
 800267c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002682:	e841 2300 	strex	r3, r2, [r1]
 8002686:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1e3      	bne.n	8002656 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2220      	movs	r2, #32
 8002692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	330c      	adds	r3, #12
 80026a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	e853 3f00 	ldrex	r3, [r3]
 80026aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f023 0310 	bic.w	r3, r3, #16
 80026b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	330c      	adds	r3, #12
 80026bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80026c0:	61fa      	str	r2, [r7, #28]
 80026c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026c4:	69b9      	ldr	r1, [r7, #24]
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	e841 2300 	strex	r3, r2, [r1]
 80026cc:	617b      	str	r3, [r7, #20]
   return(result);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1e3      	bne.n	800269c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2202      	movs	r2, #2
 80026d8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80026da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80026de:	4619      	mov	r1, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f83b 	bl	800275c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80026e6:	e023      	b.n	8002730 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80026e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d009      	beq.n	8002708 <HAL_UART_IRQHandler+0x4f4>
 80026f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f953 	bl	80029ac <UART_Transmit_IT>
    return;
 8002706:	e014      	b.n	8002732 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800270c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00e      	beq.n	8002732 <HAL_UART_IRQHandler+0x51e>
 8002714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271c:	2b00      	cmp	r3, #0
 800271e:	d008      	beq.n	8002732 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f992 	bl	8002a4a <UART_EndTransmit_IT>
    return;
 8002726:	e004      	b.n	8002732 <HAL_UART_IRQHandler+0x51e>
    return;
 8002728:	bf00      	nop
 800272a:	e002      	b.n	8002732 <HAL_UART_IRQHandler+0x51e>
      return;
 800272c:	bf00      	nop
 800272e:	e000      	b.n	8002732 <HAL_UART_IRQHandler+0x51e>
      return;
 8002730:	bf00      	nop
  }
}
 8002732:	37e8      	adds	r7, #232	; 0xe8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr

08002772 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b090      	sub	sp, #64	; 0x40
 8002776:	af00      	add	r7, sp, #0
 8002778:	60f8      	str	r0, [r7, #12]
 800277a:	60b9      	str	r1, [r7, #8]
 800277c:	603b      	str	r3, [r7, #0]
 800277e:	4613      	mov	r3, r2
 8002780:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002782:	e050      	b.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002784:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278a:	d04c      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800278c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800278e:	2b00      	cmp	r3, #0
 8002790:	d007      	beq.n	80027a2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002792:	f7fe f91f 	bl	80009d4 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800279e:	429a      	cmp	r2, r3
 80027a0:	d241      	bcs.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	330c      	adds	r3, #12
 80027a8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ac:	e853 3f00 	ldrex	r3, [r3]
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80027b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	330c      	adds	r3, #12
 80027c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80027c2:	637a      	str	r2, [r7, #52]	; 0x34
 80027c4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80027c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027ca:	e841 2300 	strex	r3, r2, [r1]
 80027ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80027d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1e5      	bne.n	80027a2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3314      	adds	r3, #20
 80027dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	e853 3f00 	ldrex	r3, [r3]
 80027e4:	613b      	str	r3, [r7, #16]
   return(result);
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	3314      	adds	r3, #20
 80027f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027f6:	623a      	str	r2, [r7, #32]
 80027f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027fa:	69f9      	ldr	r1, [r7, #28]
 80027fc:	6a3a      	ldr	r2, [r7, #32]
 80027fe:	e841 2300 	strex	r3, r2, [r1]
 8002802:	61bb      	str	r3, [r7, #24]
   return(result);
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1e5      	bne.n	80027d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e00f      	b.n	8002846 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	4013      	ands	r3, r2
 8002830:	68ba      	ldr	r2, [r7, #8]
 8002832:	429a      	cmp	r2, r3
 8002834:	bf0c      	ite	eq
 8002836:	2301      	moveq	r3, #1
 8002838:	2300      	movne	r3, #0
 800283a:	b2db      	uxtb	r3, r3
 800283c:	461a      	mov	r2, r3
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	429a      	cmp	r2, r3
 8002842:	d09f      	beq.n	8002784 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3740      	adds	r7, #64	; 0x40
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800284e:	b480      	push	{r7}
 8002850:	b085      	sub	sp, #20
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	4613      	mov	r3, r2
 800285a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	88fa      	ldrh	r2, [r7, #6]
 8002866:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	88fa      	ldrh	r2, [r7, #6]
 800286c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2222      	movs	r2, #34	; 0x22
 8002878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d007      	beq.n	8002894 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002892:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f042 0201 	orr.w	r2, r2, #1
 80028a2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0220 	orr.w	r2, r2, #32
 80028b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b095      	sub	sp, #84	; 0x54
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	330c      	adds	r3, #12
 80028ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d2:	e853 3f00 	ldrex	r3, [r3]
 80028d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80028d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	330c      	adds	r3, #12
 80028e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028e8:	643a      	str	r2, [r7, #64]	; 0x40
 80028ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80028ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028f0:	e841 2300 	strex	r3, r2, [r1]
 80028f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80028f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1e5      	bne.n	80028c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	3314      	adds	r3, #20
 8002902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002904:	6a3b      	ldr	r3, [r7, #32]
 8002906:	e853 3f00 	ldrex	r3, [r3]
 800290a:	61fb      	str	r3, [r7, #28]
   return(result);
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f023 0301 	bic.w	r3, r3, #1
 8002912:	64bb      	str	r3, [r7, #72]	; 0x48
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	3314      	adds	r3, #20
 800291a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800291c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002920:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002922:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002924:	e841 2300 	strex	r3, r2, [r1]
 8002928:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1e5      	bne.n	80028fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002934:	2b01      	cmp	r3, #1
 8002936:	d119      	bne.n	800296c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	330c      	adds	r3, #12
 800293e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	e853 3f00 	ldrex	r3, [r3]
 8002946:	60bb      	str	r3, [r7, #8]
   return(result);
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f023 0310 	bic.w	r3, r3, #16
 800294e:	647b      	str	r3, [r7, #68]	; 0x44
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	330c      	adds	r3, #12
 8002956:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002958:	61ba      	str	r2, [r7, #24]
 800295a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295c:	6979      	ldr	r1, [r7, #20]
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	e841 2300 	strex	r3, r2, [r1]
 8002964:	613b      	str	r3, [r7, #16]
   return(result);
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1e5      	bne.n	8002938 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
}
 800297a:	bf00      	nop
 800297c:	3754      	adds	r7, #84	; 0x54
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr

08002984 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002990:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f7ff fed3 	bl	800274a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029a4:	bf00      	nop
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b21      	cmp	r3, #33	; 0x21
 80029be:	d13e      	bne.n	8002a3e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029c8:	d114      	bne.n	80029f4 <UART_Transmit_IT+0x48>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d110      	bne.n	80029f4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029e6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	1c9a      	adds	r2, r3, #2
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	621a      	str	r2, [r3, #32]
 80029f2:	e008      	b.n	8002a06 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	1c59      	adds	r1, r3, #1
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6211      	str	r1, [r2, #32]
 80029fe:	781a      	ldrb	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	4619      	mov	r1, r3
 8002a14:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10f      	bne.n	8002a3a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	e000      	b.n	8002a40 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002a3e:	2302      	movs	r3, #2
  }
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b082      	sub	sp, #8
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2220      	movs	r2, #32
 8002a66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff fe64 	bl	8002738 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b08c      	sub	sp, #48	; 0x30
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b22      	cmp	r3, #34	; 0x22
 8002a8c:	f040 80ae 	bne.w	8002bec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a98:	d117      	bne.n	8002aca <UART_Receive_IT+0x50>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d113      	bne.n	8002aca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aaa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002abc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac2:	1c9a      	adds	r2, r3, #2
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ac8:	e026      	b.n	8002b18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ace:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002adc:	d007      	beq.n	8002aee <UART_Receive_IT+0x74>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10a      	bne.n	8002afc <UART_Receive_IT+0x82>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e008      	b.n	8002b0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	4619      	mov	r1, r3
 8002b26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d15d      	bne.n	8002be8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0220 	bic.w	r2, r2, #32
 8002b3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68da      	ldr	r2, [r3, #12]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695a      	ldr	r2, [r3, #20]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 0201 	bic.w	r2, r2, #1
 8002b5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d135      	bne.n	8002bde <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	330c      	adds	r3, #12
 8002b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	e853 3f00 	ldrex	r3, [r3]
 8002b86:	613b      	str	r3, [r7, #16]
   return(result);
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	f023 0310 	bic.w	r3, r3, #16
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	330c      	adds	r3, #12
 8002b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b98:	623a      	str	r2, [r7, #32]
 8002b9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b9c:	69f9      	ldr	r1, [r7, #28]
 8002b9e:	6a3a      	ldr	r2, [r7, #32]
 8002ba0:	e841 2300 	strex	r3, r2, [r1]
 8002ba4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1e5      	bne.n	8002b78 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0310 	and.w	r3, r3, #16
 8002bb6:	2b10      	cmp	r3, #16
 8002bb8:	d10a      	bne.n	8002bd0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f7ff fdc0 	bl	800275c <HAL_UARTEx_RxEventCallback>
 8002bdc:	e002      	b.n	8002be4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7fd fe20 	bl	8000824 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	e002      	b.n	8002bee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	e000      	b.n	8002bee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002bec:	2302      	movs	r3, #2
  }
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3730      	adds	r7, #48	; 0x30
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	430a      	orrs	r2, r1
 8002c14:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c32:	f023 030c 	bic.w	r3, r3, #12
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	68b9      	ldr	r1, [r7, #8]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	699a      	ldr	r2, [r3, #24]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a2c      	ldr	r2, [pc, #176]	; (8002d0c <UART_SetConfig+0x114>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d103      	bne.n	8002c68 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c60:	f7fe feda 	bl	8001a18 <HAL_RCC_GetPCLK2Freq>
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	e002      	b.n	8002c6e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c68:	f7fe fec2 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002c6c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	4613      	mov	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	009a      	lsls	r2, r3, #2
 8002c78:	441a      	add	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c84:	4a22      	ldr	r2, [pc, #136]	; (8002d10 <UART_SetConfig+0x118>)
 8002c86:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8a:	095b      	lsrs	r3, r3, #5
 8002c8c:	0119      	lsls	r1, r3, #4
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	009a      	lsls	r2, r3, #2
 8002c98:	441a      	add	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ca4:	4b1a      	ldr	r3, [pc, #104]	; (8002d10 <UART_SetConfig+0x118>)
 8002ca6:	fba3 0302 	umull	r0, r3, r3, r2
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	2064      	movs	r0, #100	; 0x64
 8002cae:	fb00 f303 	mul.w	r3, r0, r3
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	3332      	adds	r3, #50	; 0x32
 8002cb8:	4a15      	ldr	r2, [pc, #84]	; (8002d10 <UART_SetConfig+0x118>)
 8002cba:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc4:	4419      	add	r1, r3
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	009a      	lsls	r2, r3, #2
 8002cd0:	441a      	add	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <UART_SetConfig+0x118>)
 8002cde:	fba3 0302 	umull	r0, r3, r3, r2
 8002ce2:	095b      	lsrs	r3, r3, #5
 8002ce4:	2064      	movs	r0, #100	; 0x64
 8002ce6:	fb00 f303 	mul.w	r3, r0, r3
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	3332      	adds	r3, #50	; 0x32
 8002cf0:	4a07      	ldr	r2, [pc, #28]	; (8002d10 <UART_SetConfig+0x118>)
 8002cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	f003 020f 	and.w	r2, r3, #15
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	440a      	add	r2, r1
 8002d02:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d04:	bf00      	nop
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40013800 	.word	0x40013800
 8002d10:	51eb851f 	.word	0x51eb851f

08002d14 <std>:
 8002d14:	2300      	movs	r3, #0
 8002d16:	b510      	push	{r4, lr}
 8002d18:	4604      	mov	r4, r0
 8002d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8002d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d22:	6083      	str	r3, [r0, #8]
 8002d24:	8181      	strh	r1, [r0, #12]
 8002d26:	6643      	str	r3, [r0, #100]	; 0x64
 8002d28:	81c2      	strh	r2, [r0, #14]
 8002d2a:	6183      	str	r3, [r0, #24]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	2208      	movs	r2, #8
 8002d30:	305c      	adds	r0, #92	; 0x5c
 8002d32:	f000 f9ed 	bl	8003110 <memset>
 8002d36:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <std+0x58>)
 8002d38:	6224      	str	r4, [r4, #32]
 8002d3a:	6263      	str	r3, [r4, #36]	; 0x24
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	; (8002d70 <std+0x5c>)
 8002d3e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d40:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <std+0x60>)
 8002d42:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d44:	4b0c      	ldr	r3, [pc, #48]	; (8002d78 <std+0x64>)
 8002d46:	6323      	str	r3, [r4, #48]	; 0x30
 8002d48:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <std+0x68>)
 8002d4a:	429c      	cmp	r4, r3
 8002d4c:	d006      	beq.n	8002d5c <std+0x48>
 8002d4e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002d52:	4294      	cmp	r4, r2
 8002d54:	d002      	beq.n	8002d5c <std+0x48>
 8002d56:	33d0      	adds	r3, #208	; 0xd0
 8002d58:	429c      	cmp	r4, r3
 8002d5a:	d105      	bne.n	8002d68 <std+0x54>
 8002d5c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d64:	f000 ba4c 	b.w	8003200 <__retarget_lock_init_recursive>
 8002d68:	bd10      	pop	{r4, pc}
 8002d6a:	bf00      	nop
 8002d6c:	08002f61 	.word	0x08002f61
 8002d70:	08002f83 	.word	0x08002f83
 8002d74:	08002fbb 	.word	0x08002fbb
 8002d78:	08002fdf 	.word	0x08002fdf
 8002d7c:	200001ec 	.word	0x200001ec

08002d80 <stdio_exit_handler>:
 8002d80:	4a02      	ldr	r2, [pc, #8]	; (8002d8c <stdio_exit_handler+0xc>)
 8002d82:	4903      	ldr	r1, [pc, #12]	; (8002d90 <stdio_exit_handler+0x10>)
 8002d84:	4803      	ldr	r0, [pc, #12]	; (8002d94 <stdio_exit_handler+0x14>)
 8002d86:	f000 b869 	b.w	8002e5c <_fwalk_sglue>
 8002d8a:	bf00      	nop
 8002d8c:	2000000c 	.word	0x2000000c
 8002d90:	080034f5 	.word	0x080034f5
 8002d94:	20000018 	.word	0x20000018

08002d98 <cleanup_stdio>:
 8002d98:	6841      	ldr	r1, [r0, #4]
 8002d9a:	4b0c      	ldr	r3, [pc, #48]	; (8002dcc <cleanup_stdio+0x34>)
 8002d9c:	b510      	push	{r4, lr}
 8002d9e:	4299      	cmp	r1, r3
 8002da0:	4604      	mov	r4, r0
 8002da2:	d001      	beq.n	8002da8 <cleanup_stdio+0x10>
 8002da4:	f000 fba6 	bl	80034f4 <_fflush_r>
 8002da8:	68a1      	ldr	r1, [r4, #8]
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <cleanup_stdio+0x38>)
 8002dac:	4299      	cmp	r1, r3
 8002dae:	d002      	beq.n	8002db6 <cleanup_stdio+0x1e>
 8002db0:	4620      	mov	r0, r4
 8002db2:	f000 fb9f 	bl	80034f4 <_fflush_r>
 8002db6:	68e1      	ldr	r1, [r4, #12]
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <cleanup_stdio+0x3c>)
 8002dba:	4299      	cmp	r1, r3
 8002dbc:	d004      	beq.n	8002dc8 <cleanup_stdio+0x30>
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dc4:	f000 bb96 	b.w	80034f4 <_fflush_r>
 8002dc8:	bd10      	pop	{r4, pc}
 8002dca:	bf00      	nop
 8002dcc:	200001ec 	.word	0x200001ec
 8002dd0:	20000254 	.word	0x20000254
 8002dd4:	200002bc 	.word	0x200002bc

08002dd8 <global_stdio_init.part.0>:
 8002dd8:	b510      	push	{r4, lr}
 8002dda:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <global_stdio_init.part.0+0x30>)
 8002ddc:	4c0b      	ldr	r4, [pc, #44]	; (8002e0c <global_stdio_init.part.0+0x34>)
 8002dde:	4a0c      	ldr	r2, [pc, #48]	; (8002e10 <global_stdio_init.part.0+0x38>)
 8002de0:	4620      	mov	r0, r4
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	2104      	movs	r1, #4
 8002de6:	2200      	movs	r2, #0
 8002de8:	f7ff ff94 	bl	8002d14 <std>
 8002dec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002df0:	2201      	movs	r2, #1
 8002df2:	2109      	movs	r1, #9
 8002df4:	f7ff ff8e 	bl	8002d14 <std>
 8002df8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002dfc:	2202      	movs	r2, #2
 8002dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e02:	2112      	movs	r1, #18
 8002e04:	f7ff bf86 	b.w	8002d14 <std>
 8002e08:	20000324 	.word	0x20000324
 8002e0c:	200001ec 	.word	0x200001ec
 8002e10:	08002d81 	.word	0x08002d81

08002e14 <__sfp_lock_acquire>:
 8002e14:	4801      	ldr	r0, [pc, #4]	; (8002e1c <__sfp_lock_acquire+0x8>)
 8002e16:	f000 b9f4 	b.w	8003202 <__retarget_lock_acquire_recursive>
 8002e1a:	bf00      	nop
 8002e1c:	2000032d 	.word	0x2000032d

08002e20 <__sfp_lock_release>:
 8002e20:	4801      	ldr	r0, [pc, #4]	; (8002e28 <__sfp_lock_release+0x8>)
 8002e22:	f000 b9ef 	b.w	8003204 <__retarget_lock_release_recursive>
 8002e26:	bf00      	nop
 8002e28:	2000032d 	.word	0x2000032d

08002e2c <__sinit>:
 8002e2c:	b510      	push	{r4, lr}
 8002e2e:	4604      	mov	r4, r0
 8002e30:	f7ff fff0 	bl	8002e14 <__sfp_lock_acquire>
 8002e34:	6a23      	ldr	r3, [r4, #32]
 8002e36:	b11b      	cbz	r3, 8002e40 <__sinit+0x14>
 8002e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e3c:	f7ff bff0 	b.w	8002e20 <__sfp_lock_release>
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <__sinit+0x28>)
 8002e42:	6223      	str	r3, [r4, #32]
 8002e44:	4b04      	ldr	r3, [pc, #16]	; (8002e58 <__sinit+0x2c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f5      	bne.n	8002e38 <__sinit+0xc>
 8002e4c:	f7ff ffc4 	bl	8002dd8 <global_stdio_init.part.0>
 8002e50:	e7f2      	b.n	8002e38 <__sinit+0xc>
 8002e52:	bf00      	nop
 8002e54:	08002d99 	.word	0x08002d99
 8002e58:	20000324 	.word	0x20000324

08002e5c <_fwalk_sglue>:
 8002e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e60:	4607      	mov	r7, r0
 8002e62:	4688      	mov	r8, r1
 8002e64:	4614      	mov	r4, r2
 8002e66:	2600      	movs	r6, #0
 8002e68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e6c:	f1b9 0901 	subs.w	r9, r9, #1
 8002e70:	d505      	bpl.n	8002e7e <_fwalk_sglue+0x22>
 8002e72:	6824      	ldr	r4, [r4, #0]
 8002e74:	2c00      	cmp	r4, #0
 8002e76:	d1f7      	bne.n	8002e68 <_fwalk_sglue+0xc>
 8002e78:	4630      	mov	r0, r6
 8002e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e7e:	89ab      	ldrh	r3, [r5, #12]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d907      	bls.n	8002e94 <_fwalk_sglue+0x38>
 8002e84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	d003      	beq.n	8002e94 <_fwalk_sglue+0x38>
 8002e8c:	4629      	mov	r1, r5
 8002e8e:	4638      	mov	r0, r7
 8002e90:	47c0      	blx	r8
 8002e92:	4306      	orrs	r6, r0
 8002e94:	3568      	adds	r5, #104	; 0x68
 8002e96:	e7e9      	b.n	8002e6c <_fwalk_sglue+0x10>

08002e98 <putchar>:
 8002e98:	4b02      	ldr	r3, [pc, #8]	; (8002ea4 <putchar+0xc>)
 8002e9a:	4601      	mov	r1, r0
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	6882      	ldr	r2, [r0, #8]
 8002ea0:	f000 bbb1 	b.w	8003606 <_putc_r>
 8002ea4:	20000064 	.word	0x20000064

08002ea8 <_puts_r>:
 8002ea8:	6a03      	ldr	r3, [r0, #32]
 8002eaa:	b570      	push	{r4, r5, r6, lr}
 8002eac:	4605      	mov	r5, r0
 8002eae:	460e      	mov	r6, r1
 8002eb0:	6884      	ldr	r4, [r0, #8]
 8002eb2:	b90b      	cbnz	r3, 8002eb8 <_puts_r+0x10>
 8002eb4:	f7ff ffba 	bl	8002e2c <__sinit>
 8002eb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002eba:	07db      	lsls	r3, r3, #31
 8002ebc:	d405      	bmi.n	8002eca <_puts_r+0x22>
 8002ebe:	89a3      	ldrh	r3, [r4, #12]
 8002ec0:	0598      	lsls	r0, r3, #22
 8002ec2:	d402      	bmi.n	8002eca <_puts_r+0x22>
 8002ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ec6:	f000 f99c 	bl	8003202 <__retarget_lock_acquire_recursive>
 8002eca:	89a3      	ldrh	r3, [r4, #12]
 8002ecc:	0719      	lsls	r1, r3, #28
 8002ece:	d513      	bpl.n	8002ef8 <_puts_r+0x50>
 8002ed0:	6923      	ldr	r3, [r4, #16]
 8002ed2:	b18b      	cbz	r3, 8002ef8 <_puts_r+0x50>
 8002ed4:	3e01      	subs	r6, #1
 8002ed6:	68a3      	ldr	r3, [r4, #8]
 8002ed8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002edc:	3b01      	subs	r3, #1
 8002ede:	60a3      	str	r3, [r4, #8]
 8002ee0:	b9e9      	cbnz	r1, 8002f1e <_puts_r+0x76>
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	da2e      	bge.n	8002f44 <_puts_r+0x9c>
 8002ee6:	4622      	mov	r2, r4
 8002ee8:	210a      	movs	r1, #10
 8002eea:	4628      	mov	r0, r5
 8002eec:	f000 f87b 	bl	8002fe6 <__swbuf_r>
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	d007      	beq.n	8002f04 <_puts_r+0x5c>
 8002ef4:	250a      	movs	r5, #10
 8002ef6:	e007      	b.n	8002f08 <_puts_r+0x60>
 8002ef8:	4621      	mov	r1, r4
 8002efa:	4628      	mov	r0, r5
 8002efc:	f000 f8b0 	bl	8003060 <__swsetup_r>
 8002f00:	2800      	cmp	r0, #0
 8002f02:	d0e7      	beq.n	8002ed4 <_puts_r+0x2c>
 8002f04:	f04f 35ff 	mov.w	r5, #4294967295
 8002f08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f0a:	07da      	lsls	r2, r3, #31
 8002f0c:	d405      	bmi.n	8002f1a <_puts_r+0x72>
 8002f0e:	89a3      	ldrh	r3, [r4, #12]
 8002f10:	059b      	lsls	r3, r3, #22
 8002f12:	d402      	bmi.n	8002f1a <_puts_r+0x72>
 8002f14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f16:	f000 f975 	bl	8003204 <__retarget_lock_release_recursive>
 8002f1a:	4628      	mov	r0, r5
 8002f1c:	bd70      	pop	{r4, r5, r6, pc}
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	da04      	bge.n	8002f2c <_puts_r+0x84>
 8002f22:	69a2      	ldr	r2, [r4, #24]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	dc06      	bgt.n	8002f36 <_puts_r+0x8e>
 8002f28:	290a      	cmp	r1, #10
 8002f2a:	d004      	beq.n	8002f36 <_puts_r+0x8e>
 8002f2c:	6823      	ldr	r3, [r4, #0]
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	6022      	str	r2, [r4, #0]
 8002f32:	7019      	strb	r1, [r3, #0]
 8002f34:	e7cf      	b.n	8002ed6 <_puts_r+0x2e>
 8002f36:	4622      	mov	r2, r4
 8002f38:	4628      	mov	r0, r5
 8002f3a:	f000 f854 	bl	8002fe6 <__swbuf_r>
 8002f3e:	3001      	adds	r0, #1
 8002f40:	d1c9      	bne.n	8002ed6 <_puts_r+0x2e>
 8002f42:	e7df      	b.n	8002f04 <_puts_r+0x5c>
 8002f44:	250a      	movs	r5, #10
 8002f46:	6823      	ldr	r3, [r4, #0]
 8002f48:	1c5a      	adds	r2, r3, #1
 8002f4a:	6022      	str	r2, [r4, #0]
 8002f4c:	701d      	strb	r5, [r3, #0]
 8002f4e:	e7db      	b.n	8002f08 <_puts_r+0x60>

08002f50 <puts>:
 8002f50:	4b02      	ldr	r3, [pc, #8]	; (8002f5c <puts+0xc>)
 8002f52:	4601      	mov	r1, r0
 8002f54:	6818      	ldr	r0, [r3, #0]
 8002f56:	f7ff bfa7 	b.w	8002ea8 <_puts_r>
 8002f5a:	bf00      	nop
 8002f5c:	20000064 	.word	0x20000064

08002f60 <__sread>:
 8002f60:	b510      	push	{r4, lr}
 8002f62:	460c      	mov	r4, r1
 8002f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f68:	f000 f8fc 	bl	8003164 <_read_r>
 8002f6c:	2800      	cmp	r0, #0
 8002f6e:	bfab      	itete	ge
 8002f70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f72:	89a3      	ldrhlt	r3, [r4, #12]
 8002f74:	181b      	addge	r3, r3, r0
 8002f76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f7a:	bfac      	ite	ge
 8002f7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f7e:	81a3      	strhlt	r3, [r4, #12]
 8002f80:	bd10      	pop	{r4, pc}

08002f82 <__swrite>:
 8002f82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f86:	461f      	mov	r7, r3
 8002f88:	898b      	ldrh	r3, [r1, #12]
 8002f8a:	4605      	mov	r5, r0
 8002f8c:	05db      	lsls	r3, r3, #23
 8002f8e:	460c      	mov	r4, r1
 8002f90:	4616      	mov	r6, r2
 8002f92:	d505      	bpl.n	8002fa0 <__swrite+0x1e>
 8002f94:	2302      	movs	r3, #2
 8002f96:	2200      	movs	r2, #0
 8002f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f9c:	f000 f8d0 	bl	8003140 <_lseek_r>
 8002fa0:	89a3      	ldrh	r3, [r4, #12]
 8002fa2:	4632      	mov	r2, r6
 8002fa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fa8:	81a3      	strh	r3, [r4, #12]
 8002faa:	4628      	mov	r0, r5
 8002fac:	463b      	mov	r3, r7
 8002fae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fb6:	f000 b8e7 	b.w	8003188 <_write_r>

08002fba <__sseek>:
 8002fba:	b510      	push	{r4, lr}
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fc2:	f000 f8bd 	bl	8003140 <_lseek_r>
 8002fc6:	1c43      	adds	r3, r0, #1
 8002fc8:	89a3      	ldrh	r3, [r4, #12]
 8002fca:	bf15      	itete	ne
 8002fcc:	6560      	strne	r0, [r4, #84]	; 0x54
 8002fce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002fd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002fd6:	81a3      	strheq	r3, [r4, #12]
 8002fd8:	bf18      	it	ne
 8002fda:	81a3      	strhne	r3, [r4, #12]
 8002fdc:	bd10      	pop	{r4, pc}

08002fde <__sclose>:
 8002fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fe2:	f000 b89d 	b.w	8003120 <_close_r>

08002fe6 <__swbuf_r>:
 8002fe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe8:	460e      	mov	r6, r1
 8002fea:	4614      	mov	r4, r2
 8002fec:	4605      	mov	r5, r0
 8002fee:	b118      	cbz	r0, 8002ff8 <__swbuf_r+0x12>
 8002ff0:	6a03      	ldr	r3, [r0, #32]
 8002ff2:	b90b      	cbnz	r3, 8002ff8 <__swbuf_r+0x12>
 8002ff4:	f7ff ff1a 	bl	8002e2c <__sinit>
 8002ff8:	69a3      	ldr	r3, [r4, #24]
 8002ffa:	60a3      	str	r3, [r4, #8]
 8002ffc:	89a3      	ldrh	r3, [r4, #12]
 8002ffe:	071a      	lsls	r2, r3, #28
 8003000:	d525      	bpl.n	800304e <__swbuf_r+0x68>
 8003002:	6923      	ldr	r3, [r4, #16]
 8003004:	b31b      	cbz	r3, 800304e <__swbuf_r+0x68>
 8003006:	6823      	ldr	r3, [r4, #0]
 8003008:	6922      	ldr	r2, [r4, #16]
 800300a:	b2f6      	uxtb	r6, r6
 800300c:	1a98      	subs	r0, r3, r2
 800300e:	6963      	ldr	r3, [r4, #20]
 8003010:	4637      	mov	r7, r6
 8003012:	4283      	cmp	r3, r0
 8003014:	dc04      	bgt.n	8003020 <__swbuf_r+0x3a>
 8003016:	4621      	mov	r1, r4
 8003018:	4628      	mov	r0, r5
 800301a:	f000 fa6b 	bl	80034f4 <_fflush_r>
 800301e:	b9e0      	cbnz	r0, 800305a <__swbuf_r+0x74>
 8003020:	68a3      	ldr	r3, [r4, #8]
 8003022:	3b01      	subs	r3, #1
 8003024:	60a3      	str	r3, [r4, #8]
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	1c5a      	adds	r2, r3, #1
 800302a:	6022      	str	r2, [r4, #0]
 800302c:	701e      	strb	r6, [r3, #0]
 800302e:	6962      	ldr	r2, [r4, #20]
 8003030:	1c43      	adds	r3, r0, #1
 8003032:	429a      	cmp	r2, r3
 8003034:	d004      	beq.n	8003040 <__swbuf_r+0x5a>
 8003036:	89a3      	ldrh	r3, [r4, #12]
 8003038:	07db      	lsls	r3, r3, #31
 800303a:	d506      	bpl.n	800304a <__swbuf_r+0x64>
 800303c:	2e0a      	cmp	r6, #10
 800303e:	d104      	bne.n	800304a <__swbuf_r+0x64>
 8003040:	4621      	mov	r1, r4
 8003042:	4628      	mov	r0, r5
 8003044:	f000 fa56 	bl	80034f4 <_fflush_r>
 8003048:	b938      	cbnz	r0, 800305a <__swbuf_r+0x74>
 800304a:	4638      	mov	r0, r7
 800304c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800304e:	4621      	mov	r1, r4
 8003050:	4628      	mov	r0, r5
 8003052:	f000 f805 	bl	8003060 <__swsetup_r>
 8003056:	2800      	cmp	r0, #0
 8003058:	d0d5      	beq.n	8003006 <__swbuf_r+0x20>
 800305a:	f04f 37ff 	mov.w	r7, #4294967295
 800305e:	e7f4      	b.n	800304a <__swbuf_r+0x64>

08003060 <__swsetup_r>:
 8003060:	b538      	push	{r3, r4, r5, lr}
 8003062:	4b2a      	ldr	r3, [pc, #168]	; (800310c <__swsetup_r+0xac>)
 8003064:	4605      	mov	r5, r0
 8003066:	6818      	ldr	r0, [r3, #0]
 8003068:	460c      	mov	r4, r1
 800306a:	b118      	cbz	r0, 8003074 <__swsetup_r+0x14>
 800306c:	6a03      	ldr	r3, [r0, #32]
 800306e:	b90b      	cbnz	r3, 8003074 <__swsetup_r+0x14>
 8003070:	f7ff fedc 	bl	8002e2c <__sinit>
 8003074:	89a3      	ldrh	r3, [r4, #12]
 8003076:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800307a:	0718      	lsls	r0, r3, #28
 800307c:	d422      	bmi.n	80030c4 <__swsetup_r+0x64>
 800307e:	06d9      	lsls	r1, r3, #27
 8003080:	d407      	bmi.n	8003092 <__swsetup_r+0x32>
 8003082:	2309      	movs	r3, #9
 8003084:	602b      	str	r3, [r5, #0]
 8003086:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800308a:	f04f 30ff 	mov.w	r0, #4294967295
 800308e:	81a3      	strh	r3, [r4, #12]
 8003090:	e034      	b.n	80030fc <__swsetup_r+0x9c>
 8003092:	0758      	lsls	r0, r3, #29
 8003094:	d512      	bpl.n	80030bc <__swsetup_r+0x5c>
 8003096:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003098:	b141      	cbz	r1, 80030ac <__swsetup_r+0x4c>
 800309a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800309e:	4299      	cmp	r1, r3
 80030a0:	d002      	beq.n	80030a8 <__swsetup_r+0x48>
 80030a2:	4628      	mov	r0, r5
 80030a4:	f000 f8b0 	bl	8003208 <_free_r>
 80030a8:	2300      	movs	r3, #0
 80030aa:	6363      	str	r3, [r4, #52]	; 0x34
 80030ac:	89a3      	ldrh	r3, [r4, #12]
 80030ae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80030b2:	81a3      	strh	r3, [r4, #12]
 80030b4:	2300      	movs	r3, #0
 80030b6:	6063      	str	r3, [r4, #4]
 80030b8:	6923      	ldr	r3, [r4, #16]
 80030ba:	6023      	str	r3, [r4, #0]
 80030bc:	89a3      	ldrh	r3, [r4, #12]
 80030be:	f043 0308 	orr.w	r3, r3, #8
 80030c2:	81a3      	strh	r3, [r4, #12]
 80030c4:	6923      	ldr	r3, [r4, #16]
 80030c6:	b94b      	cbnz	r3, 80030dc <__swsetup_r+0x7c>
 80030c8:	89a3      	ldrh	r3, [r4, #12]
 80030ca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80030ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030d2:	d003      	beq.n	80030dc <__swsetup_r+0x7c>
 80030d4:	4621      	mov	r1, r4
 80030d6:	4628      	mov	r0, r5
 80030d8:	f000 fa59 	bl	800358e <__smakebuf_r>
 80030dc:	89a0      	ldrh	r0, [r4, #12]
 80030de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030e2:	f010 0301 	ands.w	r3, r0, #1
 80030e6:	d00a      	beq.n	80030fe <__swsetup_r+0x9e>
 80030e8:	2300      	movs	r3, #0
 80030ea:	60a3      	str	r3, [r4, #8]
 80030ec:	6963      	ldr	r3, [r4, #20]
 80030ee:	425b      	negs	r3, r3
 80030f0:	61a3      	str	r3, [r4, #24]
 80030f2:	6923      	ldr	r3, [r4, #16]
 80030f4:	b943      	cbnz	r3, 8003108 <__swsetup_r+0xa8>
 80030f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80030fa:	d1c4      	bne.n	8003086 <__swsetup_r+0x26>
 80030fc:	bd38      	pop	{r3, r4, r5, pc}
 80030fe:	0781      	lsls	r1, r0, #30
 8003100:	bf58      	it	pl
 8003102:	6963      	ldrpl	r3, [r4, #20]
 8003104:	60a3      	str	r3, [r4, #8]
 8003106:	e7f4      	b.n	80030f2 <__swsetup_r+0x92>
 8003108:	2000      	movs	r0, #0
 800310a:	e7f7      	b.n	80030fc <__swsetup_r+0x9c>
 800310c:	20000064 	.word	0x20000064

08003110 <memset>:
 8003110:	4603      	mov	r3, r0
 8003112:	4402      	add	r2, r0
 8003114:	4293      	cmp	r3, r2
 8003116:	d100      	bne.n	800311a <memset+0xa>
 8003118:	4770      	bx	lr
 800311a:	f803 1b01 	strb.w	r1, [r3], #1
 800311e:	e7f9      	b.n	8003114 <memset+0x4>

08003120 <_close_r>:
 8003120:	b538      	push	{r3, r4, r5, lr}
 8003122:	2300      	movs	r3, #0
 8003124:	4d05      	ldr	r5, [pc, #20]	; (800313c <_close_r+0x1c>)
 8003126:	4604      	mov	r4, r0
 8003128:	4608      	mov	r0, r1
 800312a:	602b      	str	r3, [r5, #0]
 800312c:	f7fd fa01 	bl	8000532 <_close>
 8003130:	1c43      	adds	r3, r0, #1
 8003132:	d102      	bne.n	800313a <_close_r+0x1a>
 8003134:	682b      	ldr	r3, [r5, #0]
 8003136:	b103      	cbz	r3, 800313a <_close_r+0x1a>
 8003138:	6023      	str	r3, [r4, #0]
 800313a:	bd38      	pop	{r3, r4, r5, pc}
 800313c:	20000328 	.word	0x20000328

08003140 <_lseek_r>:
 8003140:	b538      	push	{r3, r4, r5, lr}
 8003142:	4604      	mov	r4, r0
 8003144:	4608      	mov	r0, r1
 8003146:	4611      	mov	r1, r2
 8003148:	2200      	movs	r2, #0
 800314a:	4d05      	ldr	r5, [pc, #20]	; (8003160 <_lseek_r+0x20>)
 800314c:	602a      	str	r2, [r5, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	f7fd fa13 	bl	800057a <_lseek>
 8003154:	1c43      	adds	r3, r0, #1
 8003156:	d102      	bne.n	800315e <_lseek_r+0x1e>
 8003158:	682b      	ldr	r3, [r5, #0]
 800315a:	b103      	cbz	r3, 800315e <_lseek_r+0x1e>
 800315c:	6023      	str	r3, [r4, #0]
 800315e:	bd38      	pop	{r3, r4, r5, pc}
 8003160:	20000328 	.word	0x20000328

08003164 <_read_r>:
 8003164:	b538      	push	{r3, r4, r5, lr}
 8003166:	4604      	mov	r4, r0
 8003168:	4608      	mov	r0, r1
 800316a:	4611      	mov	r1, r2
 800316c:	2200      	movs	r2, #0
 800316e:	4d05      	ldr	r5, [pc, #20]	; (8003184 <_read_r+0x20>)
 8003170:	602a      	str	r2, [r5, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	f7fd f9a4 	bl	80004c0 <_read>
 8003178:	1c43      	adds	r3, r0, #1
 800317a:	d102      	bne.n	8003182 <_read_r+0x1e>
 800317c:	682b      	ldr	r3, [r5, #0]
 800317e:	b103      	cbz	r3, 8003182 <_read_r+0x1e>
 8003180:	6023      	str	r3, [r4, #0]
 8003182:	bd38      	pop	{r3, r4, r5, pc}
 8003184:	20000328 	.word	0x20000328

08003188 <_write_r>:
 8003188:	b538      	push	{r3, r4, r5, lr}
 800318a:	4604      	mov	r4, r0
 800318c:	4608      	mov	r0, r1
 800318e:	4611      	mov	r1, r2
 8003190:	2200      	movs	r2, #0
 8003192:	4d05      	ldr	r5, [pc, #20]	; (80031a8 <_write_r+0x20>)
 8003194:	602a      	str	r2, [r5, #0]
 8003196:	461a      	mov	r2, r3
 8003198:	f7fd f9af 	bl	80004fa <_write>
 800319c:	1c43      	adds	r3, r0, #1
 800319e:	d102      	bne.n	80031a6 <_write_r+0x1e>
 80031a0:	682b      	ldr	r3, [r5, #0]
 80031a2:	b103      	cbz	r3, 80031a6 <_write_r+0x1e>
 80031a4:	6023      	str	r3, [r4, #0]
 80031a6:	bd38      	pop	{r3, r4, r5, pc}
 80031a8:	20000328 	.word	0x20000328

080031ac <__errno>:
 80031ac:	4b01      	ldr	r3, [pc, #4]	; (80031b4 <__errno+0x8>)
 80031ae:	6818      	ldr	r0, [r3, #0]
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	20000064 	.word	0x20000064

080031b8 <__libc_init_array>:
 80031b8:	b570      	push	{r4, r5, r6, lr}
 80031ba:	2600      	movs	r6, #0
 80031bc:	4d0c      	ldr	r5, [pc, #48]	; (80031f0 <__libc_init_array+0x38>)
 80031be:	4c0d      	ldr	r4, [pc, #52]	; (80031f4 <__libc_init_array+0x3c>)
 80031c0:	1b64      	subs	r4, r4, r5
 80031c2:	10a4      	asrs	r4, r4, #2
 80031c4:	42a6      	cmp	r6, r4
 80031c6:	d109      	bne.n	80031dc <__libc_init_array+0x24>
 80031c8:	f000 fa84 	bl	80036d4 <_init>
 80031cc:	2600      	movs	r6, #0
 80031ce:	4d0a      	ldr	r5, [pc, #40]	; (80031f8 <__libc_init_array+0x40>)
 80031d0:	4c0a      	ldr	r4, [pc, #40]	; (80031fc <__libc_init_array+0x44>)
 80031d2:	1b64      	subs	r4, r4, r5
 80031d4:	10a4      	asrs	r4, r4, #2
 80031d6:	42a6      	cmp	r6, r4
 80031d8:	d105      	bne.n	80031e6 <__libc_init_array+0x2e>
 80031da:	bd70      	pop	{r4, r5, r6, pc}
 80031dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80031e0:	4798      	blx	r3
 80031e2:	3601      	adds	r6, #1
 80031e4:	e7ee      	b.n	80031c4 <__libc_init_array+0xc>
 80031e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ea:	4798      	blx	r3
 80031ec:	3601      	adds	r6, #1
 80031ee:	e7f2      	b.n	80031d6 <__libc_init_array+0x1e>
 80031f0:	08003774 	.word	0x08003774
 80031f4:	08003774 	.word	0x08003774
 80031f8:	08003774 	.word	0x08003774
 80031fc:	08003778 	.word	0x08003778

08003200 <__retarget_lock_init_recursive>:
 8003200:	4770      	bx	lr

08003202 <__retarget_lock_acquire_recursive>:
 8003202:	4770      	bx	lr

08003204 <__retarget_lock_release_recursive>:
 8003204:	4770      	bx	lr
	...

08003208 <_free_r>:
 8003208:	b538      	push	{r3, r4, r5, lr}
 800320a:	4605      	mov	r5, r0
 800320c:	2900      	cmp	r1, #0
 800320e:	d040      	beq.n	8003292 <_free_r+0x8a>
 8003210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003214:	1f0c      	subs	r4, r1, #4
 8003216:	2b00      	cmp	r3, #0
 8003218:	bfb8      	it	lt
 800321a:	18e4      	addlt	r4, r4, r3
 800321c:	f000 f8dc 	bl	80033d8 <__malloc_lock>
 8003220:	4a1c      	ldr	r2, [pc, #112]	; (8003294 <_free_r+0x8c>)
 8003222:	6813      	ldr	r3, [r2, #0]
 8003224:	b933      	cbnz	r3, 8003234 <_free_r+0x2c>
 8003226:	6063      	str	r3, [r4, #4]
 8003228:	6014      	str	r4, [r2, #0]
 800322a:	4628      	mov	r0, r5
 800322c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003230:	f000 b8d8 	b.w	80033e4 <__malloc_unlock>
 8003234:	42a3      	cmp	r3, r4
 8003236:	d908      	bls.n	800324a <_free_r+0x42>
 8003238:	6820      	ldr	r0, [r4, #0]
 800323a:	1821      	adds	r1, r4, r0
 800323c:	428b      	cmp	r3, r1
 800323e:	bf01      	itttt	eq
 8003240:	6819      	ldreq	r1, [r3, #0]
 8003242:	685b      	ldreq	r3, [r3, #4]
 8003244:	1809      	addeq	r1, r1, r0
 8003246:	6021      	streq	r1, [r4, #0]
 8003248:	e7ed      	b.n	8003226 <_free_r+0x1e>
 800324a:	461a      	mov	r2, r3
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	b10b      	cbz	r3, 8003254 <_free_r+0x4c>
 8003250:	42a3      	cmp	r3, r4
 8003252:	d9fa      	bls.n	800324a <_free_r+0x42>
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	1850      	adds	r0, r2, r1
 8003258:	42a0      	cmp	r0, r4
 800325a:	d10b      	bne.n	8003274 <_free_r+0x6c>
 800325c:	6820      	ldr	r0, [r4, #0]
 800325e:	4401      	add	r1, r0
 8003260:	1850      	adds	r0, r2, r1
 8003262:	4283      	cmp	r3, r0
 8003264:	6011      	str	r1, [r2, #0]
 8003266:	d1e0      	bne.n	800322a <_free_r+0x22>
 8003268:	6818      	ldr	r0, [r3, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	4408      	add	r0, r1
 800326e:	6010      	str	r0, [r2, #0]
 8003270:	6053      	str	r3, [r2, #4]
 8003272:	e7da      	b.n	800322a <_free_r+0x22>
 8003274:	d902      	bls.n	800327c <_free_r+0x74>
 8003276:	230c      	movs	r3, #12
 8003278:	602b      	str	r3, [r5, #0]
 800327a:	e7d6      	b.n	800322a <_free_r+0x22>
 800327c:	6820      	ldr	r0, [r4, #0]
 800327e:	1821      	adds	r1, r4, r0
 8003280:	428b      	cmp	r3, r1
 8003282:	bf01      	itttt	eq
 8003284:	6819      	ldreq	r1, [r3, #0]
 8003286:	685b      	ldreq	r3, [r3, #4]
 8003288:	1809      	addeq	r1, r1, r0
 800328a:	6021      	streq	r1, [r4, #0]
 800328c:	6063      	str	r3, [r4, #4]
 800328e:	6054      	str	r4, [r2, #4]
 8003290:	e7cb      	b.n	800322a <_free_r+0x22>
 8003292:	bd38      	pop	{r3, r4, r5, pc}
 8003294:	20000330 	.word	0x20000330

08003298 <sbrk_aligned>:
 8003298:	b570      	push	{r4, r5, r6, lr}
 800329a:	4e0e      	ldr	r6, [pc, #56]	; (80032d4 <sbrk_aligned+0x3c>)
 800329c:	460c      	mov	r4, r1
 800329e:	6831      	ldr	r1, [r6, #0]
 80032a0:	4605      	mov	r5, r0
 80032a2:	b911      	cbnz	r1, 80032aa <sbrk_aligned+0x12>
 80032a4:	f000 fa06 	bl	80036b4 <_sbrk_r>
 80032a8:	6030      	str	r0, [r6, #0]
 80032aa:	4621      	mov	r1, r4
 80032ac:	4628      	mov	r0, r5
 80032ae:	f000 fa01 	bl	80036b4 <_sbrk_r>
 80032b2:	1c43      	adds	r3, r0, #1
 80032b4:	d00a      	beq.n	80032cc <sbrk_aligned+0x34>
 80032b6:	1cc4      	adds	r4, r0, #3
 80032b8:	f024 0403 	bic.w	r4, r4, #3
 80032bc:	42a0      	cmp	r0, r4
 80032be:	d007      	beq.n	80032d0 <sbrk_aligned+0x38>
 80032c0:	1a21      	subs	r1, r4, r0
 80032c2:	4628      	mov	r0, r5
 80032c4:	f000 f9f6 	bl	80036b4 <_sbrk_r>
 80032c8:	3001      	adds	r0, #1
 80032ca:	d101      	bne.n	80032d0 <sbrk_aligned+0x38>
 80032cc:	f04f 34ff 	mov.w	r4, #4294967295
 80032d0:	4620      	mov	r0, r4
 80032d2:	bd70      	pop	{r4, r5, r6, pc}
 80032d4:	20000334 	.word	0x20000334

080032d8 <_malloc_r>:
 80032d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032dc:	1ccd      	adds	r5, r1, #3
 80032de:	f025 0503 	bic.w	r5, r5, #3
 80032e2:	3508      	adds	r5, #8
 80032e4:	2d0c      	cmp	r5, #12
 80032e6:	bf38      	it	cc
 80032e8:	250c      	movcc	r5, #12
 80032ea:	2d00      	cmp	r5, #0
 80032ec:	4607      	mov	r7, r0
 80032ee:	db01      	blt.n	80032f4 <_malloc_r+0x1c>
 80032f0:	42a9      	cmp	r1, r5
 80032f2:	d905      	bls.n	8003300 <_malloc_r+0x28>
 80032f4:	230c      	movs	r3, #12
 80032f6:	2600      	movs	r6, #0
 80032f8:	603b      	str	r3, [r7, #0]
 80032fa:	4630      	mov	r0, r6
 80032fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003300:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80033d4 <_malloc_r+0xfc>
 8003304:	f000 f868 	bl	80033d8 <__malloc_lock>
 8003308:	f8d8 3000 	ldr.w	r3, [r8]
 800330c:	461c      	mov	r4, r3
 800330e:	bb5c      	cbnz	r4, 8003368 <_malloc_r+0x90>
 8003310:	4629      	mov	r1, r5
 8003312:	4638      	mov	r0, r7
 8003314:	f7ff ffc0 	bl	8003298 <sbrk_aligned>
 8003318:	1c43      	adds	r3, r0, #1
 800331a:	4604      	mov	r4, r0
 800331c:	d155      	bne.n	80033ca <_malloc_r+0xf2>
 800331e:	f8d8 4000 	ldr.w	r4, [r8]
 8003322:	4626      	mov	r6, r4
 8003324:	2e00      	cmp	r6, #0
 8003326:	d145      	bne.n	80033b4 <_malloc_r+0xdc>
 8003328:	2c00      	cmp	r4, #0
 800332a:	d048      	beq.n	80033be <_malloc_r+0xe6>
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	4631      	mov	r1, r6
 8003330:	4638      	mov	r0, r7
 8003332:	eb04 0903 	add.w	r9, r4, r3
 8003336:	f000 f9bd 	bl	80036b4 <_sbrk_r>
 800333a:	4581      	cmp	r9, r0
 800333c:	d13f      	bne.n	80033be <_malloc_r+0xe6>
 800333e:	6821      	ldr	r1, [r4, #0]
 8003340:	4638      	mov	r0, r7
 8003342:	1a6d      	subs	r5, r5, r1
 8003344:	4629      	mov	r1, r5
 8003346:	f7ff ffa7 	bl	8003298 <sbrk_aligned>
 800334a:	3001      	adds	r0, #1
 800334c:	d037      	beq.n	80033be <_malloc_r+0xe6>
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	442b      	add	r3, r5
 8003352:	6023      	str	r3, [r4, #0]
 8003354:	f8d8 3000 	ldr.w	r3, [r8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d038      	beq.n	80033ce <_malloc_r+0xf6>
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	42a2      	cmp	r2, r4
 8003360:	d12b      	bne.n	80033ba <_malloc_r+0xe2>
 8003362:	2200      	movs	r2, #0
 8003364:	605a      	str	r2, [r3, #4]
 8003366:	e00f      	b.n	8003388 <_malloc_r+0xb0>
 8003368:	6822      	ldr	r2, [r4, #0]
 800336a:	1b52      	subs	r2, r2, r5
 800336c:	d41f      	bmi.n	80033ae <_malloc_r+0xd6>
 800336e:	2a0b      	cmp	r2, #11
 8003370:	d917      	bls.n	80033a2 <_malloc_r+0xca>
 8003372:	1961      	adds	r1, r4, r5
 8003374:	42a3      	cmp	r3, r4
 8003376:	6025      	str	r5, [r4, #0]
 8003378:	bf18      	it	ne
 800337a:	6059      	strne	r1, [r3, #4]
 800337c:	6863      	ldr	r3, [r4, #4]
 800337e:	bf08      	it	eq
 8003380:	f8c8 1000 	streq.w	r1, [r8]
 8003384:	5162      	str	r2, [r4, r5]
 8003386:	604b      	str	r3, [r1, #4]
 8003388:	4638      	mov	r0, r7
 800338a:	f104 060b 	add.w	r6, r4, #11
 800338e:	f000 f829 	bl	80033e4 <__malloc_unlock>
 8003392:	f026 0607 	bic.w	r6, r6, #7
 8003396:	1d23      	adds	r3, r4, #4
 8003398:	1af2      	subs	r2, r6, r3
 800339a:	d0ae      	beq.n	80032fa <_malloc_r+0x22>
 800339c:	1b9b      	subs	r3, r3, r6
 800339e:	50a3      	str	r3, [r4, r2]
 80033a0:	e7ab      	b.n	80032fa <_malloc_r+0x22>
 80033a2:	42a3      	cmp	r3, r4
 80033a4:	6862      	ldr	r2, [r4, #4]
 80033a6:	d1dd      	bne.n	8003364 <_malloc_r+0x8c>
 80033a8:	f8c8 2000 	str.w	r2, [r8]
 80033ac:	e7ec      	b.n	8003388 <_malloc_r+0xb0>
 80033ae:	4623      	mov	r3, r4
 80033b0:	6864      	ldr	r4, [r4, #4]
 80033b2:	e7ac      	b.n	800330e <_malloc_r+0x36>
 80033b4:	4634      	mov	r4, r6
 80033b6:	6876      	ldr	r6, [r6, #4]
 80033b8:	e7b4      	b.n	8003324 <_malloc_r+0x4c>
 80033ba:	4613      	mov	r3, r2
 80033bc:	e7cc      	b.n	8003358 <_malloc_r+0x80>
 80033be:	230c      	movs	r3, #12
 80033c0:	4638      	mov	r0, r7
 80033c2:	603b      	str	r3, [r7, #0]
 80033c4:	f000 f80e 	bl	80033e4 <__malloc_unlock>
 80033c8:	e797      	b.n	80032fa <_malloc_r+0x22>
 80033ca:	6025      	str	r5, [r4, #0]
 80033cc:	e7dc      	b.n	8003388 <_malloc_r+0xb0>
 80033ce:	605b      	str	r3, [r3, #4]
 80033d0:	deff      	udf	#255	; 0xff
 80033d2:	bf00      	nop
 80033d4:	20000330 	.word	0x20000330

080033d8 <__malloc_lock>:
 80033d8:	4801      	ldr	r0, [pc, #4]	; (80033e0 <__malloc_lock+0x8>)
 80033da:	f7ff bf12 	b.w	8003202 <__retarget_lock_acquire_recursive>
 80033de:	bf00      	nop
 80033e0:	2000032c 	.word	0x2000032c

080033e4 <__malloc_unlock>:
 80033e4:	4801      	ldr	r0, [pc, #4]	; (80033ec <__malloc_unlock+0x8>)
 80033e6:	f7ff bf0d 	b.w	8003204 <__retarget_lock_release_recursive>
 80033ea:	bf00      	nop
 80033ec:	2000032c 	.word	0x2000032c

080033f0 <__sflush_r>:
 80033f0:	898a      	ldrh	r2, [r1, #12]
 80033f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033f4:	4605      	mov	r5, r0
 80033f6:	0710      	lsls	r0, r2, #28
 80033f8:	460c      	mov	r4, r1
 80033fa:	d457      	bmi.n	80034ac <__sflush_r+0xbc>
 80033fc:	684b      	ldr	r3, [r1, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	dc04      	bgt.n	800340c <__sflush_r+0x1c>
 8003402:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003404:	2b00      	cmp	r3, #0
 8003406:	dc01      	bgt.n	800340c <__sflush_r+0x1c>
 8003408:	2000      	movs	r0, #0
 800340a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800340c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800340e:	2e00      	cmp	r6, #0
 8003410:	d0fa      	beq.n	8003408 <__sflush_r+0x18>
 8003412:	2300      	movs	r3, #0
 8003414:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003418:	682f      	ldr	r7, [r5, #0]
 800341a:	6a21      	ldr	r1, [r4, #32]
 800341c:	602b      	str	r3, [r5, #0]
 800341e:	d032      	beq.n	8003486 <__sflush_r+0x96>
 8003420:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003422:	89a3      	ldrh	r3, [r4, #12]
 8003424:	075a      	lsls	r2, r3, #29
 8003426:	d505      	bpl.n	8003434 <__sflush_r+0x44>
 8003428:	6863      	ldr	r3, [r4, #4]
 800342a:	1ac0      	subs	r0, r0, r3
 800342c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800342e:	b10b      	cbz	r3, 8003434 <__sflush_r+0x44>
 8003430:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003432:	1ac0      	subs	r0, r0, r3
 8003434:	2300      	movs	r3, #0
 8003436:	4602      	mov	r2, r0
 8003438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800343a:	4628      	mov	r0, r5
 800343c:	6a21      	ldr	r1, [r4, #32]
 800343e:	47b0      	blx	r6
 8003440:	1c43      	adds	r3, r0, #1
 8003442:	89a3      	ldrh	r3, [r4, #12]
 8003444:	d106      	bne.n	8003454 <__sflush_r+0x64>
 8003446:	6829      	ldr	r1, [r5, #0]
 8003448:	291d      	cmp	r1, #29
 800344a:	d82b      	bhi.n	80034a4 <__sflush_r+0xb4>
 800344c:	4a28      	ldr	r2, [pc, #160]	; (80034f0 <__sflush_r+0x100>)
 800344e:	410a      	asrs	r2, r1
 8003450:	07d6      	lsls	r6, r2, #31
 8003452:	d427      	bmi.n	80034a4 <__sflush_r+0xb4>
 8003454:	2200      	movs	r2, #0
 8003456:	6062      	str	r2, [r4, #4]
 8003458:	6922      	ldr	r2, [r4, #16]
 800345a:	04d9      	lsls	r1, r3, #19
 800345c:	6022      	str	r2, [r4, #0]
 800345e:	d504      	bpl.n	800346a <__sflush_r+0x7a>
 8003460:	1c42      	adds	r2, r0, #1
 8003462:	d101      	bne.n	8003468 <__sflush_r+0x78>
 8003464:	682b      	ldr	r3, [r5, #0]
 8003466:	b903      	cbnz	r3, 800346a <__sflush_r+0x7a>
 8003468:	6560      	str	r0, [r4, #84]	; 0x54
 800346a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800346c:	602f      	str	r7, [r5, #0]
 800346e:	2900      	cmp	r1, #0
 8003470:	d0ca      	beq.n	8003408 <__sflush_r+0x18>
 8003472:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003476:	4299      	cmp	r1, r3
 8003478:	d002      	beq.n	8003480 <__sflush_r+0x90>
 800347a:	4628      	mov	r0, r5
 800347c:	f7ff fec4 	bl	8003208 <_free_r>
 8003480:	2000      	movs	r0, #0
 8003482:	6360      	str	r0, [r4, #52]	; 0x34
 8003484:	e7c1      	b.n	800340a <__sflush_r+0x1a>
 8003486:	2301      	movs	r3, #1
 8003488:	4628      	mov	r0, r5
 800348a:	47b0      	blx	r6
 800348c:	1c41      	adds	r1, r0, #1
 800348e:	d1c8      	bne.n	8003422 <__sflush_r+0x32>
 8003490:	682b      	ldr	r3, [r5, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0c5      	beq.n	8003422 <__sflush_r+0x32>
 8003496:	2b1d      	cmp	r3, #29
 8003498:	d001      	beq.n	800349e <__sflush_r+0xae>
 800349a:	2b16      	cmp	r3, #22
 800349c:	d101      	bne.n	80034a2 <__sflush_r+0xb2>
 800349e:	602f      	str	r7, [r5, #0]
 80034a0:	e7b2      	b.n	8003408 <__sflush_r+0x18>
 80034a2:	89a3      	ldrh	r3, [r4, #12]
 80034a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034a8:	81a3      	strh	r3, [r4, #12]
 80034aa:	e7ae      	b.n	800340a <__sflush_r+0x1a>
 80034ac:	690f      	ldr	r7, [r1, #16]
 80034ae:	2f00      	cmp	r7, #0
 80034b0:	d0aa      	beq.n	8003408 <__sflush_r+0x18>
 80034b2:	0793      	lsls	r3, r2, #30
 80034b4:	bf18      	it	ne
 80034b6:	2300      	movne	r3, #0
 80034b8:	680e      	ldr	r6, [r1, #0]
 80034ba:	bf08      	it	eq
 80034bc:	694b      	ldreq	r3, [r1, #20]
 80034be:	1bf6      	subs	r6, r6, r7
 80034c0:	600f      	str	r7, [r1, #0]
 80034c2:	608b      	str	r3, [r1, #8]
 80034c4:	2e00      	cmp	r6, #0
 80034c6:	dd9f      	ble.n	8003408 <__sflush_r+0x18>
 80034c8:	4633      	mov	r3, r6
 80034ca:	463a      	mov	r2, r7
 80034cc:	4628      	mov	r0, r5
 80034ce:	6a21      	ldr	r1, [r4, #32]
 80034d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80034d4:	47e0      	blx	ip
 80034d6:	2800      	cmp	r0, #0
 80034d8:	dc06      	bgt.n	80034e8 <__sflush_r+0xf8>
 80034da:	89a3      	ldrh	r3, [r4, #12]
 80034dc:	f04f 30ff 	mov.w	r0, #4294967295
 80034e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034e4:	81a3      	strh	r3, [r4, #12]
 80034e6:	e790      	b.n	800340a <__sflush_r+0x1a>
 80034e8:	4407      	add	r7, r0
 80034ea:	1a36      	subs	r6, r6, r0
 80034ec:	e7ea      	b.n	80034c4 <__sflush_r+0xd4>
 80034ee:	bf00      	nop
 80034f0:	dfbffffe 	.word	0xdfbffffe

080034f4 <_fflush_r>:
 80034f4:	b538      	push	{r3, r4, r5, lr}
 80034f6:	690b      	ldr	r3, [r1, #16]
 80034f8:	4605      	mov	r5, r0
 80034fa:	460c      	mov	r4, r1
 80034fc:	b913      	cbnz	r3, 8003504 <_fflush_r+0x10>
 80034fe:	2500      	movs	r5, #0
 8003500:	4628      	mov	r0, r5
 8003502:	bd38      	pop	{r3, r4, r5, pc}
 8003504:	b118      	cbz	r0, 800350e <_fflush_r+0x1a>
 8003506:	6a03      	ldr	r3, [r0, #32]
 8003508:	b90b      	cbnz	r3, 800350e <_fflush_r+0x1a>
 800350a:	f7ff fc8f 	bl	8002e2c <__sinit>
 800350e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0f3      	beq.n	80034fe <_fflush_r+0xa>
 8003516:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003518:	07d0      	lsls	r0, r2, #31
 800351a:	d404      	bmi.n	8003526 <_fflush_r+0x32>
 800351c:	0599      	lsls	r1, r3, #22
 800351e:	d402      	bmi.n	8003526 <_fflush_r+0x32>
 8003520:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003522:	f7ff fe6e 	bl	8003202 <__retarget_lock_acquire_recursive>
 8003526:	4628      	mov	r0, r5
 8003528:	4621      	mov	r1, r4
 800352a:	f7ff ff61 	bl	80033f0 <__sflush_r>
 800352e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003530:	4605      	mov	r5, r0
 8003532:	07da      	lsls	r2, r3, #31
 8003534:	d4e4      	bmi.n	8003500 <_fflush_r+0xc>
 8003536:	89a3      	ldrh	r3, [r4, #12]
 8003538:	059b      	lsls	r3, r3, #22
 800353a:	d4e1      	bmi.n	8003500 <_fflush_r+0xc>
 800353c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800353e:	f7ff fe61 	bl	8003204 <__retarget_lock_release_recursive>
 8003542:	e7dd      	b.n	8003500 <_fflush_r+0xc>

08003544 <__swhatbuf_r>:
 8003544:	b570      	push	{r4, r5, r6, lr}
 8003546:	460c      	mov	r4, r1
 8003548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800354c:	4615      	mov	r5, r2
 800354e:	2900      	cmp	r1, #0
 8003550:	461e      	mov	r6, r3
 8003552:	b096      	sub	sp, #88	; 0x58
 8003554:	da0c      	bge.n	8003570 <__swhatbuf_r+0x2c>
 8003556:	89a3      	ldrh	r3, [r4, #12]
 8003558:	2100      	movs	r1, #0
 800355a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800355e:	bf0c      	ite	eq
 8003560:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003564:	2340      	movne	r3, #64	; 0x40
 8003566:	2000      	movs	r0, #0
 8003568:	6031      	str	r1, [r6, #0]
 800356a:	602b      	str	r3, [r5, #0]
 800356c:	b016      	add	sp, #88	; 0x58
 800356e:	bd70      	pop	{r4, r5, r6, pc}
 8003570:	466a      	mov	r2, sp
 8003572:	f000 f87d 	bl	8003670 <_fstat_r>
 8003576:	2800      	cmp	r0, #0
 8003578:	dbed      	blt.n	8003556 <__swhatbuf_r+0x12>
 800357a:	9901      	ldr	r1, [sp, #4]
 800357c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003580:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003584:	4259      	negs	r1, r3
 8003586:	4159      	adcs	r1, r3
 8003588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800358c:	e7eb      	b.n	8003566 <__swhatbuf_r+0x22>

0800358e <__smakebuf_r>:
 800358e:	898b      	ldrh	r3, [r1, #12]
 8003590:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003592:	079d      	lsls	r5, r3, #30
 8003594:	4606      	mov	r6, r0
 8003596:	460c      	mov	r4, r1
 8003598:	d507      	bpl.n	80035aa <__smakebuf_r+0x1c>
 800359a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800359e:	6023      	str	r3, [r4, #0]
 80035a0:	6123      	str	r3, [r4, #16]
 80035a2:	2301      	movs	r3, #1
 80035a4:	6163      	str	r3, [r4, #20]
 80035a6:	b002      	add	sp, #8
 80035a8:	bd70      	pop	{r4, r5, r6, pc}
 80035aa:	466a      	mov	r2, sp
 80035ac:	ab01      	add	r3, sp, #4
 80035ae:	f7ff ffc9 	bl	8003544 <__swhatbuf_r>
 80035b2:	9900      	ldr	r1, [sp, #0]
 80035b4:	4605      	mov	r5, r0
 80035b6:	4630      	mov	r0, r6
 80035b8:	f7ff fe8e 	bl	80032d8 <_malloc_r>
 80035bc:	b948      	cbnz	r0, 80035d2 <__smakebuf_r+0x44>
 80035be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035c2:	059a      	lsls	r2, r3, #22
 80035c4:	d4ef      	bmi.n	80035a6 <__smakebuf_r+0x18>
 80035c6:	f023 0303 	bic.w	r3, r3, #3
 80035ca:	f043 0302 	orr.w	r3, r3, #2
 80035ce:	81a3      	strh	r3, [r4, #12]
 80035d0:	e7e3      	b.n	800359a <__smakebuf_r+0xc>
 80035d2:	89a3      	ldrh	r3, [r4, #12]
 80035d4:	6020      	str	r0, [r4, #0]
 80035d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035da:	81a3      	strh	r3, [r4, #12]
 80035dc:	9b00      	ldr	r3, [sp, #0]
 80035de:	6120      	str	r0, [r4, #16]
 80035e0:	6163      	str	r3, [r4, #20]
 80035e2:	9b01      	ldr	r3, [sp, #4]
 80035e4:	b15b      	cbz	r3, 80035fe <__smakebuf_r+0x70>
 80035e6:	4630      	mov	r0, r6
 80035e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035ec:	f000 f852 	bl	8003694 <_isatty_r>
 80035f0:	b128      	cbz	r0, 80035fe <__smakebuf_r+0x70>
 80035f2:	89a3      	ldrh	r3, [r4, #12]
 80035f4:	f023 0303 	bic.w	r3, r3, #3
 80035f8:	f043 0301 	orr.w	r3, r3, #1
 80035fc:	81a3      	strh	r3, [r4, #12]
 80035fe:	89a3      	ldrh	r3, [r4, #12]
 8003600:	431d      	orrs	r5, r3
 8003602:	81a5      	strh	r5, [r4, #12]
 8003604:	e7cf      	b.n	80035a6 <__smakebuf_r+0x18>

08003606 <_putc_r>:
 8003606:	b570      	push	{r4, r5, r6, lr}
 8003608:	460d      	mov	r5, r1
 800360a:	4614      	mov	r4, r2
 800360c:	4606      	mov	r6, r0
 800360e:	b118      	cbz	r0, 8003618 <_putc_r+0x12>
 8003610:	6a03      	ldr	r3, [r0, #32]
 8003612:	b90b      	cbnz	r3, 8003618 <_putc_r+0x12>
 8003614:	f7ff fc0a 	bl	8002e2c <__sinit>
 8003618:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800361a:	07d8      	lsls	r0, r3, #31
 800361c:	d405      	bmi.n	800362a <_putc_r+0x24>
 800361e:	89a3      	ldrh	r3, [r4, #12]
 8003620:	0599      	lsls	r1, r3, #22
 8003622:	d402      	bmi.n	800362a <_putc_r+0x24>
 8003624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003626:	f7ff fdec 	bl	8003202 <__retarget_lock_acquire_recursive>
 800362a:	68a3      	ldr	r3, [r4, #8]
 800362c:	3b01      	subs	r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	60a3      	str	r3, [r4, #8]
 8003632:	da05      	bge.n	8003640 <_putc_r+0x3a>
 8003634:	69a2      	ldr	r2, [r4, #24]
 8003636:	4293      	cmp	r3, r2
 8003638:	db12      	blt.n	8003660 <_putc_r+0x5a>
 800363a:	b2eb      	uxtb	r3, r5
 800363c:	2b0a      	cmp	r3, #10
 800363e:	d00f      	beq.n	8003660 <_putc_r+0x5a>
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	6022      	str	r2, [r4, #0]
 8003646:	701d      	strb	r5, [r3, #0]
 8003648:	b2ed      	uxtb	r5, r5
 800364a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800364c:	07da      	lsls	r2, r3, #31
 800364e:	d405      	bmi.n	800365c <_putc_r+0x56>
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	059b      	lsls	r3, r3, #22
 8003654:	d402      	bmi.n	800365c <_putc_r+0x56>
 8003656:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003658:	f7ff fdd4 	bl	8003204 <__retarget_lock_release_recursive>
 800365c:	4628      	mov	r0, r5
 800365e:	bd70      	pop	{r4, r5, r6, pc}
 8003660:	4629      	mov	r1, r5
 8003662:	4622      	mov	r2, r4
 8003664:	4630      	mov	r0, r6
 8003666:	f7ff fcbe 	bl	8002fe6 <__swbuf_r>
 800366a:	4605      	mov	r5, r0
 800366c:	e7ed      	b.n	800364a <_putc_r+0x44>
	...

08003670 <_fstat_r>:
 8003670:	b538      	push	{r3, r4, r5, lr}
 8003672:	2300      	movs	r3, #0
 8003674:	4d06      	ldr	r5, [pc, #24]	; (8003690 <_fstat_r+0x20>)
 8003676:	4604      	mov	r4, r0
 8003678:	4608      	mov	r0, r1
 800367a:	4611      	mov	r1, r2
 800367c:	602b      	str	r3, [r5, #0]
 800367e:	f7fc ff63 	bl	8000548 <_fstat>
 8003682:	1c43      	adds	r3, r0, #1
 8003684:	d102      	bne.n	800368c <_fstat_r+0x1c>
 8003686:	682b      	ldr	r3, [r5, #0]
 8003688:	b103      	cbz	r3, 800368c <_fstat_r+0x1c>
 800368a:	6023      	str	r3, [r4, #0]
 800368c:	bd38      	pop	{r3, r4, r5, pc}
 800368e:	bf00      	nop
 8003690:	20000328 	.word	0x20000328

08003694 <_isatty_r>:
 8003694:	b538      	push	{r3, r4, r5, lr}
 8003696:	2300      	movs	r3, #0
 8003698:	4d05      	ldr	r5, [pc, #20]	; (80036b0 <_isatty_r+0x1c>)
 800369a:	4604      	mov	r4, r0
 800369c:	4608      	mov	r0, r1
 800369e:	602b      	str	r3, [r5, #0]
 80036a0:	f7fc ff61 	bl	8000566 <_isatty>
 80036a4:	1c43      	adds	r3, r0, #1
 80036a6:	d102      	bne.n	80036ae <_isatty_r+0x1a>
 80036a8:	682b      	ldr	r3, [r5, #0]
 80036aa:	b103      	cbz	r3, 80036ae <_isatty_r+0x1a>
 80036ac:	6023      	str	r3, [r4, #0]
 80036ae:	bd38      	pop	{r3, r4, r5, pc}
 80036b0:	20000328 	.word	0x20000328

080036b4 <_sbrk_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	2300      	movs	r3, #0
 80036b8:	4d05      	ldr	r5, [pc, #20]	; (80036d0 <_sbrk_r+0x1c>)
 80036ba:	4604      	mov	r4, r0
 80036bc:	4608      	mov	r0, r1
 80036be:	602b      	str	r3, [r5, #0]
 80036c0:	f7fc ff68 	bl	8000594 <_sbrk>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d102      	bne.n	80036ce <_sbrk_r+0x1a>
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	b103      	cbz	r3, 80036ce <_sbrk_r+0x1a>
 80036cc:	6023      	str	r3, [r4, #0]
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	20000328 	.word	0x20000328

080036d4 <_init>:
 80036d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d6:	bf00      	nop
 80036d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036da:	bc08      	pop	{r3}
 80036dc:	469e      	mov	lr, r3
 80036de:	4770      	bx	lr

080036e0 <_fini>:
 80036e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e2:	bf00      	nop
 80036e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036e6:	bc08      	pop	{r3}
 80036e8:	469e      	mov	lr, r3
 80036ea:	4770      	bx	lr
