/*
 * Copywight (C) 2021 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef _dpcs_2_0_3_OFFSET_HEADEW
#define _dpcs_2_0_3_OFFSET_HEADEW
// addwessBwock: dpcssysa_dpcs0_dpcstx0_dispdec
// base addwess: 0x0
#define mmDPCSTX0_DPCSTX_TX_CWOCK_CNTW                                                                 0x2928
#define mmDPCSTX0_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX0_DPCSTX_TX_CNTW                                                                       0x2929
#define mmDPCSTX0_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX0_DPCSTX_CBUS_CNTW                                                                     0x292a
#define mmDPCSTX0_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX0_DPCSTX_INTEWWUPT_CNTW                                                                0x292b
#define mmDPCSTX0_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_ADDW                                                               0x292c
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_DATA                                                               0x292d
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2


// addwessBwock: dpcssysa_dpcs0_wdpcstx0_dispdec
// base addwess: 0x0
#define mmWDPCSTX0_WDPCSTX_CNTW                                                                        0x2930
#define mmWDPCSTX0_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX0_WDPCSTX_CWOCK_CNTW                                                                  0x2931
#define mmWDPCSTX0_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2932
#define mmWDPCSTX0_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX0_WDPCSTX_PWW_UPDATE_DATA                                                             0x2933
#define mmWDPCSTX0_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX0_WDPCS_TX_CW_ADDW                                                                    0x2934
#define mmWDPCSTX0_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX0_WDPCS_TX_CW_DATA                                                                    0x2935
#define mmWDPCSTX0_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX0_WDPCSTX_SCWATCH                                                                     0x2939
#define mmWDPCSTX0_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW0                                                                   0x2940
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW1                                                                   0x2941
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW2                                                                   0x2942
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW3                                                                   0x2943
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW4                                                                   0x2944
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW5                                                                   0x2945
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW6                                                                   0x2946
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW7                                                                   0x2947
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW8                                                                   0x2948
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW9                                                                   0x2949
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW10                                                                  0x294a
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW11                                                                  0x294b
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW12                                                                  0x294c
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW13                                                                  0x294d
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW14                                                                  0x294e
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2


// addwessBwock: dpcssysa_dpcs0_dpcstx1_dispdec
// base addwess: 0x360
#define mmDPCSTX1_DPCSTX_TX_CWOCK_CNTW                                                                 0x2a00
#define mmDPCSTX1_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX1_DPCSTX_TX_CNTW                                                                       0x2a01
#define mmDPCSTX1_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX1_DPCSTX_CBUS_CNTW                                                                     0x2a02
#define mmDPCSTX1_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX1_DPCSTX_INTEWWUPT_CNTW                                                                0x2a03
#define mmDPCSTX1_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_ADDW                                                               0x2a04
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_DATA                                                               0x2a05
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2


// addwessBwock: dpcssysa_dpcs0_wdpcstx1_dispdec
// base addwess: 0x360
#define mmWDPCSTX1_WDPCSTX_CNTW                                                                        0x2a08
#define mmWDPCSTX1_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX1_WDPCSTX_CWOCK_CNTW                                                                  0x2a09
#define mmWDPCSTX1_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2a0a
#define mmWDPCSTX1_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX1_WDPCSTX_PWW_UPDATE_DATA                                                             0x2a0b
#define mmWDPCSTX1_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX1_WDPCS_TX_CW_ADDW                                                                    0x2a0c
#define mmWDPCSTX1_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX1_WDPCS_TX_CW_DATA                                                                    0x2a0d
#define mmWDPCSTX1_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX1_WDPCSTX_SCWATCH                                                                     0x2a11
#define mmWDPCSTX1_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW0                                                                   0x2a18
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW1                                                                   0x2a19
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW2                                                                   0x2a1a
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW3                                                                   0x2a1b
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW4                                                                   0x2a1c
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW5                                                                   0x2a1d
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW6                                                                   0x2a1e
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW7                                                                   0x2a1f
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW8                                                                   0x2a20
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW9                                                                   0x2a21
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW10                                                                  0x2a22
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW11                                                                  0x2a23
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW12                                                                  0x2a24
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW13                                                                  0x2a25
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW14                                                                  0x2a26
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2

#endif
