# compile verilog/system verilog design source files
verilog xil_defaultlib  "dct_tb_time_synth.v"
verilog xil_defaultlib  "../../../../DCT.srcs/sim_1/new/dct_tb.v"

# Do not sort compile order
nosort
