Time resolution is 1 ps
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 2500 ns  Iteration: 2  Process: /prueba_DDS_tb/dut/DDS_MULT_ADDER_i/dds_compiler_0/U0/i_synth/has_aresetn/check_reset  File: C:/Xilinx/Vivado/2021.2/data/ip/xilinx/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 2500 ns  Iteration: 2  Process: /prueba_DDS_tb/dut/DDS_MULT_ADDER_i/dds_compiler_0/U0/i_synth/has_aresetn/check_reset  File: C:/Xilinx/Vivado/2021.2/data/ip/xilinx/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd
