
5. Printing statistics.

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_1                          3

=== $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0 ===

   Number of wires:                 99
   Number of wire bits:            341
   Number of public wires:          54
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   10
     $logic_not_1                    5
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         22
     $mux_16                         7
     $mux_2                          6
     $not_1                          1
     $reduce_bool_2                  3
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        5
     $sdffe_16                       1
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore      2

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0 ===

   Number of wires:                110
   Number of wire bits:            435
   Number of public wires:          58
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         24
     $mux_16                        10
     $mux_2                          2
     $mux_3                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore      2

=== $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1 ===

   Number of wires:                 72
   Number of wire bits:           1248
   Number of public wires:          72
   Number of public wire bits:    1248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_16                         3

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_16                         3

=== $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1 ===

   Number of wires:                 24
   Number of wire bits:           1440
   Number of public wires:          24
   Number of public wire bits:    1440
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_64                         3

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0 ===

   Number of wires:                 55
   Number of wire bits:            142
   Number of public wires:          28
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore      1

=== $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0 ===

   Number of wires:                101
   Number of wire bits:            389
   Number of public wires:          51
   Number of public wire bits:     305
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_6                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore      2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            451
   Number of public wires:          58
   Number of public wire bits:     365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         24
     $mux_16                        10
     $mux_2                          2
     $mux_5                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore      2

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0 ===

   Number of wires:                101
   Number of wire bits:            373
   Number of public wires:          51
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_4                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore      2

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1 ===

   Number of wires:                  9
   Number of wire bits:             45
   Number of public wires:           9
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_Block_entry_proc_proc512 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc513 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc514 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc515 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232 ===

   Number of wires:               1917
   Number of wire bits:           9485
   Number of public wires:        1493
   Number of public wire bits:    9061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                764
     $and_1                        358
     $not_1                        146
     $or_1                          66
     $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0      4
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0      4
     $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0     20
     $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0     16
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0      4
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0      4
     $reduce_or_2                   11
     $sdff_1                        66
     td_fused_top_Block_entry_proc_proc512      1
     td_fused_top_Block_entry_proc_proc513      1
     td_fused_top_Block_entry_proc_proc514      1
     td_fused_top_Block_entry_proc_proc515      1
     td_fused_top_fifo_w12_d11_S      1
     td_fused_top_fifo_w16_d2_S_x1     30
     td_fused_top_fifo_w1_d12_S      1
     td_fused_top_fifo_w5_d2_S_x      2
     td_fused_top_fifo_w5_d9_S       1
     td_fused_top_fifo_w6_d11_S      1
     td_fused_top_start_for_tdf4_readFilters36_U0      1
     td_fused_top_tdf4_accum_1       4
     td_fused_top_tdf4_accum_2       4
     td_fused_top_tdf4_accum_3       1
     td_fused_top_tdf4_accum_3_1      1
     td_fused_top_tdf4_accum_3_2      1
     td_fused_top_tdf4_accum_3_3      1
     td_fused_top_tdf4_accum_4       1
     td_fused_top_tdf4_accum_4_1      1
     td_fused_top_tdf4_accum_4_2      1
     td_fused_top_tdf4_accum_4_3      1
     td_fused_top_tdf4_adjust        1
     td_fused_top_tdf4_dot_product      1
     td_fused_top_tdf4_get_next_ijk      1
     td_fused_top_tdf4_l2_accum      1
     td_fused_top_tdf4_l2_multiply34      1
     td_fused_top_tdf4_l2_writeOutputs_1      1
     td_fused_top_tdf4_readFilters36      1
     td_fused_top_tdf4_readInputs37      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             80
   Number of public wires:          12
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            259
   Number of public wires:          11
   Number of public wire bits:      79
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_5                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             76
   Number of public wires:          12
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            247
   Number of public wires:          11
   Number of public wire bits:      75
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_3                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             84
   Number of public wires:          12
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            271
   Number of public wires:          11
   Number of public wire bits:      83
   Number of memories:               1
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_7                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             58
   Number of public wires:          11
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            209
   Number of public wires:          10
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 16
     $dffe_16                        1
     $memrd                          1
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_2                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             61
   Number of public wires:          10
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            164
   Number of public wires:           9
   Number of public wire bits:      60
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_4                          2

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             65
   Number of public wires:          10
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            172
   Number of public wires:           9
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:          576
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_6                          2

=== td_fused_top_fifo_w12_d11_S ===

   Number of wires:                 46
   Number of wire bits:            175
   Number of public wires:          17
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w12_d11_S_shiftReg      1

=== td_fused_top_fifo_w12_d11_S_shiftReg ===

   Number of wires:                 26
   Number of wire bits:            172
   Number of public wires:          16
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $dffe_12                       11
     $eq_4                           9
     $logic_not_4                    1
     $pmux_12                        1

=== td_fused_top_fifo_w16_d2_S_x1 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w16_d2_S_x1_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x1_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        2
     $not_1                          1
     $pmux_16                        1

=== td_fused_top_fifo_w1_d12_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w1_d12_S_shiftReg      1

=== td_fused_top_fifo_w1_d12_S_shiftReg ===

   Number of wires:                 28
   Number of wire bits:             31
   Number of public wires:          17
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $dffe_1                        12
     $eq_4                          10
     $logic_not_4                    1
     $pmux_1                         1

=== td_fused_top_fifo_w5_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w5_d2_S_x_shiftReg      1

=== td_fused_top_fifo_w5_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_5                         2
     $not_1                          1
     $pmux_5                         1

=== td_fused_top_fifo_w5_d9_S ===

   Number of wires:                 46
   Number of wire bits:            147
   Number of public wires:          17
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w5_d9_S_shiftReg      1

=== td_fused_top_fifo_w5_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             69
   Number of public wires:          14
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_5                         9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_5                         1

=== td_fused_top_fifo_w6_d11_S ===

   Number of wires:                 46
   Number of wire bits:            151
   Number of public wires:          17
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w6_d11_S_shiftReg      1

=== td_fused_top_fifo_w6_d11_S_shiftReg ===

   Number of wires:                 26
   Number of wire bits:             94
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $dffe_6                        11
     $eq_4                           9
     $logic_not_4                    1
     $pmux_6                         1

=== td_fused_top_start_for_tdf4_readFilters36_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg      1

=== td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_1                         2
     $not_1                          1
     $pmux_1                         1

=== td_fused_top_tdf4_111 ===

   Number of wires:                234
   Number of wire bits:           3762
   Number of public wires:         208
   Number of public wire bits:    3640
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add_17                         2
     $and_1                         11
     $eq_17                          2
     $logic_not_17                   1
     $mux_1                          4
     $mux_17                         4
     $not_1                          3
     $or_1                           1
     $reduce_bool_2                  2
     $sdffe_17                       2
     td_fused_top_dataflow_in_loop_TOP_LOOP48232      1

=== td_fused_top_tdf4_accum_1 ===

   Number of wires:                597
   Number of wire bits:           5517
   Number of public wires:         348
   Number of public wire bits:    4064
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                453
     $add_6                          1
     $add_8                          1
     $and_1                         62
     $dffe_1                        20
     $dffe_16                       49
     $dffe_4                         1
     $dffe_6                         1
     $dffe_8                         2
     $eq_11                         11
     $eq_4                           3
     $eq_5                          26
     $logic_not_5                    1
     $lt_8                          17
     $mux_1                         45
     $mux_11                         4
     $mux_16                        96
     $mux_6                         28
     $mux_8                          3
     $not_1                         22
     $or_1                           5
     $or_5                           1
     $or_6                           3
     $or_8                          16
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      5
     $pmux_11                        1
     $reduce_bool_2                  2
     $reduce_or_2                    3
     $sdff_1                         2
     $sdff_11                        1
     $sdffce_16                     16
     $sdffe_1                        4
     $sdffe_6                        1

=== td_fused_top_tdf4_accum_2 ===

   Number of wires:                243
   Number of wire bits:           1878
   Number of public wires:         139
   Number of public wire bits:    1392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add_4                          1
     $add_6                          1
     $and_1                         33
     $dffe_1                         2
     $dffe_16                       16
     $dffe_5                         1
     $dffe_6                         2
     $eq_11                         11
     $eq_3                           5
     $logic_not_3                    1
     $mux_1                         12
     $mux_11                         4
     $mux_16                        28
     $mux_5                         10
     $mux_6                          3
     $not_1                         11
     $or_1                           5
     $or_3                           1
     $or_5                           7
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux_11                        1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         1
     $sdff_11                        1
     $sdffe_1                        2
     $sdffe_4                        1

=== td_fused_top_tdf4_accum_3 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         2
     $dffe_16                        7
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         11
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf4_accum_3_1 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         2
     $dffe_16                        7
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         11
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf4_accum_3_2 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         2
     $dffe_16                        7
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         11
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf4_accum_3_3 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         2
     $dffe_16                        7
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         11
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf4_accum_4 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add_3                          1
     $and_1                          4
     $dffe_16                        1
     $dffe_3                         1
     $eq_10                         10
     $eq_3                           1
     $mux_1                          4
     $mux_10                         2
     $mux_16                         1
     $not_1                          3
     $or_1                           1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_10                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_10                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_3                        1

=== td_fused_top_tdf4_accum_4_1 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add_3                          1
     $and_1                          4
     $dffe_16                        1
     $dffe_3                         1
     $eq_10                         10
     $eq_3                           1
     $mux_1                          4
     $mux_10                         2
     $mux_16                         1
     $not_1                          3
     $or_1                           1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_10                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_10                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_3                        1

=== td_fused_top_tdf4_accum_4_2 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add_3                          1
     $and_1                          4
     $dffe_16                        1
     $dffe_3                         1
     $eq_10                         10
     $eq_3                           1
     $mux_1                          4
     $mux_10                         2
     $mux_16                         1
     $not_1                          3
     $or_1                           1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_10                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_10                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_3                        1

=== td_fused_top_tdf4_accum_4_3 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add_3                          1
     $and_1                          4
     $dffe_16                        1
     $dffe_3                         1
     $eq_10                         10
     $eq_3                           1
     $mux_1                          4
     $mux_10                         2
     $mux_16                         1
     $not_1                          3
     $or_1                           1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_10                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_10                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_3                        1

=== td_fused_top_tdf4_adjust ===

   Number of wires:                218
   Number of wire bits:           1111
   Number of public wires:         177
   Number of public wire bits:    1062
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add_3                          1
     $and_1                          9
     $dff_1                         20
     $dff_16                        19
     $dff_2                         20
     $dffe_1                         2
     $dffe_16                       11
     $dffe_2                         2
     $dffe_3                         1
     $dffe_5                         1
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         12
     $mux_16                         1
     $mux_3                          4
     $not_1                         11
     $or_1                           3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        23
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf4_dot_product ===

   Number of wires:                359
   Number of wire bits:           2420
   Number of public wires:         307
   Number of public wire bits:    2337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     $add_2                          2
     $add_4                          2
     $add_5                          2
     $add_6                          2
     $and_1                         18
     $dff_1                          6
     $dff_2                          6
     $dff_4                         12
     $dffe_1                         3
     $dffe_16                       36
     $dffe_2                         6
     $dffe_4                         2
     $dffe_5                         2
     $dffe_6                         1
     $eq_3                           3
     $eq_5                           1
     $eq_6                           1
     $mux_1                         11
     $mux_2                          8
     $mux_3                          3
     $mux_4                          3
     $mux_5                          6
     $mux_6                          2
     $not_1                         12
     $or_1                           3
     $or_4                           3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1     16
     $pmux_3                         1
     $reduce_bool_2                  3
     $reduce_or_2                    2
     $sdff_1                         9
     $sdff_3                         1
     $sdffe_1                        1
     $sub_4                          2
     $sub_5                          1

=== td_fused_top_tdf4_get_next_ijk ===

   Number of wires:                 80
   Number of wire bits:            272
   Number of public wires:          45
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $add_16                         3
     $and_1                          8
     $dffe_16                        2
     $eq_16                          4
     $mux_1                         13
     $mux_16                         4
     $not_1                         10
     $or_1                           7
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf4_l2_accum ===

   Number of wires:                147
   Number of wire bits:           1236
   Number of public wires:         118
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add_2                          1
     $add_3                          1
     $and_1                          5
     $dffe_1                         2
     $dffe_16                       16
     $dffe_2                         1
     $dffe_3                         2
     $eq_12                         12
     $eq_2                           1
     $eq_3                           1
     $mux_1                          7
     $mux_12                         3
     $mux_3                          2
     $not_1                          3
     $or_1                           1
     $or_2                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      8
     $pmux_12                        1
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_12                        1
     $sdffe_2                        1

=== td_fused_top_tdf4_l2_multiply34 ===

   Number of wires:                145
   Number of wire bits:            847
   Number of public wires:         110
   Number of public wire bits:     806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_7                          1
     $and_1                         13
     $dff_1                          5
     $dff_4                          5
     $dffe_1                         2
     $dffe_16                        9
     $dffe_2                         1
     $dffe_4                         2
     $dffe_5                         1
     $eq_3                           3
     $mux_1                          9
     $mux_3                          3
     $not_1                         11
     $or_1                           3
     $or_3                           1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                         8
     $sdff_3                         1
     $sdffe_1                        1
     $sdffe_7                        1

=== td_fused_top_tdf4_l2_writeOutputs_1 ===

   Number of wires:                352
   Number of wire bits:           2448
   Number of public wires:         307
   Number of public wire bits:    2386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                261
     $add_14                         1
     $add_5                          1
     $and_1                         13
     $dff_1                         28
     $dff_16                        26
     $dff_2                         56
     $dff_4                          8
     $dff_5                          6
     $dffe_1                         3
     $dffe_12                        1
     $dffe_14                        1
     $dffe_16                        6
     $dffe_2                         4
     $dffe_4                         2
     $dffe_5                         3
     $dffe_6                         1
     $eq_2                           3
     $eq_4                           4
     $eq_5                           1
     $logic_not_2                    1
     $mux_1                         16
     $mux_16                        11
     $mux_4                          3
     $mux_5                          2
     $not_1                         11
     $or_1                           5
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1      1
     $pmux_4                         1
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        31
     $sdff_4                         1
     $sdffe_1                        1
     $sub_13                         1

=== td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram ===

   Number of wires:                 15
   Number of wire bits:            132
   Number of public wires:           8
   Number of public wire bits:      44
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                  9
     $dffe_16                        1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_4                          2

=== td_fused_top_tdf4_readFilters36 ===

   Number of wires:                225
   Number of wire bits:           1969
   Number of public wires:         178
   Number of public wire bits:    1891
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add_2                          2
     $add_5                          2
     $add_6                          2
     $add_62                         1
     $add_9                          1
     $and_1                         14
     $dffe_1                         2
     $dffe_2                         6
     $dffe_5                         2
     $dffe_6                         2
     $dffe_8                         1
     $dffe_9                         1
     $eq_3                           3
     $eq_5                           1
     $eq_6                           1
     $mux_1                         11
     $mux_2                          8
     $mux_3                          3
     $mux_5                          6
     $mux_6                          2
     $not_1                         11
     $or_1                           4
     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1      4
     $pmux_3                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         3
     $sdff_3                         1
     $sdffe_1                        1
     $sub_5                          1
     $sub_62                         1
     $sub_8                          1

=== td_fused_top_tdf4_readInputs37 ===

   Number of wires:                266
   Number of wire bits:           1534
   Number of public wires:         201
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                185
     $add_12                         3
     $add_14                         1
     $add_17                         2
     $add_18                         4
     $add_2                          2
     $add_3                          2
     $add_5                          2
     $add_6                          5
     $and_1                         19
     $dff_1                          2
     $dff_2                          1
     $dff_6                          1
     $dffe_1                        11
     $dffe_10                        1
     $dffe_12                        4
     $dffe_16                        2
     $dffe_17                        2
     $dffe_18                        1
     $dffe_2                         8
     $dffe_5                         2
     $dffe_6                         4
     $eq_4                           4
     $eq_5                           1
     $eq_6                           1
     $gt_17                          1
     $gt_18                          4
     $mux_1                         20
     $mux_12                         5
     $mux_16                         4
     $mux_2                          8
     $mux_4                          3
     $mux_5                          6
     $mux_6                          8
     $not_1                         15
     $or_1                          13
     $pmux_4                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         4
     $sdff_4                         1
     $sdffe_1                        1
     $sub_13                         1
     $sub_5                          1

=== design hierarchy ===

   td_fused_top_tdf4_111             1
     td_fused_top_dataflow_in_loop_TOP_LOOP48232      1
       $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram      1
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram      1
       $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0     20
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram      1
       $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0     16
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram      1
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram      1
       $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram      1
       td_fused_top_Block_entry_proc_proc512      1
       td_fused_top_Block_entry_proc_proc513      1
       td_fused_top_Block_entry_proc_proc514      1
       td_fused_top_Block_entry_proc_proc515      1
       td_fused_top_fifo_w12_d11_S      1
         td_fused_top_fifo_w12_d11_S_shiftReg      1
       td_fused_top_fifo_w16_d2_S_x1     30
         td_fused_top_fifo_w16_d2_S_x1_shiftReg      1
       td_fused_top_fifo_w1_d12_S      1
         td_fused_top_fifo_w1_d12_S_shiftReg      1
       td_fused_top_fifo_w5_d2_S_x      2
         td_fused_top_fifo_w5_d2_S_x_shiftReg      1
       td_fused_top_fifo_w5_d9_S      1
         td_fused_top_fifo_w5_d9_S_shiftReg      1
       td_fused_top_fifo_w6_d11_S      1
         td_fused_top_fifo_w6_d11_S_shiftReg      1
       td_fused_top_start_for_tdf4_readFilters36_U0      1
         td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg      1
       td_fused_top_tdf4_accum_1      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      5
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_2      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_3_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_3_2      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_3_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_4      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_4_1      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_4_2      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_accum_4_3      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_adjust      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_dot_product      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1     16
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
       td_fused_top_tdf4_get_next_ijk      1
       td_fused_top_tdf4_l2_accum      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      8
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf4_l2_multiply34      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
       td_fused_top_tdf4_l2_writeOutputs_1      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1      1
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1      1
           td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram      1
       td_fused_top_tdf4_readFilters36      1
         $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1      4
       td_fused_top_tdf4_readInputs37      1

   Number of wires:              32554
   Number of wire bits:         233159
   Number of public wires:       21684
   Number of public wire bits:  184448
   Number of memories:              85
   Number of memory bits:        49408
   Number of processes:              0
   Number of cells:              19419
     $add_1                        104
     $add_12                         3
     $add_14                         2
     $add_16                         3
     $add_17                        53
     $add_18                         4
     $add_2                         92
     $add_3                         12
     $add_32                       245
     $add_4                          6
     $add_5                         11
     $add_6                        159
     $add_62                         1
     $add_7                          1
     $add_8                          4
     $add_9                          1
     $and_1                       2109
     $and_32                        74
     $dff_1                        164
     $dff_16                       116
     $dff_2                        115
     $dff_4                         25
     $dff_5                          6
     $dff_6                          1
     $dffe_1                       135
     $dffe_10                        1
     $dffe_12                       16
     $dffe_14                        1
     $dffe_16                      950
     $dffe_17                        2
     $dffe_18                        1
     $dffe_2                        36
     $dffe_3                        11
     $dffe_4                        10
     $dffe_5                        28
     $dffe_6                        31
     $dffe_8                         9
     $dffe_9                         1
     $eq_10                         40
     $eq_11                         88
     $eq_12                         12
     $eq_16                          4
     $eq_17                          2
     $eq_2                         654
     $eq_3                          54
     $eq_32                         74
     $eq_4                          55
     $eq_5                         112
     $eq_6                           3
     $gt_17                          1
     $gt_18                          4
     $logic_and_1                  562
     $logic_not_1                  516
     $logic_not_17                   1
     $logic_not_2                  287
     $logic_not_3                    4
     $logic_not_32                  74
     $logic_not_4                    4
     $logic_not_5                    8
     $logic_or_1                    52
     $lt_15                         49
     $lt_8                          68
     $memrd                        161
     $memwr_v2                     129
     $mul_22                        22
     $mux_1                       1712
     $mux_10                       177
     $mux_11                       125
     $mux_12                         8
     $mux_16                      1142
     $mux_17                       102
     $mux_2                        242
     $mux_21                        22
     $mux_23                        22
     $mux_25                        49
     $mux_3                         79
     $mux_32                        22
     $mux_33                        49
     $mux_36                        49
     $mux_38                        98
     $mux_39                        49
     $mux_4                         47
     $mux_40                        49
     $mux_41                        71
     $mux_48                        71
     $mux_5                        851
     $mux_6                        384
     $mux_64                        12
     $mux_7                         80
     $mux_8                         12
     $ne_2                          37
     $not_1                        752
     $not_32                        98
     $or_1                         957
     $or_2                           1
     $or_3                           9
     $or_4                           3
     $or_5                          32
     $or_6                          12
     $or_8                          64
     $pmux_1                      1178
     $pmux_10                        4
     $pmux_11                        8
     $pmux_12                        2
     $pmux_13                       49
     $pmux_16                       30
     $pmux_2                        49
     $pmux_3                         8
     $pmux_4                       149
     $pmux_5                        52
     $pmux_6                         1
     $reduce_and_2                  79
     $reduce_and_3                   5
     $reduce_and_4                  10
     $reduce_and_5                 191
     $reduce_bool_2                234
     $reduce_or_10                 142
     $reduce_or_17                  49
     $reduce_or_2                  444
     $reduce_or_3                  147
     $reduce_or_4                   49
     $reduce_or_5                   93
     $sdff_1                       274
     $sdff_10                        4
     $sdff_11                        8
     $sdff_12                        1
     $sdff_16                        8
     $sdff_3                         8
     $sdff_4                         2
     $sdffce_16                     65
     $sdffe_1                      377
     $sdffe_16                      64
     $sdffe_17                       2
     $sdffe_2                       86
     $sdffe_3                        4
     $sdffe_4                        4
     $sdffe_5                        4
     $sdffe_6                        4
     $sdffe_7                        1
     $sub_13                         2
     $sub_17                        49
     $sub_2                         85
     $sub_32                        44
     $sub_4                          2
     $sub_5                          7
     $sub_6                         49
     $sub_62                         1
     $sub_8                          1
     $xor_1                        218

