    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Counter_Tick_Timeout_CounterHW
Counter_Tick_Timeout_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
Counter_Tick_Timeout_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
Counter_Tick_Timeout_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
Counter_Tick_Timeout_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
Counter_Tick_Timeout_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
Counter_Tick_Timeout_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Counter_Tick_Timeout_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Counter_Tick_Timeout_CounterHW__PER0 EQU CYREG_TMR1_PER0
Counter_Tick_Timeout_CounterHW__PER1 EQU CYREG_TMR1_PER1
Counter_Tick_Timeout_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_Tick_Timeout_CounterHW__PM_ACT_MSK EQU 0x02
Counter_Tick_Timeout_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_Tick_Timeout_CounterHW__PM_STBY_MSK EQU 0x02
Counter_Tick_Timeout_CounterHW__RT0 EQU CYREG_TMR1_RT0
Counter_Tick_Timeout_CounterHW__RT1 EQU CYREG_TMR1_RT1
Counter_Tick_Timeout_CounterHW__SR0 EQU CYREG_TMR1_SR0

; Counter_First_Row_CounterUDB
Counter_First_Row_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Counter_First_Row_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
Counter_First_Row_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
Counter_First_Row_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Counter_First_Row_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
Counter_First_Row_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
Counter_First_Row_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Counter_First_Row_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Counter_First_Row_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
Counter_First_Row_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB11_F1
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; Counter_Last_Row_CounterUDB
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_Last_Row_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Timer_Line_Begin_TimerUDB
Timer_Line_Begin_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Line_Begin_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Line_Begin_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_Line_Begin_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_Line_Begin_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Line_Begin_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Line_Begin_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Line_Begin_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Line_Begin_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Line_Begin_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Line_Begin_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Line_Begin_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_Line_Begin_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_Line_Begin_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Line_Begin_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__COUNT_REG EQU CYREG_B0_UDB08_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Line_Begin_TimerUDB_sCapCount_counter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Timer_Line_Begin_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB06_A0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB06_A1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB06_D0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB06_D1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB06_F0
Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB06_F1

; Timer_Wheel_Tick_TimerHW
Timer_Wheel_Tick_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_Wheel_Tick_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_Wheel_Tick_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_Wheel_Tick_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_Wheel_Tick_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_Wheel_Tick_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_Wheel_Tick_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_Wheel_Tick_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_Wheel_Tick_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_Wheel_Tick_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Wheel_Tick_TimerHW__PM_ACT_MSK EQU 0x04
Timer_Wheel_Tick_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Wheel_Tick_TimerHW__PM_STBY_MSK EQU 0x04
Timer_Wheel_Tick_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_Wheel_Tick_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_Wheel_Tick_TimerHW__SR0 EQU CYREG_TMR2_SR0

; Timer_Line_End_TimerUDB
Timer_Line_End_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Line_End_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Line_End_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_Line_End_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_Line_End_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Line_End_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Line_End_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Line_End_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Line_End_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Line_End_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Line_End_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Line_End_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_Line_End_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_Line_End_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Timer_Line_End_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Timer_Line_End_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Timer_Line_End_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Timer_Line_End_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Timer_Line_End_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Timer_Line_End_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_Line_End_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_Line_End_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Timer_Line_End_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; Counter_PID_CounterHW
Counter_PID_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_PID_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_PID_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_PID_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_PID_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_PID_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_PID_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_PID_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_PID_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_PID_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_PID_CounterHW__PM_ACT_MSK EQU 0x01
Counter_PID_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_PID_CounterHW__PM_STBY_MSK EQU 0x01
Counter_PID_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_PID_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_PID_CounterHW__SR0 EQU CYREG_TMR0_SR0

; camera_frame_start
camera_frame_start__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
camera_frame_start__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
camera_frame_start__INTC_MASK EQU 0x04
camera_frame_start__INTC_NUMBER EQU 2
camera_frame_start__INTC_PRIOR_NUM EQU 7
camera_frame_start__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
camera_frame_start__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
camera_frame_start__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_Row_TimerUDB
Timer_Row_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Row_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Row_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_Row_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Timer_Row_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Row_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Row_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Row_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Row_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Row_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Row_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Row_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Timer_Row_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_Row_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_Row_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_Row_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_Row_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_Row_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_Row_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_Row_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_Row_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_Row_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_Row_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_Row_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_Row_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_Row_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_Row_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_Row_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_Row_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_Row_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_Row_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_Row_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_Row_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_Row_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_Row_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_Row_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_Row_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_Row_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_Row_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; camera_comp_fall
camera_comp_fall__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
camera_comp_fall__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
camera_comp_fall__INTC_MASK EQU 0x01
camera_comp_fall__INTC_NUMBER EQU 0
camera_comp_fall__INTC_PRIOR_NUM EQU 7
camera_comp_fall__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
camera_comp_fall__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
camera_comp_fall__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; camera_comp_rise
camera_comp_rise__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
camera_comp_rise__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
camera_comp_rise__INTC_MASK EQU 0x02
camera_comp_rise__INTC_NUMBER EQU 1
camera_comp_rise__INTC_PRIOR_NUM EQU 7
camera_comp_rise__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
camera_comp_rise__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
camera_comp_rise__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Motor_PWMUDB
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; PWM_Servo_PWMUDB
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST

; throttle_update
throttle_update__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
throttle_update__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
throttle_update__INTC_MASK EQU 0x20000
throttle_update__INTC_NUMBER EQU 17
throttle_update__INTC_PRIOR_NUM EQU 7
throttle_update__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
throttle_update__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
throttle_update__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; Vertical_sync
Vertical_sync__0__MASK EQU 0x04
Vertical_sync__0__PC EQU CYREG_PRT4_PC2
Vertical_sync__0__PORT EQU 4
Vertical_sync__0__SHIFT EQU 2
Vertical_sync__AG EQU CYREG_PRT4_AG
Vertical_sync__AMUX EQU CYREG_PRT4_AMUX
Vertical_sync__BIE EQU CYREG_PRT4_BIE
Vertical_sync__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vertical_sync__BYP EQU CYREG_PRT4_BYP
Vertical_sync__CTL EQU CYREG_PRT4_CTL
Vertical_sync__DM0 EQU CYREG_PRT4_DM0
Vertical_sync__DM1 EQU CYREG_PRT4_DM1
Vertical_sync__DM2 EQU CYREG_PRT4_DM2
Vertical_sync__DR EQU CYREG_PRT4_DR
Vertical_sync__INP_DIS EQU CYREG_PRT4_INP_DIS
Vertical_sync__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vertical_sync__LCD_EN EQU CYREG_PRT4_LCD_EN
Vertical_sync__MASK EQU 0x04
Vertical_sync__PORT EQU 4
Vertical_sync__PRT EQU CYREG_PRT4_PRT
Vertical_sync__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vertical_sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vertical_sync__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vertical_sync__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vertical_sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vertical_sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vertical_sync__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vertical_sync__PS EQU CYREG_PRT4_PS
Vertical_sync__SHIFT EQU 2
Vertical_sync__SLW EQU CYREG_PRT4_SLW

; inter_button
inter_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_button__INTC_MASK EQU 0x08
inter_button__INTC_NUMBER EQU 3
inter_button__INTC_PRIOR_NUM EQU 7
inter_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
inter_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; tick_timeout
tick_timeout__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tick_timeout__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tick_timeout__INTC_MASK EQU 0x20
tick_timeout__INTC_NUMBER EQU 5
tick_timeout__INTC_PRIOR_NUM EQU 7
tick_timeout__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
tick_timeout__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tick_timeout__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Camera_data
Camera_data__0__MASK EQU 0x01
Camera_data__0__PC EQU CYREG_PRT4_PC0
Camera_data__0__PORT EQU 4
Camera_data__0__SHIFT EQU 0
Camera_data__AG EQU CYREG_PRT4_AG
Camera_data__AMUX EQU CYREG_PRT4_AMUX
Camera_data__BIE EQU CYREG_PRT4_BIE
Camera_data__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_data__BYP EQU CYREG_PRT4_BYP
Camera_data__CTL EQU CYREG_PRT4_CTL
Camera_data__DM0 EQU CYREG_PRT4_DM0
Camera_data__DM1 EQU CYREG_PRT4_DM1
Camera_data__DM2 EQU CYREG_PRT4_DM2
Camera_data__DR EQU CYREG_PRT4_DR
Camera_data__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_data__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_data__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_data__MASK EQU 0x01
Camera_data__PORT EQU 4
Camera_data__PRT EQU CYREG_PRT4_PRT
Camera_data__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_data__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_data__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_data__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_data__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_data__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_data__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_data__PS EQU CYREG_PRT4_PS
Camera_data__SHIFT EQU 0
Camera_data__SLW EQU CYREG_PRT4_SLW

; Hall_sensor
Hall_sensor__0__MASK EQU 0x01
Hall_sensor__0__PC EQU CYREG_PRT5_PC0
Hall_sensor__0__PORT EQU 5
Hall_sensor__0__SHIFT EQU 0
Hall_sensor__AG EQU CYREG_PRT5_AG
Hall_sensor__AMUX EQU CYREG_PRT5_AMUX
Hall_sensor__BIE EQU CYREG_PRT5_BIE
Hall_sensor__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Hall_sensor__BYP EQU CYREG_PRT5_BYP
Hall_sensor__CTL EQU CYREG_PRT5_CTL
Hall_sensor__DM0 EQU CYREG_PRT5_DM0
Hall_sensor__DM1 EQU CYREG_PRT5_DM1
Hall_sensor__DM2 EQU CYREG_PRT5_DM2
Hall_sensor__DR EQU CYREG_PRT5_DR
Hall_sensor__INP_DIS EQU CYREG_PRT5_INP_DIS
Hall_sensor__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Hall_sensor__LCD_EN EQU CYREG_PRT5_LCD_EN
Hall_sensor__MASK EQU 0x01
Hall_sensor__PORT EQU 5
Hall_sensor__PRT EQU CYREG_PRT5_PRT
Hall_sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Hall_sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Hall_sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Hall_sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Hall_sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Hall_sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Hall_sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Hall_sensor__PS EQU CYREG_PRT5_PS
Hall_sensor__SHIFT EQU 0
Hall_sensor__SLW EQU CYREG_PRT5_SLW

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PC EQU CYREG_PRT5_PC1
LCD_LCDPort__0__PORT EQU 5
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PC EQU CYREG_PRT5_PC2
LCD_LCDPort__1__PORT EQU 5
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PC EQU CYREG_PRT5_PC3
LCD_LCDPort__2__PORT EQU 5
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PC EQU CYREG_PRT5_PC4
LCD_LCDPort__3__PORT EQU 5
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PC EQU CYREG_PRT5_PC5
LCD_LCDPort__4__PORT EQU 5
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PC EQU CYREG_PRT5_PC6
LCD_LCDPort__5__PORT EQU 5
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PC EQU CYREG_PRT5_PC7
LCD_LCDPort__6__PORT EQU 5
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__AG EQU CYREG_PRT5_AG
LCD_LCDPort__AMUX EQU CYREG_PRT5_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT5_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT5_BYP
LCD_LCDPort__CTL EQU CYREG_PRT5_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT5_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT5_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT5_DM2
LCD_LCDPort__DR EQU CYREG_PRT5_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PORT EQU 5
LCD_LCDPort__PRT EQU CYREG_PRT5_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT5_PS
LCD_LCDPort__SHIFT EQU 1
LCD_LCDPort__SLW EQU CYREG_PRT5_SLW

; Comparator
Comparator__0__MASK EQU 0x40
Comparator__0__PC EQU CYREG_PRT4_PC6
Comparator__0__PORT EQU 4
Comparator__0__SHIFT EQU 6
Comparator__AG EQU CYREG_PRT4_AG
Comparator__AMUX EQU CYREG_PRT4_AMUX
Comparator__BIE EQU CYREG_PRT4_BIE
Comparator__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Comparator__BYP EQU CYREG_PRT4_BYP
Comparator__CTL EQU CYREG_PRT4_CTL
Comparator__DM0 EQU CYREG_PRT4_DM0
Comparator__DM1 EQU CYREG_PRT4_DM1
Comparator__DM2 EQU CYREG_PRT4_DM2
Comparator__DR EQU CYREG_PRT4_DR
Comparator__INP_DIS EQU CYREG_PRT4_INP_DIS
Comparator__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Comparator__LCD_EN EQU CYREG_PRT4_LCD_EN
Comparator__MASK EQU 0x40
Comparator__PORT EQU 4
Comparator__PRT EQU CYREG_PRT4_PRT
Comparator__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Comparator__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Comparator__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Comparator__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Comparator__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Comparator__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Comparator__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Comparator__PS EQU CYREG_PRT4_PS
Comparator__SHIFT EQU 6
Comparator__SLW EQU CYREG_PRT4_SLW

; Horiz_sync
Horiz_sync__0__MASK EQU 0x10
Horiz_sync__0__PC EQU CYREG_PRT4_PC4
Horiz_sync__0__PORT EQU 4
Horiz_sync__0__SHIFT EQU 4
Horiz_sync__AG EQU CYREG_PRT4_AG
Horiz_sync__AMUX EQU CYREG_PRT4_AMUX
Horiz_sync__BIE EQU CYREG_PRT4_BIE
Horiz_sync__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Horiz_sync__BYP EQU CYREG_PRT4_BYP
Horiz_sync__CTL EQU CYREG_PRT4_CTL
Horiz_sync__DM0 EQU CYREG_PRT4_DM0
Horiz_sync__DM1 EQU CYREG_PRT4_DM1
Horiz_sync__DM2 EQU CYREG_PRT4_DM2
Horiz_sync__DR EQU CYREG_PRT4_DR
Horiz_sync__INP_DIS EQU CYREG_PRT4_INP_DIS
Horiz_sync__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Horiz_sync__LCD_EN EQU CYREG_PRT4_LCD_EN
Horiz_sync__MASK EQU 0x10
Horiz_sync__PORT EQU 4
Horiz_sync__PRT EQU CYREG_PRT4_PRT
Horiz_sync__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Horiz_sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Horiz_sync__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Horiz_sync__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Horiz_sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Horiz_sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Horiz_sync__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Horiz_sync__PS EQU CYREG_PRT4_PS
Horiz_sync__SHIFT EQU 4
Horiz_sync__SLW EQU CYREG_PRT4_SLW

; Line_begin
Line_begin__0__MASK EQU 0x10
Line_begin__0__PC EQU CYREG_PRT3_PC4
Line_begin__0__PORT EQU 3
Line_begin__0__SHIFT EQU 4
Line_begin__AG EQU CYREG_PRT3_AG
Line_begin__AMUX EQU CYREG_PRT3_AMUX
Line_begin__BIE EQU CYREG_PRT3_BIE
Line_begin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Line_begin__BYP EQU CYREG_PRT3_BYP
Line_begin__CTL EQU CYREG_PRT3_CTL
Line_begin__DM0 EQU CYREG_PRT3_DM0
Line_begin__DM1 EQU CYREG_PRT3_DM1
Line_begin__DM2 EQU CYREG_PRT3_DM2
Line_begin__DR EQU CYREG_PRT3_DR
Line_begin__INP_DIS EQU CYREG_PRT3_INP_DIS
Line_begin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Line_begin__LCD_EN EQU CYREG_PRT3_LCD_EN
Line_begin__MASK EQU 0x10
Line_begin__PORT EQU 3
Line_begin__PRT EQU CYREG_PRT3_PRT
Line_begin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Line_begin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Line_begin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Line_begin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Line_begin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Line_begin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Line_begin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Line_begin__PS EQU CYREG_PRT3_PS
Line_begin__SHIFT EQU 4
Line_begin__SLW EQU CYREG_PRT3_SLW

; Pin_button
Pin_button__0__MASK EQU 0x02
Pin_button__0__PC EQU CYREG_PRT6_PC1
Pin_button__0__PORT EQU 6
Pin_button__0__SHIFT EQU 1
Pin_button__AG EQU CYREG_PRT6_AG
Pin_button__AMUX EQU CYREG_PRT6_AMUX
Pin_button__BIE EQU CYREG_PRT6_BIE
Pin_button__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_button__BYP EQU CYREG_PRT6_BYP
Pin_button__CTL EQU CYREG_PRT6_CTL
Pin_button__DM0 EQU CYREG_PRT6_DM0
Pin_button__DM1 EQU CYREG_PRT6_DM1
Pin_button__DM2 EQU CYREG_PRT6_DM2
Pin_button__DR EQU CYREG_PRT6_DR
Pin_button__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_button__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_button__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_button__MASK EQU 0x02
Pin_button__PORT EQU 6
Pin_button__PRT EQU CYREG_PRT6_PRT
Pin_button__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_button__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_button__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_button__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_button__PS EQU CYREG_PRT6_PS
Pin_button__SHIFT EQU 1
Pin_button__SLW EQU CYREG_PRT6_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1

; wheel_tick
wheel_tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
wheel_tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
wheel_tick__INTC_MASK EQU 0x40
wheel_tick__INTC_NUMBER EQU 6
wheel_tick__INTC_PRIOR_NUM EQU 7
wheel_tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
wheel_tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
wheel_tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Horiz_out
Horiz_out__0__MASK EQU 0x10
Horiz_out__0__PC EQU CYREG_PRT2_PC4
Horiz_out__0__PORT EQU 2
Horiz_out__0__SHIFT EQU 4
Horiz_out__AG EQU CYREG_PRT2_AG
Horiz_out__AMUX EQU CYREG_PRT2_AMUX
Horiz_out__BIE EQU CYREG_PRT2_BIE
Horiz_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Horiz_out__BYP EQU CYREG_PRT2_BYP
Horiz_out__CTL EQU CYREG_PRT2_CTL
Horiz_out__DM0 EQU CYREG_PRT2_DM0
Horiz_out__DM1 EQU CYREG_PRT2_DM1
Horiz_out__DM2 EQU CYREG_PRT2_DM2
Horiz_out__DR EQU CYREG_PRT2_DR
Horiz_out__INP_DIS EQU CYREG_PRT2_INP_DIS
Horiz_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Horiz_out__LCD_EN EQU CYREG_PRT2_LCD_EN
Horiz_out__MASK EQU 0x10
Horiz_out__PORT EQU 2
Horiz_out__PRT EQU CYREG_PRT2_PRT
Horiz_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Horiz_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Horiz_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Horiz_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Horiz_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Horiz_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Horiz_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Horiz_out__PS EQU CYREG_PRT2_PS
Horiz_out__SHIFT EQU 4
Horiz_out__SLW EQU CYREG_PRT2_SLW

; Pin_motor
Pin_motor__0__MASK EQU 0x02
Pin_motor__0__PC EQU CYREG_PRT4_PC1
Pin_motor__0__PORT EQU 4
Pin_motor__0__SHIFT EQU 1
Pin_motor__AG EQU CYREG_PRT4_AG
Pin_motor__AMUX EQU CYREG_PRT4_AMUX
Pin_motor__BIE EQU CYREG_PRT4_BIE
Pin_motor__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_motor__BYP EQU CYREG_PRT4_BYP
Pin_motor__CTL EQU CYREG_PRT4_CTL
Pin_motor__DM0 EQU CYREG_PRT4_DM0
Pin_motor__DM1 EQU CYREG_PRT4_DM1
Pin_motor__DM2 EQU CYREG_PRT4_DM2
Pin_motor__DR EQU CYREG_PRT4_DR
Pin_motor__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_motor__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_motor__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_motor__MASK EQU 0x02
Pin_motor__PORT EQU 4
Pin_motor__PRT EQU CYREG_PRT4_PRT
Pin_motor__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_motor__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_motor__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_motor__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_motor__PS EQU CYREG_PRT4_PS
Pin_motor__SHIFT EQU 1
Pin_motor__SLW EQU CYREG_PRT4_SLW

; Pin_servo
Pin_servo__0__MASK EQU 0x02
Pin_servo__0__PC EQU CYREG_PRT0_PC1
Pin_servo__0__PORT EQU 0
Pin_servo__0__SHIFT EQU 1
Pin_servo__AG EQU CYREG_PRT0_AG
Pin_servo__AMUX EQU CYREG_PRT0_AMUX
Pin_servo__BIE EQU CYREG_PRT0_BIE
Pin_servo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_servo__BYP EQU CYREG_PRT0_BYP
Pin_servo__CTL EQU CYREG_PRT0_CTL
Pin_servo__DM0 EQU CYREG_PRT0_DM0
Pin_servo__DM1 EQU CYREG_PRT0_DM1
Pin_servo__DM2 EQU CYREG_PRT0_DM2
Pin_servo__DR EQU CYREG_PRT0_DR
Pin_servo__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_servo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_servo__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_servo__MASK EQU 0x02
Pin_servo__PORT EQU 0
Pin_servo__PRT EQU CYREG_PRT0_PRT
Pin_servo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_servo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_servo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_servo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_servo__PS EQU CYREG_PRT0_PS
Pin_servo__SHIFT EQU 1
Pin_servo__SLW EQU CYREG_PRT0_SLW

; Comp_out
Comp_out__0__MASK EQU 0x40
Comp_out__0__PC EQU CYREG_PRT2_PC6
Comp_out__0__PORT EQU 2
Comp_out__0__SHIFT EQU 6
Comp_out__AG EQU CYREG_PRT2_AG
Comp_out__AMUX EQU CYREG_PRT2_AMUX
Comp_out__BIE EQU CYREG_PRT2_BIE
Comp_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Comp_out__BYP EQU CYREG_PRT2_BYP
Comp_out__CTL EQU CYREG_PRT2_CTL
Comp_out__DM0 EQU CYREG_PRT2_DM0
Comp_out__DM1 EQU CYREG_PRT2_DM1
Comp_out__DM2 EQU CYREG_PRT2_DM2
Comp_out__DR EQU CYREG_PRT2_DR
Comp_out__INP_DIS EQU CYREG_PRT2_INP_DIS
Comp_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Comp_out__LCD_EN EQU CYREG_PRT2_LCD_EN
Comp_out__MASK EQU 0x40
Comp_out__PORT EQU 2
Comp_out__PRT EQU CYREG_PRT2_PRT
Comp_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Comp_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Comp_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Comp_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Comp_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Comp_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Comp_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Comp_out__PS EQU CYREG_PRT2_PS
Comp_out__SHIFT EQU 6
Comp_out__SLW EQU CYREG_PRT2_SLW

; Line_end
Line_end__0__MASK EQU 0x40
Line_end__0__PC EQU CYREG_PRT3_PC6
Line_end__0__PORT EQU 3
Line_end__0__SHIFT EQU 6
Line_end__AG EQU CYREG_PRT3_AG
Line_end__AMUX EQU CYREG_PRT3_AMUX
Line_end__BIE EQU CYREG_PRT3_BIE
Line_end__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Line_end__BYP EQU CYREG_PRT3_BYP
Line_end__CTL EQU CYREG_PRT3_CTL
Line_end__DM0 EQU CYREG_PRT3_DM0
Line_end__DM1 EQU CYREG_PRT3_DM1
Line_end__DM2 EQU CYREG_PRT3_DM2
Line_end__DR EQU CYREG_PRT3_DR
Line_end__INP_DIS EQU CYREG_PRT3_INP_DIS
Line_end__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Line_end__LCD_EN EQU CYREG_PRT3_LCD_EN
Line_end__MASK EQU 0x40
Line_end__PORT EQU 3
Line_end__PRT EQU CYREG_PRT3_PRT
Line_end__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Line_end__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Line_end__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Line_end__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Line_end__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Line_end__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Line_end__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Line_end__PS EQU CYREG_PRT3_PS
Line_end__SHIFT EQU 6
Line_end__SLW EQU CYREG_PRT3_SLW

; Vert_out
Vert_out__0__MASK EQU 0x04
Vert_out__0__PC EQU CYREG_PRT2_PC2
Vert_out__0__PORT EQU 2
Vert_out__0__SHIFT EQU 2
Vert_out__AG EQU CYREG_PRT2_AG
Vert_out__AMUX EQU CYREG_PRT2_AMUX
Vert_out__BIE EQU CYREG_PRT2_BIE
Vert_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vert_out__BYP EQU CYREG_PRT2_BYP
Vert_out__CTL EQU CYREG_PRT2_CTL
Vert_out__DM0 EQU CYREG_PRT2_DM0
Vert_out__DM1 EQU CYREG_PRT2_DM1
Vert_out__DM2 EQU CYREG_PRT2_DM2
Vert_out__DR EQU CYREG_PRT2_DR
Vert_out__INP_DIS EQU CYREG_PRT2_INP_DIS
Vert_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vert_out__LCD_EN EQU CYREG_PRT2_LCD_EN
Vert_out__MASK EQU 0x04
Vert_out__PORT EQU 2
Vert_out__PRT EQU CYREG_PRT2_PRT
Vert_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vert_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vert_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vert_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vert_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vert_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vert_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vert_out__PS EQU CYREG_PRT2_PS
Vert_out__SHIFT EQU 2
Vert_out__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; rx_rcvd
rx_rcvd__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rx_rcvd__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rx_rcvd__INTC_MASK EQU 0x10
rx_rcvd__INTC_NUMBER EQU 4
rx_rcvd__INTC_PRIOR_NUM EQU 7
rx_rcvd__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
rx_rcvd__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rx_rcvd__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Trigger
Trigger__0__MASK EQU 0x04
Trigger__0__PC EQU CYREG_PRT3_PC2
Trigger__0__PORT EQU 3
Trigger__0__SHIFT EQU 2
Trigger__AG EQU CYREG_PRT3_AG
Trigger__AMUX EQU CYREG_PRT3_AMUX
Trigger__BIE EQU CYREG_PRT3_BIE
Trigger__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Trigger__BYP EQU CYREG_PRT3_BYP
Trigger__CTL EQU CYREG_PRT3_CTL
Trigger__DM0 EQU CYREG_PRT3_DM0
Trigger__DM1 EQU CYREG_PRT3_DM1
Trigger__DM2 EQU CYREG_PRT3_DM2
Trigger__DR EQU CYREG_PRT3_DR
Trigger__INP_DIS EQU CYREG_PRT3_INP_DIS
Trigger__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT3_LCD_EN
Trigger__MASK EQU 0x04
Trigger__PORT EQU 3
Trigger__PRT EQU CYREG_PRT3_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Trigger__PS EQU CYREG_PRT3_PS
Trigger__SHIFT EQU 2
Trigger__SLW EQU CYREG_PRT3_SLW

; Rx_1
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT3_PC0
Rx_1__0__PORT EQU 3
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT3_AG
Rx_1__AMUX EQU CYREG_PRT3_AMUX
Rx_1__BIE EQU CYREG_PRT3_BIE
Rx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_1__BYP EQU CYREG_PRT3_BYP
Rx_1__CTL EQU CYREG_PRT3_CTL
Rx_1__DM0 EQU CYREG_PRT3_DM0
Rx_1__DM1 EQU CYREG_PRT3_DM1
Rx_1__DM2 EQU CYREG_PRT3_DM2
Rx_1__DR EQU CYREG_PRT3_DR
Rx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 3
Rx_1__PRT EQU CYREG_PRT3_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_1__PS EQU CYREG_PRT3_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT3_SLW

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT3_PC1
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC5LP_ES EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
