CELL,LUT,REG,BRAM,URAM,DSP
work.MUX,110,0,0,0,0
work.PC,2,64,0,0,0
work.IM,101,32,0,0,0
work.Adder_0,0,0,0,0,0
work.IF_ID,97,96,0,0,0
VerGenLib.bsa19_system_ip,0,0,0,0,0
VerGenLib.syn_hyper_connect_4000s_IDENT_SNPS_DTDPIPE_INBUS_1_Z1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_IDENT_BRAM_INTR_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_IDENT_BRAM_CMP2CAPI_DIN_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_ufpga_hstdm_status_i_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_ufpga_scratch_i_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR0_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR1_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR2_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR3_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3_0_1,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_1,0,0,0,0,0
VerGenLib.USR_ACCESSE2,0,0,0,0,0
TraceBuildLib.FB1_uA_dut,310,204,0,0,0
SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078,3,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_3,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_32,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_4,0,0,0,0,0
SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA,220,128,1,0,0
TdmLib.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA,339,269,0,0,0
TdmLib.hstdm_simulation_FB1_uA,0,5,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uA,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uA,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uA,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_2_FB1_uA,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_3_FB1_uA,12,13,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA,0,0,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA,0,8,0,0,0
TdmLib.hstdm_tx_Z2_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_0_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_1_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_2_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_3_FB1_uA,9,68,0,0,0
TdmLib.hstdm_tx_Z2_4_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_5_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_6_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_7_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_8_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_9_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_10_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_11_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_12_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_13_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_14_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_15_FB1_uA,12,68,0,0,0
TdmLib.hstdm_tx_Z2_16_FB1_uA,12,68,0,0,0
TdmLib.hstdm_memory_Z1_FB1_uA,210,203,1,0,0
TdmLib.hstdm_system_capim_interface_FB1_uA,0,0,0,0,0
SysIPLib.haps_system_memory_interface_FB1_uA,0,0,0,0,0
TraceBuildLib.FB1_uA,1355,2138,1,0,0
