library verilog;
use verilog.vl_types.all;
entity merge_arrays_mcu is
    port(
        ACK             : in     vl_logic;
        RESET           : in     vl_logic;
        R_ADDR          : in     vl_logic_vector(2 downto 0);
        START           : in     vl_logic;
        SYS_CLK         : in     vl_logic;
        DONE            : out    vl_logic;
        R_DATA          : out    vl_logic_vector(3 downto 0)
    );
end merge_arrays_mcu;
