
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/xalancbmk_748B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2655103 heartbeat IPC: 3.76633 cumulative IPC: 3.76633 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2655103 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11803057 heartbeat IPC: 1.09314 cumulative IPC: 1.09314 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 20702953 heartbeat IPC: 1.12361 cumulative IPC: 1.10817 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 30041165 heartbeat IPC: 1.07087 cumulative IPC: 1.09545 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 38543465 heartbeat IPC: 1.17615 cumulative IPC: 1.11457 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 45708820 heartbeat IPC: 1.3956 cumulative IPC: 1.16134 (Simulation time: 0 hr 3 min 56 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 52213375 heartbeat IPC: 1.53738 cumulative IPC: 1.2107 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 63084274 heartbeat IPC: 0.919887 cumulative IPC: 1.15838 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 71674875 heartbeat IPC: 1.16406 cumulative IPC: 1.15909 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 79605019 heartbeat IPC: 1.26101 cumulative IPC: 1.16959 (Simulation time: 0 hr 6 min 37 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 86851120 heartbeat IPC: 1.38005 cumulative IPC: 1.1877 (Simulation time: 0 hr 7 min 13 sec) 
Finished CPU 0 instructions: 100000004 cycles: 84196018 cumulative IPC: 1.1877 (Simulation time: 0 hr 7 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1877 instructions: 100000004 cycles: 84196018
cpu0_DTLB TOTAL     ACCESS:   20937732  HIT:   19922486  MISS:    1015246
cpu0_DTLB LOAD      ACCESS:   15324894  HIT:   14390081  MISS:     934813
cpu0_DTLB RFO       ACCESS:    5612838  HIT:    5532405  MISS:      80433
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.6387 cycles
cpu0_ITLB TOTAL     ACCESS:    8533613  HIT:    8418578  MISS:     115035
cpu0_ITLB LOAD      ACCESS:    8533613  HIT:    8418578  MISS:     115035
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.07852 cycles
cpu0_L1I TOTAL     ACCESS:    5572356  HIT:    5474349  MISS:      98007
cpu0_L1I LOAD      ACCESS:    5572356  HIT:    5474349  MISS:      98007
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.7782 cycles
cpu0_STLB TOTAL     ACCESS:    1130281  HIT:    1056270  MISS:      74011
cpu0_STLB LOAD      ACCESS:    1049848  HIT:    1003763  MISS:      46085
cpu0_STLB RFO       ACCESS:      80433  HIT:      52507  MISS:      27926
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 49.8796 cycles
cpu0_L1D TOTAL     ACCESS:   22869558  HIT:   21394957  MISS:    1474601
cpu0_L1D LOAD      ACCESS:   13615788  HIT:   12402411  MISS:    1213377
cpu0_L1D RFO       ACCESS:    9186920  HIT:    8940673  MISS:     246247
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      66850  HIT:      51873  MISS:      14977
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 45.7116 cycles
cpu0_L2C TOTAL     ACCESS:    1931891  HIT:    1588117  MISS:     343774
cpu0_L2C LOAD      ACCESS:    1311337  HIT:    1191289  MISS:     120048
cpu0_L2C RFO       ACCESS:     246234  HIT:      23095  MISS:     223139
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     359343  HIT:     358856  MISS:        487
cpu0_L2C TRANSLATION ACCESS:      14977  HIT:      14877  MISS:        100
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 149.105 cycles
LLC TOTAL     ACCESS:     632509  HIT:     216754  MISS:     415755
LLC LOAD      ACCESS:     120048  HIT:      63836  MISS:      56212
LLC RFO       ACCESS:     223139  HIT:      33176  MISS:     189963
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     289222  HIT:     119680  MISS:     169542
LLC TRANSLATION ACCESS:        100  HIT:         62  MISS:         38
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 105.95 cycles
Insertion Distribution: 
	LOAD 0 0 41484 27508 
	RFO 0 0 39296 163555 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 169543 
	 0 0 69 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      98596  ROW_BUFFER_MISS:     147607
 DBUS AVG_CONGESTED_CYCLE:    3.94567
 WQ ROW_BUFFER_HIT:      19222  ROW_BUFFER_MISS:     195957  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4988% MPKI: 10.3974 Average ROB Occupancy at Mispredict: 40.1358
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.35495
BRANCH_CONDITIONAL: 7.96079
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0.45393
BRANCH_RETURN: 1.62746

