|RS_232C_JJK
CLOCK_50 => sender:sender_inst.clk
CLOCK_50 => msg_size[0].CLK
CLOCK_50 => msg_size[1].CLK
CLOCK_50 => msg_size[2].CLK
CLOCK_50 => msg_size[3].CLK
CLOCK_50 => msg_size[4].CLK
CLOCK_50 => msg_size[5].CLK
CLOCK_50 => msg_size[6].CLK
CLOCK_50 => msg_size[7].CLK
CLOCK_50 => HDD_rec[15][0].CLK
CLOCK_50 => HDD_rec[15][1].CLK
CLOCK_50 => HDD_rec[15][2].CLK
CLOCK_50 => HDD_rec[15][3].CLK
CLOCK_50 => HDD_rec[15][4].CLK
CLOCK_50 => HDD_rec[15][5].CLK
CLOCK_50 => HDD_rec[15][6].CLK
CLOCK_50 => HDD_rec[15][7].CLK
CLOCK_50 => HDD_rec[14][0].CLK
CLOCK_50 => HDD_rec[14][1].CLK
CLOCK_50 => HDD_rec[14][2].CLK
CLOCK_50 => HDD_rec[14][3].CLK
CLOCK_50 => HDD_rec[14][4].CLK
CLOCK_50 => HDD_rec[14][5].CLK
CLOCK_50 => HDD_rec[14][6].CLK
CLOCK_50 => HDD_rec[14][7].CLK
CLOCK_50 => HDD_rec[13][0].CLK
CLOCK_50 => HDD_rec[13][1].CLK
CLOCK_50 => HDD_rec[13][2].CLK
CLOCK_50 => HDD_rec[13][3].CLK
CLOCK_50 => HDD_rec[13][4].CLK
CLOCK_50 => HDD_rec[13][5].CLK
CLOCK_50 => HDD_rec[13][6].CLK
CLOCK_50 => HDD_rec[13][7].CLK
CLOCK_50 => HDD_rec[12][0].CLK
CLOCK_50 => HDD_rec[12][1].CLK
CLOCK_50 => HDD_rec[12][2].CLK
CLOCK_50 => HDD_rec[12][3].CLK
CLOCK_50 => HDD_rec[12][4].CLK
CLOCK_50 => HDD_rec[12][5].CLK
CLOCK_50 => HDD_rec[12][6].CLK
CLOCK_50 => HDD_rec[12][7].CLK
CLOCK_50 => HDD_rec[11][0].CLK
CLOCK_50 => HDD_rec[11][1].CLK
CLOCK_50 => HDD_rec[11][2].CLK
CLOCK_50 => HDD_rec[11][3].CLK
CLOCK_50 => HDD_rec[11][4].CLK
CLOCK_50 => HDD_rec[11][5].CLK
CLOCK_50 => HDD_rec[11][6].CLK
CLOCK_50 => HDD_rec[11][7].CLK
CLOCK_50 => HDD_rec[10][0].CLK
CLOCK_50 => HDD_rec[10][1].CLK
CLOCK_50 => HDD_rec[10][2].CLK
CLOCK_50 => HDD_rec[10][3].CLK
CLOCK_50 => HDD_rec[10][4].CLK
CLOCK_50 => HDD_rec[10][5].CLK
CLOCK_50 => HDD_rec[10][6].CLK
CLOCK_50 => HDD_rec[10][7].CLK
CLOCK_50 => HDD_rec[9][0].CLK
CLOCK_50 => HDD_rec[9][1].CLK
CLOCK_50 => HDD_rec[9][2].CLK
CLOCK_50 => HDD_rec[9][3].CLK
CLOCK_50 => HDD_rec[9][4].CLK
CLOCK_50 => HDD_rec[9][5].CLK
CLOCK_50 => HDD_rec[9][6].CLK
CLOCK_50 => HDD_rec[9][7].CLK
CLOCK_50 => HDD_rec[8][0].CLK
CLOCK_50 => HDD_rec[8][1].CLK
CLOCK_50 => HDD_rec[8][2].CLK
CLOCK_50 => HDD_rec[8][3].CLK
CLOCK_50 => HDD_rec[8][4].CLK
CLOCK_50 => HDD_rec[8][5].CLK
CLOCK_50 => HDD_rec[8][6].CLK
CLOCK_50 => HDD_rec[8][7].CLK
CLOCK_50 => HDD_rec[7][0].CLK
CLOCK_50 => HDD_rec[7][1].CLK
CLOCK_50 => HDD_rec[7][2].CLK
CLOCK_50 => HDD_rec[7][3].CLK
CLOCK_50 => HDD_rec[7][4].CLK
CLOCK_50 => HDD_rec[7][5].CLK
CLOCK_50 => HDD_rec[7][6].CLK
CLOCK_50 => HDD_rec[7][7].CLK
CLOCK_50 => HDD_rec[6][0].CLK
CLOCK_50 => HDD_rec[6][1].CLK
CLOCK_50 => HDD_rec[6][2].CLK
CLOCK_50 => HDD_rec[6][3].CLK
CLOCK_50 => HDD_rec[6][4].CLK
CLOCK_50 => HDD_rec[6][5].CLK
CLOCK_50 => HDD_rec[6][6].CLK
CLOCK_50 => HDD_rec[6][7].CLK
CLOCK_50 => HDD_rec[5][0].CLK
CLOCK_50 => HDD_rec[5][1].CLK
CLOCK_50 => HDD_rec[5][2].CLK
CLOCK_50 => HDD_rec[5][3].CLK
CLOCK_50 => HDD_rec[5][4].CLK
CLOCK_50 => HDD_rec[5][5].CLK
CLOCK_50 => HDD_rec[5][6].CLK
CLOCK_50 => HDD_rec[5][7].CLK
CLOCK_50 => HDD_rec[4][0].CLK
CLOCK_50 => HDD_rec[4][1].CLK
CLOCK_50 => HDD_rec[4][2].CLK
CLOCK_50 => HDD_rec[4][3].CLK
CLOCK_50 => HDD_rec[4][4].CLK
CLOCK_50 => HDD_rec[4][5].CLK
CLOCK_50 => HDD_rec[4][6].CLK
CLOCK_50 => HDD_rec[4][7].CLK
CLOCK_50 => HDD_rec[3][0].CLK
CLOCK_50 => HDD_rec[3][1].CLK
CLOCK_50 => HDD_rec[3][2].CLK
CLOCK_50 => HDD_rec[3][3].CLK
CLOCK_50 => HDD_rec[3][4].CLK
CLOCK_50 => HDD_rec[3][5].CLK
CLOCK_50 => HDD_rec[3][6].CLK
CLOCK_50 => HDD_rec[3][7].CLK
CLOCK_50 => HDD_rec[2][0].CLK
CLOCK_50 => HDD_rec[2][1].CLK
CLOCK_50 => HDD_rec[2][2].CLK
CLOCK_50 => HDD_rec[2][3].CLK
CLOCK_50 => HDD_rec[2][4].CLK
CLOCK_50 => HDD_rec[2][5].CLK
CLOCK_50 => HDD_rec[2][6].CLK
CLOCK_50 => HDD_rec[2][7].CLK
CLOCK_50 => HDD_rec[1][0].CLK
CLOCK_50 => HDD_rec[1][1].CLK
CLOCK_50 => HDD_rec[1][2].CLK
CLOCK_50 => HDD_rec[1][3].CLK
CLOCK_50 => HDD_rec[1][4].CLK
CLOCK_50 => HDD_rec[1][5].CLK
CLOCK_50 => HDD_rec[1][6].CLK
CLOCK_50 => HDD_rec[1][7].CLK
CLOCK_50 => HDD_rec[0][0].CLK
CLOCK_50 => HDD_rec[0][1].CLK
CLOCK_50 => HDD_rec[0][2].CLK
CLOCK_50 => HDD_rec[0][3].CLK
CLOCK_50 => HDD_rec[0][4].CLK
CLOCK_50 => HDD_rec[0][5].CLK
CLOCK_50 => HDD_rec[0][6].CLK
CLOCK_50 => HDD_rec[0][7].CLK
CLOCK_50 => tim_std_rec[0].CLK
CLOCK_50 => tim_std_rec[1].CLK
CLOCK_50 => tim_std_rec[2].CLK
CLOCK_50 => tim_std_rec[3].CLK
CLOCK_50 => tim_std_rec[4].CLK
CLOCK_50 => tim_std_rec[5].CLK
CLOCK_50 => tim_std_rec[6].CLK
CLOCK_50 => tim_std_rec[7].CLK
CLOCK_50 => min_std_rec[0].CLK
CLOCK_50 => min_std_rec[1].CLK
CLOCK_50 => min_std_rec[2].CLK
CLOCK_50 => min_std_rec[3].CLK
CLOCK_50 => min_std_rec[4].CLK
CLOCK_50 => min_std_rec[5].CLK
CLOCK_50 => min_std_rec[6].CLK
CLOCK_50 => min_std_rec[7].CLK
CLOCK_50 => sek_std_rec[0].CLK
CLOCK_50 => sek_std_rec[1].CLK
CLOCK_50 => sek_std_rec[2].CLK
CLOCK_50 => sek_std_rec[3].CLK
CLOCK_50 => sek_std_rec[4].CLK
CLOCK_50 => sek_std_rec[5].CLK
CLOCK_50 => sek_std_rec[6].CLK
CLOCK_50 => sek_std_rec[7].CLK
CLOCK_50 => hex_4_5[0].CLK
CLOCK_50 => hex_4_5[1].CLK
CLOCK_50 => hex_4_5[2].CLK
CLOCK_50 => hex_4_5[3].CLK
CLOCK_50 => hex_4_5[4].CLK
CLOCK_50 => hex_4_5[5].CLK
CLOCK_50 => hex_4_5[6].CLK
CLOCK_50 => hex_4_5[7].CLK
CLOCK_50 => hex_2_3[0].CLK
CLOCK_50 => hex_2_3[1].CLK
CLOCK_50 => hex_2_3[2].CLK
CLOCK_50 => hex_2_3[3].CLK
CLOCK_50 => hex_2_3[4].CLK
CLOCK_50 => hex_2_3[5].CLK
CLOCK_50 => hex_2_3[6].CLK
CLOCK_50 => hex_2_3[7].CLK
CLOCK_50 => hex_0_1[0].CLK
CLOCK_50 => hex_0_1[1].CLK
CLOCK_50 => hex_0_1[2].CLK
CLOCK_50 => hex_0_1[3].CLK
CLOCK_50 => hex_0_1[4].CLK
CLOCK_50 => hex_0_1[5].CLK
CLOCK_50 => hex_0_1[6].CLK
CLOCK_50 => hex_0_1[7].CLK
CLOCK_50 => \p_mottaker:prev_mode[0].CLK
CLOCK_50 => \p_mottaker:prev_mode[1].CLK
CLOCK_50 => \p_mottaker:HDD_size[0].CLK
CLOCK_50 => \p_mottaker:HDD_size[1].CLK
CLOCK_50 => \p_mottaker:HDD_size[2].CLK
CLOCK_50 => \p_mottaker:HDD_size[3].CLK
CLOCK_50 => \p_mottaker:HDD_size[4].CLK
CLOCK_50 => \p_mottaker:HDD_size[5].CLK
CLOCK_50 => \p_mottaker:HDD_size[6].CLK
CLOCK_50 => \p_mottaker:HDD_size[7].CLK
CLOCK_50 => \p_mottaker:HDD_size[8].CLK
CLOCK_50 => \p_mottaker:HDD_size[9].CLK
CLOCK_50 => \p_mottaker:HDD_size[10].CLK
CLOCK_50 => \p_mottaker:HDD_size[11].CLK
CLOCK_50 => \p_mottaker:HDD_size[12].CLK
CLOCK_50 => \p_mottaker:HDD_size[13].CLK
CLOCK_50 => \p_mottaker:HDD_size[14].CLK
CLOCK_50 => \p_mottaker:HDD_size[15].CLK
CLOCK_50 => \p_mottaker:HDD_size[16].CLK
CLOCK_50 => \p_mottaker:HDD_size[17].CLK
CLOCK_50 => \p_mottaker:HDD_size[18].CLK
CLOCK_50 => \p_mottaker:HDD_size[19].CLK
CLOCK_50 => \p_mottaker:HDD_size[20].CLK
CLOCK_50 => \p_mottaker:HDD_size[21].CLK
CLOCK_50 => \p_mottaker:HDD_size[22].CLK
CLOCK_50 => \p_mottaker:HDD_size[23].CLK
CLOCK_50 => \p_mottaker:HDD_size[24].CLK
CLOCK_50 => \p_mottaker:HDD_size[25].CLK
CLOCK_50 => \p_mottaker:HDD_size[26].CLK
CLOCK_50 => \p_mottaker:HDD_size[27].CLK
CLOCK_50 => \p_mottaker:HDD_size[28].CLK
CLOCK_50 => \p_mottaker:HDD_size[29].CLK
CLOCK_50 => \p_mottaker:HDD_size[30].CLK
CLOCK_50 => \p_mottaker:HDD_size[31].CLK
CLOCK_50 => \p_mottaker:from_clock.CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[0].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[1].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[2].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[3].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[4].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[5].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[6].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[7].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[8].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[9].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[10].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[11].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[12].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[13].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[14].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[15].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[16].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[17].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[18].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[19].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[20].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[21].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[22].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[23].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[24].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[25].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[26].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[27].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[28].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[29].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[30].CLK
CLOCK_50 => \p_mottaker:HDD_rec_amnt[31].CLK
CLOCK_50 => start_pulse.CLK
CLOCK_50 => data_in[0].CLK
CLOCK_50 => data_in[1].CLK
CLOCK_50 => data_in[2].CLK
CLOCK_50 => data_in[3].CLK
CLOCK_50 => data_in[4].CLK
CLOCK_50 => data_in[5].CLK
CLOCK_50 => data_in[6].CLK
CLOCK_50 => data_in[7].CLK
CLOCK_50 => HDD[15][0].CLK
CLOCK_50 => HDD[15][1].CLK
CLOCK_50 => HDD[15][2].CLK
CLOCK_50 => HDD[15][3].CLK
CLOCK_50 => HDD[15][4].CLK
CLOCK_50 => HDD[15][5].CLK
CLOCK_50 => HDD[15][6].CLK
CLOCK_50 => HDD[15][7].CLK
CLOCK_50 => HDD[14][0].CLK
CLOCK_50 => HDD[14][1].CLK
CLOCK_50 => HDD[14][2].CLK
CLOCK_50 => HDD[14][3].CLK
CLOCK_50 => HDD[14][4].CLK
CLOCK_50 => HDD[14][5].CLK
CLOCK_50 => HDD[14][6].CLK
CLOCK_50 => HDD[14][7].CLK
CLOCK_50 => HDD[13][0].CLK
CLOCK_50 => HDD[13][1].CLK
CLOCK_50 => HDD[13][2].CLK
CLOCK_50 => HDD[13][3].CLK
CLOCK_50 => HDD[13][4].CLK
CLOCK_50 => HDD[13][5].CLK
CLOCK_50 => HDD[13][6].CLK
CLOCK_50 => HDD[13][7].CLK
CLOCK_50 => HDD[12][0].CLK
CLOCK_50 => HDD[12][1].CLK
CLOCK_50 => HDD[12][2].CLK
CLOCK_50 => HDD[12][3].CLK
CLOCK_50 => HDD[12][4].CLK
CLOCK_50 => HDD[12][5].CLK
CLOCK_50 => HDD[12][6].CLK
CLOCK_50 => HDD[12][7].CLK
CLOCK_50 => HDD[11][0].CLK
CLOCK_50 => HDD[11][1].CLK
CLOCK_50 => HDD[11][2].CLK
CLOCK_50 => HDD[11][3].CLK
CLOCK_50 => HDD[11][4].CLK
CLOCK_50 => HDD[11][5].CLK
CLOCK_50 => HDD[11][6].CLK
CLOCK_50 => HDD[11][7].CLK
CLOCK_50 => HDD[10][0].CLK
CLOCK_50 => HDD[10][1].CLK
CLOCK_50 => HDD[10][2].CLK
CLOCK_50 => HDD[10][3].CLK
CLOCK_50 => HDD[10][4].CLK
CLOCK_50 => HDD[10][5].CLK
CLOCK_50 => HDD[10][6].CLK
CLOCK_50 => HDD[10][7].CLK
CLOCK_50 => HDD[9][0].CLK
CLOCK_50 => HDD[9][1].CLK
CLOCK_50 => HDD[9][2].CLK
CLOCK_50 => HDD[9][3].CLK
CLOCK_50 => HDD[9][4].CLK
CLOCK_50 => HDD[9][5].CLK
CLOCK_50 => HDD[9][6].CLK
CLOCK_50 => HDD[9][7].CLK
CLOCK_50 => HDD[8][0].CLK
CLOCK_50 => HDD[8][1].CLK
CLOCK_50 => HDD[8][2].CLK
CLOCK_50 => HDD[8][3].CLK
CLOCK_50 => HDD[8][4].CLK
CLOCK_50 => HDD[8][5].CLK
CLOCK_50 => HDD[8][6].CLK
CLOCK_50 => HDD[8][7].CLK
CLOCK_50 => HDD[7][0].CLK
CLOCK_50 => HDD[7][1].CLK
CLOCK_50 => HDD[7][2].CLK
CLOCK_50 => HDD[7][3].CLK
CLOCK_50 => HDD[7][4].CLK
CLOCK_50 => HDD[7][5].CLK
CLOCK_50 => HDD[7][6].CLK
CLOCK_50 => HDD[7][7].CLK
CLOCK_50 => HDD[6][0].CLK
CLOCK_50 => HDD[6][1].CLK
CLOCK_50 => HDD[6][2].CLK
CLOCK_50 => HDD[6][3].CLK
CLOCK_50 => HDD[6][4].CLK
CLOCK_50 => HDD[6][5].CLK
CLOCK_50 => HDD[6][6].CLK
CLOCK_50 => HDD[6][7].CLK
CLOCK_50 => HDD[5][0].CLK
CLOCK_50 => HDD[5][1].CLK
CLOCK_50 => HDD[5][2].CLK
CLOCK_50 => HDD[5][3].CLK
CLOCK_50 => HDD[5][4].CLK
CLOCK_50 => HDD[5][5].CLK
CLOCK_50 => HDD[5][6].CLK
CLOCK_50 => HDD[5][7].CLK
CLOCK_50 => HDD[4][0].CLK
CLOCK_50 => HDD[4][1].CLK
CLOCK_50 => HDD[4][2].CLK
CLOCK_50 => HDD[4][3].CLK
CLOCK_50 => HDD[4][4].CLK
CLOCK_50 => HDD[4][5].CLK
CLOCK_50 => HDD[4][6].CLK
CLOCK_50 => HDD[4][7].CLK
CLOCK_50 => HDD[3][0].CLK
CLOCK_50 => HDD[3][1].CLK
CLOCK_50 => HDD[3][2].CLK
CLOCK_50 => HDD[3][3].CLK
CLOCK_50 => HDD[3][4].CLK
CLOCK_50 => HDD[3][5].CLK
CLOCK_50 => HDD[3][6].CLK
CLOCK_50 => HDD[3][7].CLK
CLOCK_50 => HDD[2][0].CLK
CLOCK_50 => HDD[2][1].CLK
CLOCK_50 => HDD[2][2].CLK
CLOCK_50 => HDD[2][3].CLK
CLOCK_50 => HDD[2][4].CLK
CLOCK_50 => HDD[2][5].CLK
CLOCK_50 => HDD[2][6].CLK
CLOCK_50 => HDD[2][7].CLK
CLOCK_50 => HDD[1][0].CLK
CLOCK_50 => HDD[1][1].CLK
CLOCK_50 => HDD[1][2].CLK
CLOCK_50 => HDD[1][3].CLK
CLOCK_50 => HDD[1][4].CLK
CLOCK_50 => HDD[1][5].CLK
CLOCK_50 => HDD[1][6].CLK
CLOCK_50 => HDD[1][7].CLK
CLOCK_50 => HDD[0][0].CLK
CLOCK_50 => HDD[0][1].CLK
CLOCK_50 => HDD[0][2].CLK
CLOCK_50 => HDD[0][3].CLK
CLOCK_50 => HDD[0][4].CLK
CLOCK_50 => HDD[0][5].CLK
CLOCK_50 => HDD[0][6].CLK
CLOCK_50 => HDD[0][7].CLK
CLOCK_50 => HDD_send[15][0].CLK
CLOCK_50 => HDD_send[15][1].CLK
CLOCK_50 => HDD_send[15][2].CLK
CLOCK_50 => HDD_send[15][3].CLK
CLOCK_50 => HDD_send[15][4].CLK
CLOCK_50 => HDD_send[15][5].CLK
CLOCK_50 => HDD_send[15][6].CLK
CLOCK_50 => HDD_send[15][7].CLK
CLOCK_50 => HDD_send[14][0].CLK
CLOCK_50 => HDD_send[14][1].CLK
CLOCK_50 => HDD_send[14][2].CLK
CLOCK_50 => HDD_send[14][3].CLK
CLOCK_50 => HDD_send[14][4].CLK
CLOCK_50 => HDD_send[14][5].CLK
CLOCK_50 => HDD_send[14][6].CLK
CLOCK_50 => HDD_send[14][7].CLK
CLOCK_50 => HDD_send[13][0].CLK
CLOCK_50 => HDD_send[13][1].CLK
CLOCK_50 => HDD_send[13][2].CLK
CLOCK_50 => HDD_send[13][3].CLK
CLOCK_50 => HDD_send[13][4].CLK
CLOCK_50 => HDD_send[13][5].CLK
CLOCK_50 => HDD_send[13][6].CLK
CLOCK_50 => HDD_send[13][7].CLK
CLOCK_50 => HDD_send[12][0].CLK
CLOCK_50 => HDD_send[12][1].CLK
CLOCK_50 => HDD_send[12][2].CLK
CLOCK_50 => HDD_send[12][3].CLK
CLOCK_50 => HDD_send[12][4].CLK
CLOCK_50 => HDD_send[12][5].CLK
CLOCK_50 => HDD_send[12][6].CLK
CLOCK_50 => HDD_send[12][7].CLK
CLOCK_50 => HDD_send[11][0].CLK
CLOCK_50 => HDD_send[11][1].CLK
CLOCK_50 => HDD_send[11][2].CLK
CLOCK_50 => HDD_send[11][3].CLK
CLOCK_50 => HDD_send[11][4].CLK
CLOCK_50 => HDD_send[11][5].CLK
CLOCK_50 => HDD_send[11][6].CLK
CLOCK_50 => HDD_send[11][7].CLK
CLOCK_50 => HDD_send[10][0].CLK
CLOCK_50 => HDD_send[10][1].CLK
CLOCK_50 => HDD_send[10][2].CLK
CLOCK_50 => HDD_send[10][3].CLK
CLOCK_50 => HDD_send[10][4].CLK
CLOCK_50 => HDD_send[10][5].CLK
CLOCK_50 => HDD_send[10][6].CLK
CLOCK_50 => HDD_send[10][7].CLK
CLOCK_50 => HDD_send[9][0].CLK
CLOCK_50 => HDD_send[9][1].CLK
CLOCK_50 => HDD_send[9][2].CLK
CLOCK_50 => HDD_send[9][3].CLK
CLOCK_50 => HDD_send[9][4].CLK
CLOCK_50 => HDD_send[9][5].CLK
CLOCK_50 => HDD_send[9][6].CLK
CLOCK_50 => HDD_send[9][7].CLK
CLOCK_50 => HDD_send[8][0].CLK
CLOCK_50 => HDD_send[8][1].CLK
CLOCK_50 => HDD_send[8][2].CLK
CLOCK_50 => HDD_send[8][3].CLK
CLOCK_50 => HDD_send[8][4].CLK
CLOCK_50 => HDD_send[8][5].CLK
CLOCK_50 => HDD_send[8][6].CLK
CLOCK_50 => HDD_send[8][7].CLK
CLOCK_50 => HDD_send[7][0].CLK
CLOCK_50 => HDD_send[7][1].CLK
CLOCK_50 => HDD_send[7][2].CLK
CLOCK_50 => HDD_send[7][3].CLK
CLOCK_50 => HDD_send[7][4].CLK
CLOCK_50 => HDD_send[7][5].CLK
CLOCK_50 => HDD_send[7][6].CLK
CLOCK_50 => HDD_send[7][7].CLK
CLOCK_50 => HDD_send[6][0].CLK
CLOCK_50 => HDD_send[6][1].CLK
CLOCK_50 => HDD_send[6][2].CLK
CLOCK_50 => HDD_send[6][3].CLK
CLOCK_50 => HDD_send[6][4].CLK
CLOCK_50 => HDD_send[6][5].CLK
CLOCK_50 => HDD_send[6][6].CLK
CLOCK_50 => HDD_send[6][7].CLK
CLOCK_50 => HDD_send[5][0].CLK
CLOCK_50 => HDD_send[5][1].CLK
CLOCK_50 => HDD_send[5][2].CLK
CLOCK_50 => HDD_send[5][3].CLK
CLOCK_50 => HDD_send[5][4].CLK
CLOCK_50 => HDD_send[5][5].CLK
CLOCK_50 => HDD_send[5][6].CLK
CLOCK_50 => HDD_send[5][7].CLK
CLOCK_50 => HDD_send[4][0].CLK
CLOCK_50 => HDD_send[4][1].CLK
CLOCK_50 => HDD_send[4][2].CLK
CLOCK_50 => HDD_send[4][3].CLK
CLOCK_50 => HDD_send[4][4].CLK
CLOCK_50 => HDD_send[4][5].CLK
CLOCK_50 => HDD_send[4][6].CLK
CLOCK_50 => HDD_send[4][7].CLK
CLOCK_50 => HDD_send[3][0].CLK
CLOCK_50 => HDD_send[3][1].CLK
CLOCK_50 => HDD_send[3][2].CLK
CLOCK_50 => HDD_send[3][3].CLK
CLOCK_50 => HDD_send[3][4].CLK
CLOCK_50 => HDD_send[3][5].CLK
CLOCK_50 => HDD_send[3][6].CLK
CLOCK_50 => HDD_send[3][7].CLK
CLOCK_50 => HDD_send[2][0].CLK
CLOCK_50 => HDD_send[2][1].CLK
CLOCK_50 => HDD_send[2][2].CLK
CLOCK_50 => HDD_send[2][3].CLK
CLOCK_50 => HDD_send[2][4].CLK
CLOCK_50 => HDD_send[2][5].CLK
CLOCK_50 => HDD_send[2][6].CLK
CLOCK_50 => HDD_send[2][7].CLK
CLOCK_50 => HDD_send[1][0].CLK
CLOCK_50 => HDD_send[1][1].CLK
CLOCK_50 => HDD_send[1][2].CLK
CLOCK_50 => HDD_send[1][3].CLK
CLOCK_50 => HDD_send[1][4].CLK
CLOCK_50 => HDD_send[1][5].CLK
CLOCK_50 => HDD_send[1][6].CLK
CLOCK_50 => HDD_send[1][7].CLK
CLOCK_50 => HDD_send[0][0].CLK
CLOCK_50 => HDD_send[0][1].CLK
CLOCK_50 => HDD_send[0][2].CLK
CLOCK_50 => HDD_send[0][3].CLK
CLOCK_50 => HDD_send[0][4].CLK
CLOCK_50 => HDD_send[0][5].CLK
CLOCK_50 => HDD_send[0][6].CLK
CLOCK_50 => HDD_send[0][7].CLK
CLOCK_50 => \p_sender:prev_mode[0].CLK
CLOCK_50 => \p_sender:prev_mode[1].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[0].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[1].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[2].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[3].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[4].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[5].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[6].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[7].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[8].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[9].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[10].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[11].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[12].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[13].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[14].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[15].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[16].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[17].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[18].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[19].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[20].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[21].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[22].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[23].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[24].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[25].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[26].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[27].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[28].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[29].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[30].CLK
CLOCK_50 => \p_sender:count_tx_ready_lcd_rec[31].CLK
CLOCK_50 => \p_sender:count_HDD[0].CLK
CLOCK_50 => \p_sender:count_HDD[1].CLK
CLOCK_50 => \p_sender:count_HDD[2].CLK
CLOCK_50 => \p_sender:count_HDD[3].CLK
CLOCK_50 => \p_sender:count_HDD[4].CLK
CLOCK_50 => \p_sender:count_HDD[5].CLK
CLOCK_50 => \p_sender:count_HDD[6].CLK
CLOCK_50 => \p_sender:count_HDD[7].CLK
CLOCK_50 => \p_sender:count_HDD[8].CLK
CLOCK_50 => \p_sender:count_HDD[9].CLK
CLOCK_50 => \p_sender:count_HDD[10].CLK
CLOCK_50 => \p_sender:count_HDD[11].CLK
CLOCK_50 => \p_sender:count_HDD[12].CLK
CLOCK_50 => \p_sender:count_HDD[13].CLK
CLOCK_50 => \p_sender:count_HDD[14].CLK
CLOCK_50 => \p_sender:count_HDD[15].CLK
CLOCK_50 => \p_sender:count_HDD[16].CLK
CLOCK_50 => \p_sender:count_HDD[17].CLK
CLOCK_50 => \p_sender:count_HDD[18].CLK
CLOCK_50 => \p_sender:count_HDD[19].CLK
CLOCK_50 => \p_sender:count_HDD[20].CLK
CLOCK_50 => \p_sender:count_HDD[21].CLK
CLOCK_50 => \p_sender:count_HDD[22].CLK
CLOCK_50 => \p_sender:count_HDD[23].CLK
CLOCK_50 => \p_sender:count_HDD[24].CLK
CLOCK_50 => \p_sender:count_HDD[25].CLK
CLOCK_50 => \p_sender:count_HDD[26].CLK
CLOCK_50 => \p_sender:count_HDD[27].CLK
CLOCK_50 => \p_sender:count_HDD[28].CLK
CLOCK_50 => \p_sender:count_HDD[29].CLK
CLOCK_50 => \p_sender:count_HDD[30].CLK
CLOCK_50 => \p_sender:count_HDD[31].CLK
CLOCK_50 => \p_sender:count_tx_ready[0].CLK
CLOCK_50 => \p_sender:count_tx_ready[1].CLK
CLOCK_50 => \p_sender:count_tx_ready[2].CLK
CLOCK_50 => \p_sender:count_tx_ready[3].CLK
CLOCK_50 => \p_sender:count_tx_ready[4].CLK
CLOCK_50 => \p_sender:count_tx_ready[5].CLK
CLOCK_50 => \p_sender:count_tx_ready[6].CLK
CLOCK_50 => \p_sender:count_tx_ready[7].CLK
CLOCK_50 => \p_sender:count_tx_ready[8].CLK
CLOCK_50 => \p_sender:count_tx_ready[9].CLK
CLOCK_50 => \p_sender:count_tx_ready[10].CLK
CLOCK_50 => \p_sender:count_tx_ready[11].CLK
CLOCK_50 => \p_sender:count_tx_ready[12].CLK
CLOCK_50 => \p_sender:count_tx_ready[13].CLK
CLOCK_50 => \p_sender:count_tx_ready[14].CLK
CLOCK_50 => \p_sender:count_tx_ready[15].CLK
CLOCK_50 => \p_sender:count_tx_ready[16].CLK
CLOCK_50 => \p_sender:count_tx_ready[17].CLK
CLOCK_50 => \p_sender:count_tx_ready[18].CLK
CLOCK_50 => \p_sender:count_tx_ready[19].CLK
CLOCK_50 => \p_sender:count_tx_ready[20].CLK
CLOCK_50 => \p_sender:count_tx_ready[21].CLK
CLOCK_50 => \p_sender:count_tx_ready[22].CLK
CLOCK_50 => \p_sender:count_tx_ready[23].CLK
CLOCK_50 => \p_sender:count_tx_ready[24].CLK
CLOCK_50 => \p_sender:count_tx_ready[25].CLK
CLOCK_50 => \p_sender:count_tx_ready[26].CLK
CLOCK_50 => \p_sender:count_tx_ready[27].CLK
CLOCK_50 => \p_sender:count_tx_ready[28].CLK
CLOCK_50 => \p_sender:count_tx_ready[29].CLK
CLOCK_50 => \p_sender:count_tx_ready[30].CLK
CLOCK_50 => \p_sender:count_tx_ready[31].CLK
CLOCK_50 => mottaker:mottaker_inst.clk
CLOCK_50 => antiprell:c_start_pulse_antiprell.clk
CLOCK_50 => antiprell:c_space.clk
CLOCK_50 => antiprell:c_backspace.clk
CLOCK_50 => antiprell_sw:antiprell_mode_bit_0.clk
CLOCK_50 => antiprell_sw:antiprell_mode_bit_1.clk
CLOCK_50 => reset_synchronizer:reset_synchronizer_inst.clk
CLOCK_50 => clock:clock_inst.clk
CLOCK_50 => LCD_Display:LCD_Display_inst.clk_48Mhz
CLOCK_50 => positiv_flankedetektor:data_valid_out_positiv_flankedetektor_inst.CLOCK_50
CLOCK_50 => positiv_flankedetektor:tx_ready_positiv_flankedetektor_inst.CLOCK_50
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD_send.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => HDD.DATAB
SW[0] => Mux29.IN2
SW[0] => ROM_7_seg:tall6.adresse[0]
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD_send.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => HDD.DATAB
SW[1] => Mux28.IN2
SW[1] => ROM_7_seg:tall6.adresse[1]
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD_send.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => HDD.DATAB
SW[2] => Mux27.IN2
SW[2] => ROM_7_seg:tall6.adresse[2]
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD_send.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => HDD.DATAB
SW[3] => Mux26.IN2
SW[3] => ROM_7_seg:tall6.adresse[3]
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD_send.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => HDD.DATAB
SW[4] => Mux25.IN2
SW[4] => ROM_7_seg:tall7.adresse[0]
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD_send.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => HDD.DATAB
SW[5] => Mux24.IN2
SW[5] => ROM_7_seg:tall7.adresse[1]
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD_send.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => HDD.DATAB
SW[6] => Mux23.IN2
SW[6] => ROM_7_seg:tall7.adresse[2]
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD_send.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => HDD.DATAB
SW[7] => Mux22.IN2
SW[7] => ROM_7_seg:tall7.adresse[3]
SW[8] => setting_bits[0].DATAA
SW[9] => setting_bits[1].DATAA
SW[10] => sender:sender_inst.setting_bits[2]
SW[10] => mottaker:mottaker_inst.setting_bits[2]
SW[11] => sender:sender_inst.setting_bits[3]
SW[11] => mottaker:mottaker_inst.setting_bits[3]
SW[12] => sender:sender_inst.setting_bits[4]
SW[12] => mottaker:mottaker_inst.setting_bits[4]
SW[13] => Mux0.IN10
SW[13] => Mux1.IN10
SW[13] => Mux2.IN5
SW[13] => Mux3.IN5
SW[13] => Mux4.IN10
SW[13] => Mux5.IN10
SW[13] => Mux6.IN10
SW[13] => Mux7.IN10
SW[13] => Mux8.IN10
SW[13] => Mux9.IN10
SW[13] => Mux10.IN10
SW[13] => Mux11.IN10
SW[13] => Mux12.IN10
SW[13] => Mux13.IN10
SW[14] => Mux0.IN9
SW[14] => Mux1.IN9
SW[14] => Mux4.IN9
SW[14] => Mux5.IN9
SW[14] => Mux6.IN9
SW[14] => Mux7.IN9
SW[14] => Mux8.IN9
SW[14] => Mux9.IN9
SW[14] => Mux10.IN9
SW[14] => Mux11.IN9
SW[14] => Mux12.IN9
SW[14] => Mux13.IN9
SW[15] => Mux0.IN8
SW[15] => Mux1.IN8
SW[15] => Mux2.IN4
SW[15] => Mux3.IN4
SW[15] => Mux4.IN8
SW[15] => Mux5.IN8
SW[15] => Mux6.IN8
SW[15] => Mux7.IN8
SW[15] => Mux8.IN8
SW[15] => Mux9.IN8
SW[15] => Mux10.IN8
SW[15] => Mux11.IN8
SW[15] => Mux12.IN8
SW[15] => Mux13.IN8
SW[16] => antiprell_sw:antiprell_mode_bit_0.input
SW[17] => antiprell_sw:antiprell_mode_bit_1.input
KEY[0] => antiprell:c_start_pulse_antiprell.input
KEY[1] => antiprell:c_space.input
KEY[1] => clock:clock_inst.rate_down
KEY[2] => antiprell:c_backspace.input
KEY[2] => clock:clock_inst.rate_up
KEY[3] => reset_synchronizer:reset_synchronizer_inst.reset_key3
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= reset_synchronizer:reset_synchronizer_inst.reset_clk
LEDR[15] <= sender:sender_inst.tx_ready
LEDR[16] <= mottaker:mottaker_inst.data_valid_out
LEDR[17] <= mottaker:mottaker_inst.error
LEDG[0] <= mottaker:mottaker_inst.data_out[0]
LEDG[1] <= mottaker:mottaker_inst.data_out[1]
LEDG[2] <= mottaker:mottaker_inst.data_out[2]
LEDG[3] <= mottaker:mottaker_inst.data_out[3]
LEDG[4] <= mottaker:mottaker_inst.data_out[4]
LEDG[5] <= mottaker:mottaker_inst.data_out[5]
LEDG[6] <= mottaker:mottaker_inst.data_out[6]
LEDG[7] <= mottaker:mottaker_inst.data_out[7]
LEDG[8] <= sender:sender_inst.tx_ready
HEX0[0] <= ROM_7_seg:tall0.HEX[0]
HEX0[1] <= ROM_7_seg:tall0.HEX[1]
HEX0[2] <= ROM_7_seg:tall0.HEX[2]
HEX0[3] <= ROM_7_seg:tall0.HEX[3]
HEX0[4] <= ROM_7_seg:tall0.HEX[4]
HEX0[5] <= ROM_7_seg:tall0.HEX[5]
HEX0[6] <= ROM_7_seg:tall0.HEX[6]
HEX1[0] <= ROM_7_seg:tall1.HEX[0]
HEX1[1] <= ROM_7_seg:tall1.HEX[1]
HEX1[2] <= ROM_7_seg:tall1.HEX[2]
HEX1[3] <= ROM_7_seg:tall1.HEX[3]
HEX1[4] <= ROM_7_seg:tall1.HEX[4]
HEX1[5] <= ROM_7_seg:tall1.HEX[5]
HEX1[6] <= ROM_7_seg:tall1.HEX[6]
HEX2[0] <= ROM_7_seg:tall2.HEX[0]
HEX2[1] <= ROM_7_seg:tall2.HEX[1]
HEX2[2] <= ROM_7_seg:tall2.HEX[2]
HEX2[3] <= ROM_7_seg:tall2.HEX[3]
HEX2[4] <= ROM_7_seg:tall2.HEX[4]
HEX2[5] <= ROM_7_seg:tall2.HEX[5]
HEX2[6] <= ROM_7_seg:tall2.HEX[6]
HEX3[0] <= ROM_7_seg:tall3.HEX[0]
HEX3[1] <= ROM_7_seg:tall3.HEX[1]
HEX3[2] <= ROM_7_seg:tall3.HEX[2]
HEX3[3] <= ROM_7_seg:tall3.HEX[3]
HEX3[4] <= ROM_7_seg:tall3.HEX[4]
HEX3[5] <= ROM_7_seg:tall3.HEX[5]
HEX3[6] <= ROM_7_seg:tall3.HEX[6]
HEX4[0] <= ROM_7_seg:tall4.HEX[0]
HEX4[1] <= ROM_7_seg:tall4.HEX[1]
HEX4[2] <= ROM_7_seg:tall4.HEX[2]
HEX4[3] <= ROM_7_seg:tall4.HEX[3]
HEX4[4] <= ROM_7_seg:tall4.HEX[4]
HEX4[5] <= ROM_7_seg:tall4.HEX[5]
HEX4[6] <= ROM_7_seg:tall4.HEX[6]
HEX5[0] <= ROM_7_seg:tall5.HEX[0]
HEX5[1] <= ROM_7_seg:tall5.HEX[1]
HEX5[2] <= ROM_7_seg:tall5.HEX[2]
HEX5[3] <= ROM_7_seg:tall5.HEX[3]
HEX5[4] <= ROM_7_seg:tall5.HEX[4]
HEX5[5] <= ROM_7_seg:tall5.HEX[5]
HEX5[6] <= ROM_7_seg:tall5.HEX[6]
HEX6[0] <= ROM_7_seg:tall6.HEX[0]
HEX6[1] <= ROM_7_seg:tall6.HEX[1]
HEX6[2] <= ROM_7_seg:tall6.HEX[2]
HEX6[3] <= ROM_7_seg:tall6.HEX[3]
HEX6[4] <= ROM_7_seg:tall6.HEX[4]
HEX6[5] <= ROM_7_seg:tall6.HEX[5]
HEX6[6] <= ROM_7_seg:tall6.HEX[6]
HEX7[0] <= ROM_7_seg:tall7.HEX[0]
HEX7[1] <= ROM_7_seg:tall7.HEX[1]
HEX7[2] <= ROM_7_seg:tall7.HEX[2]
HEX7[3] <= ROM_7_seg:tall7.HEX[3]
HEX7[4] <= ROM_7_seg:tall7.HEX[4]
HEX7[5] <= ROM_7_seg:tall7.HEX[5]
HEX7[6] <= ROM_7_seg:tall7.HEX[6]
EX_IO[0] <> EX_IO[0]
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> EX_IO[6]
LCD_RS <= LCD_Display:LCD_Display_inst.LCD_RS
LCD_EN <= LCD_Display:LCD_Display_inst.LCD_E
LCD_RW <= LCD_Display:LCD_Display_inst.LCD_RW
LCD_DATA[0] <> LCD_Display:LCD_Display_inst.DATA_BUS[0]
LCD_DATA[1] <> LCD_Display:LCD_Display_inst.DATA_BUS[1]
LCD_DATA[2] <> LCD_Display:LCD_Display_inst.DATA_BUS[2]
LCD_DATA[3] <> LCD_Display:LCD_Display_inst.DATA_BUS[3]
LCD_DATA[4] <> LCD_Display:LCD_Display_inst.DATA_BUS[4]
LCD_DATA[5] <> LCD_Display:LCD_Display_inst.DATA_BUS[5]
LCD_DATA[6] <> LCD_Display:LCD_Display_inst.DATA_BUS[6]
LCD_DATA[7] <> LCD_Display:LCD_Display_inst.DATA_BUS[7]


|RS_232C_JJK|sender:sender_inst
clk => baud_gen:baud_gen_inst.CLOCK_50
clk => shift_register[0].CLK
clk => shift_register[1].CLK
clk => shift_register[2].CLK
clk => shift_register[3].CLK
clk => shift_register[4].CLK
clk => shift_register[5].CLK
clk => shift_register[6].CLK
clk => shift_register[7].CLK
clk => stop_bit_amnt[0].CLK
clk => stop_bit_amnt[1].CLK
clk => stop_bit_amnt[2].CLK
clk => stop_bit_amnt[3].CLK
clk => stop_bit_amnt[4].CLK
clk => stop_bit_amnt[5].CLK
clk => stop_bit_amnt[6].CLK
clk => stop_bit_amnt[7].CLK
clk => stop_bit_amnt[8].CLK
clk => stop_bit_amnt[9].CLK
clk => stop_bit_amnt[10].CLK
clk => stop_bit_amnt[11].CLK
clk => stop_bit_amnt[12].CLK
clk => stop_bit_amnt[13].CLK
clk => stop_bit_amnt[14].CLK
clk => stop_bit_amnt[15].CLK
clk => stop_bit_amnt[16].CLK
clk => stop_bit_amnt[17].CLK
clk => stop_bit_amnt[18].CLK
clk => stop_bit_amnt[19].CLK
clk => stop_bit_amnt[20].CLK
clk => stop_bit_amnt[21].CLK
clk => stop_bit_amnt[22].CLK
clk => stop_bit_amnt[23].CLK
clk => stop_bit_amnt[24].CLK
clk => stop_bit_amnt[25].CLK
clk => stop_bit_amnt[26].CLK
clk => stop_bit_amnt[27].CLK
clk => stop_bit_amnt[28].CLK
clk => stop_bit_amnt[29].CLK
clk => stop_bit_amnt[30].CLK
clk => stop_bit_amnt[31].CLK
clk => parity_mode[0].CLK
clk => parity_mode[1].CLK
clk => msg_bit_size[0].CLK
clk => msg_bit_size[1].CLK
clk => msg_bit_size[2].CLK
clk => msg_bit_size[3].CLK
clk => msg_bit_size[4].CLK
clk => msg_bit_size[5].CLK
clk => msg_bit_size[6].CLK
clk => msg_bit_size[7].CLK
clk => msg_bit_size[8].CLK
clk => msg_bit_size[9].CLK
clk => msg_bit_size[10].CLK
clk => msg_bit_size[11].CLK
clk => msg_bit_size[12].CLK
clk => msg_bit_size[13].CLK
clk => msg_bit_size[14].CLK
clk => msg_bit_size[15].CLK
clk => msg_bit_size[16].CLK
clk => msg_bit_size[17].CLK
clk => msg_bit_size[18].CLK
clk => msg_bit_size[19].CLK
clk => msg_bit_size[20].CLK
clk => msg_bit_size[21].CLK
clk => msg_bit_size[22].CLK
clk => msg_bit_size[23].CLK
clk => msg_bit_size[24].CLK
clk => msg_bit_size[25].CLK
clk => msg_bit_size[26].CLK
clk => msg_bit_size[27].CLK
clk => msg_bit_size[28].CLK
clk => msg_bit_size[29].CLK
clk => msg_bit_size[30].CLK
clk => msg_bit_size[31].CLK
clk => parity_bit.CLK
clk => rst_baud_en.CLK
clk => tx_ready~reg0.CLK
clk => data_out~reg0.CLK
clk => \p_sender:count_stop_bit[0].CLK
clk => \p_sender:count_stop_bit[1].CLK
clk => \p_sender:count[0].CLK
clk => \p_sender:count[1].CLK
clk => \p_sender:count[2].CLK
clk => \p_sender:count[3].CLK
clk => state~7.DATAIN
rst_n => Selector8.IN2
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => stop_bit_amnt[2].ENA
rst_n => stop_bit_amnt[1].ENA
rst_n => stop_bit_amnt[0].ENA
rst_n => shift_register[7].ENA
rst_n => shift_register[6].ENA
rst_n => shift_register[5].ENA
rst_n => shift_register[4].ENA
rst_n => shift_register[3].ENA
rst_n => shift_register[2].ENA
rst_n => shift_register[1].ENA
rst_n => shift_register[0].ENA
rst_n => stop_bit_amnt[3].ENA
rst_n => stop_bit_amnt[4].ENA
rst_n => stop_bit_amnt[5].ENA
rst_n => stop_bit_amnt[6].ENA
rst_n => stop_bit_amnt[7].ENA
rst_n => stop_bit_amnt[8].ENA
rst_n => stop_bit_amnt[9].ENA
rst_n => stop_bit_amnt[10].ENA
rst_n => stop_bit_amnt[11].ENA
rst_n => stop_bit_amnt[12].ENA
rst_n => stop_bit_amnt[13].ENA
rst_n => stop_bit_amnt[14].ENA
rst_n => stop_bit_amnt[15].ENA
rst_n => stop_bit_amnt[16].ENA
rst_n => stop_bit_amnt[17].ENA
rst_n => stop_bit_amnt[18].ENA
rst_n => stop_bit_amnt[19].ENA
rst_n => stop_bit_amnt[20].ENA
rst_n => stop_bit_amnt[21].ENA
rst_n => stop_bit_amnt[22].ENA
rst_n => stop_bit_amnt[23].ENA
rst_n => stop_bit_amnt[24].ENA
rst_n => stop_bit_amnt[25].ENA
rst_n => stop_bit_amnt[26].ENA
rst_n => stop_bit_amnt[27].ENA
rst_n => stop_bit_amnt[28].ENA
rst_n => stop_bit_amnt[29].ENA
rst_n => stop_bit_amnt[30].ENA
rst_n => stop_bit_amnt[31].ENA
rst_n => parity_mode[0].ENA
rst_n => parity_mode[1].ENA
rst_n => msg_bit_size[0].ENA
rst_n => msg_bit_size[1].ENA
rst_n => msg_bit_size[2].ENA
rst_n => msg_bit_size[3].ENA
rst_n => msg_bit_size[4].ENA
rst_n => msg_bit_size[5].ENA
rst_n => msg_bit_size[6].ENA
rst_n => msg_bit_size[7].ENA
rst_n => msg_bit_size[8].ENA
rst_n => msg_bit_size[9].ENA
rst_n => msg_bit_size[10].ENA
rst_n => msg_bit_size[11].ENA
rst_n => msg_bit_size[12].ENA
rst_n => msg_bit_size[13].ENA
rst_n => msg_bit_size[14].ENA
rst_n => msg_bit_size[15].ENA
rst_n => msg_bit_size[16].ENA
rst_n => msg_bit_size[17].ENA
rst_n => msg_bit_size[18].ENA
rst_n => msg_bit_size[19].ENA
rst_n => msg_bit_size[20].ENA
rst_n => msg_bit_size[21].ENA
rst_n => msg_bit_size[22].ENA
rst_n => msg_bit_size[23].ENA
rst_n => msg_bit_size[24].ENA
rst_n => msg_bit_size[25].ENA
rst_n => msg_bit_size[26].ENA
rst_n => msg_bit_size[27].ENA
rst_n => msg_bit_size[28].ENA
rst_n => msg_bit_size[29].ENA
rst_n => msg_bit_size[30].ENA
rst_n => msg_bit_size[31].ENA
rst_n => parity_bit.ENA
rst_n => rst_baud_en.ENA
rst_n => tx_ready~reg0.ENA
rst_n => data_out~reg0.ENA
rst_n => \p_sender:count_stop_bit[0].ENA
rst_n => \p_sender:count_stop_bit[1].ENA
rst_n => \p_sender:count[0].ENA
rst_n => \p_sender:count[1].ENA
rst_n => \p_sender:count[2].ENA
rst_n => \p_sender:count[3].ENA
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => msg_bit_size.OUTPUTSELECT
start_pulse => parity_mode.OUTPUTSELECT
start_pulse => parity_mode.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => stop_bit_amnt.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => shift_register.OUTPUTSELECT
start_pulse => state.OUTPUTSELECT
start_pulse => state.OUTPUTSELECT
start_pulse => state.OUTPUTSELECT
start_pulse => state.OUTPUTSELECT
start_pulse => state.OUTPUTSELECT
start_pulse => state.OUTPUTSELECT
baud_rate_divider[0] => baud_gen:baud_gen_inst.baud_rate_divider[0]
baud_rate_divider[1] => baud_gen:baud_gen_inst.baud_rate_divider[1]
baud_rate_divider[2] => baud_gen:baud_gen_inst.baud_rate_divider[2]
baud_rate_divider[3] => baud_gen:baud_gen_inst.baud_rate_divider[3]
baud_rate_divider[4] => baud_gen:baud_gen_inst.baud_rate_divider[4]
baud_rate_divider[5] => baud_gen:baud_gen_inst.baud_rate_divider[5]
baud_rate_divider[6] => baud_gen:baud_gen_inst.baud_rate_divider[6]
baud_rate_divider[7] => baud_gen:baud_gen_inst.baud_rate_divider[7]
baud_rate_divider[8] => baud_gen:baud_gen_inst.baud_rate_divider[8]
baud_rate_divider[9] => baud_gen:baud_gen_inst.baud_rate_divider[9]
baud_rate_divider[10] => baud_gen:baud_gen_inst.baud_rate_divider[10]
baud_rate_divider[11] => baud_gen:baud_gen_inst.baud_rate_divider[11]
baud_rate_divider[12] => baud_gen:baud_gen_inst.baud_rate_divider[12]
baud_rate_divider[13] => baud_gen:baud_gen_inst.baud_rate_divider[13]
baud_rate_divider[14] => baud_gen:baud_gen_inst.baud_rate_divider[14]
baud_rate_divider[15] => baud_gen:baud_gen_inst.baud_rate_divider[15]
data_in[0] => shift_register.DATAB
data_in[1] => shift_register.DATAB
data_in[2] => shift_register.DATAB
data_in[3] => shift_register.DATAB
data_in[4] => shift_register.DATAB
data_in[5] => shift_register.DATAB
data_in[6] => shift_register.DATAB
data_in[7] => shift_register.DATAB
setting_bits[0] => msg_bit_size.DATAB
setting_bits[1] => msg_bit_size.DATAB
setting_bits[2] => parity_mode.DATAB
setting_bits[3] => parity_mode.DATAB
setting_bits[4] => Add0.IN2
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|sender:sender_inst|baud_gen:baud_gen_inst
CLOCK_50 => baud_period[0].CLK
CLOCK_50 => baud_period[1].CLK
CLOCK_50 => baud_period[2].CLK
CLOCK_50 => baud_period[3].CLK
CLOCK_50 => baud_period[4].CLK
CLOCK_50 => baud_period[5].CLK
CLOCK_50 => baud_period[6].CLK
CLOCK_50 => baud_period[7].CLK
CLOCK_50 => baud_period[8].CLK
CLOCK_50 => baud_period[9].CLK
CLOCK_50 => baud_period[10].CLK
CLOCK_50 => baud_period[11].CLK
CLOCK_50 => baud_period[12].CLK
CLOCK_50 => baud_period[13].CLK
CLOCK_50 => baud_period[14].CLK
CLOCK_50 => baud_period[15].CLK
CLOCK_50 => baud_period[16].CLK
CLOCK_50 => baud_period[17].CLK
CLOCK_50 => baud_period[18].CLK
CLOCK_50 => baud_period[19].CLK
CLOCK_50 => baud_period[20].CLK
CLOCK_50 => baud_period[21].CLK
CLOCK_50 => baud_period[22].CLK
CLOCK_50 => baud_period[23].CLK
CLOCK_50 => baud_period[24].CLK
CLOCK_50 => baud_period[25].CLK
CLOCK_50 => baud_period[26].CLK
CLOCK_50 => baud_period[27].CLK
CLOCK_50 => baud_period[28].CLK
CLOCK_50 => baud_period[29].CLK
CLOCK_50 => baud_period[30].CLK
CLOCK_50 => baud_period[31].CLK
CLOCK_50 => baud_en~reg0.CLK
CLOCK_50 => \p_baud_gen:count[0].CLK
CLOCK_50 => \p_baud_gen:count[1].CLK
CLOCK_50 => \p_baud_gen:count[2].CLK
CLOCK_50 => \p_baud_gen:count[3].CLK
CLOCK_50 => \p_baud_gen:count[4].CLK
CLOCK_50 => \p_baud_gen:count[5].CLK
CLOCK_50 => \p_baud_gen:count[6].CLK
CLOCK_50 => \p_baud_gen:count[7].CLK
CLOCK_50 => \p_baud_gen:count[8].CLK
CLOCK_50 => \p_baud_gen:count[9].CLK
CLOCK_50 => \p_baud_gen:count[10].CLK
CLOCK_50 => \p_baud_gen:count[11].CLK
CLOCK_50 => \p_baud_gen:count[12].CLK
CLOCK_50 => \p_baud_gen:count[13].CLK
CLOCK_50 => \p_baud_gen:count[14].CLK
CLOCK_50 => \p_baud_gen:count[15].CLK
CLOCK_50 => \p_baud_gen:count[16].CLK
CLOCK_50 => \p_baud_gen:count[17].CLK
CLOCK_50 => \p_baud_gen:count[18].CLK
CLOCK_50 => \p_baud_gen:count[19].CLK
CLOCK_50 => \p_baud_gen:count[20].CLK
CLOCK_50 => \p_baud_gen:count[21].CLK
CLOCK_50 => \p_baud_gen:count[22].CLK
CLOCK_50 => \p_baud_gen:count[23].CLK
CLOCK_50 => \p_baud_gen:count[24].CLK
CLOCK_50 => \p_baud_gen:count[25].CLK
CLOCK_50 => \p_baud_gen:count[26].CLK
CLOCK_50 => \p_baud_gen:count[27].CLK
CLOCK_50 => \p_baud_gen:count[28].CLK
CLOCK_50 => \p_baud_gen:count[29].CLK
CLOCK_50 => \p_baud_gen:count[30].CLK
CLOCK_50 => \p_baud_gen:count[31].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => baud_en.OUTPUTSELECT
rst => baud_period[0].ENA
rst => baud_period[1].ENA
rst => baud_period[2].ENA
rst => baud_period[3].ENA
rst => baud_period[4].ENA
rst => baud_period[5].ENA
rst => baud_period[6].ENA
rst => baud_period[7].ENA
rst => baud_period[8].ENA
rst => baud_period[9].ENA
rst => baud_period[10].ENA
rst => baud_period[11].ENA
rst => baud_period[12].ENA
rst => baud_period[13].ENA
rst => baud_period[14].ENA
rst => baud_period[15].ENA
rst => baud_period[16].ENA
rst => baud_period[17].ENA
rst => baud_period[18].ENA
rst => baud_period[19].ENA
rst => baud_period[20].ENA
rst => baud_period[21].ENA
rst => baud_period[22].ENA
rst => baud_period[23].ENA
rst => baud_period[24].ENA
rst => baud_period[25].ENA
rst => baud_period[26].ENA
rst => baud_period[27].ENA
rst => baud_period[28].ENA
rst => baud_period[29].ENA
rst => baud_period[30].ENA
rst => baud_period[31].ENA
baud_rate_divider[0] => baud_period[0].DATAIN
baud_rate_divider[1] => baud_period[1].DATAIN
baud_rate_divider[2] => baud_period[2].DATAIN
baud_rate_divider[3] => baud_period[3].DATAIN
baud_rate_divider[4] => baud_period[4].DATAIN
baud_rate_divider[5] => baud_period[5].DATAIN
baud_rate_divider[6] => baud_period[6].DATAIN
baud_rate_divider[7] => baud_period[7].DATAIN
baud_rate_divider[8] => baud_period[8].DATAIN
baud_rate_divider[9] => baud_period[9].DATAIN
baud_rate_divider[10] => baud_period[10].DATAIN
baud_rate_divider[11] => baud_period[11].DATAIN
baud_rate_divider[12] => baud_period[12].DATAIN
baud_rate_divider[13] => baud_period[13].DATAIN
baud_rate_divider[14] => baud_period[14].DATAIN
baud_rate_divider[15] => baud_period[15].DATAIN
baud_en <= baud_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|mottaker:mottaker_inst
clk => dff_synk:dff_synk_inst.clk
clk => stop_bit_amnt[0].CLK
clk => stop_bit_amnt[1].CLK
clk => stop_bit_amnt[2].CLK
clk => stop_bit_amnt[3].CLK
clk => stop_bit_amnt[4].CLK
clk => stop_bit_amnt[5].CLK
clk => stop_bit_amnt[6].CLK
clk => stop_bit_amnt[7].CLK
clk => stop_bit_amnt[8].CLK
clk => stop_bit_amnt[9].CLK
clk => stop_bit_amnt[10].CLK
clk => stop_bit_amnt[11].CLK
clk => stop_bit_amnt[12].CLK
clk => stop_bit_amnt[13].CLK
clk => stop_bit_amnt[14].CLK
clk => stop_bit_amnt[15].CLK
clk => stop_bit_amnt[16].CLK
clk => stop_bit_amnt[17].CLK
clk => stop_bit_amnt[18].CLK
clk => stop_bit_amnt[19].CLK
clk => stop_bit_amnt[20].CLK
clk => stop_bit_amnt[21].CLK
clk => stop_bit_amnt[22].CLK
clk => stop_bit_amnt[23].CLK
clk => stop_bit_amnt[24].CLK
clk => stop_bit_amnt[25].CLK
clk => stop_bit_amnt[26].CLK
clk => stop_bit_amnt[27].CLK
clk => stop_bit_amnt[28].CLK
clk => stop_bit_amnt[29].CLK
clk => stop_bit_amnt[30].CLK
clk => stop_bit_amnt[31].CLK
clk => parity_mode[0].CLK
clk => parity_mode[1].CLK
clk => msg_bit_size[0].CLK
clk => msg_bit_size[1].CLK
clk => msg_bit_size[2].CLK
clk => msg_bit_size[3].CLK
clk => msg_bit_size[4].CLK
clk => msg_bit_size[5].CLK
clk => msg_bit_size[6].CLK
clk => msg_bit_size[7].CLK
clk => msg_bit_size[8].CLK
clk => msg_bit_size[9].CLK
clk => msg_bit_size[10].CLK
clk => msg_bit_size[11].CLK
clk => msg_bit_size[12].CLK
clk => msg_bit_size[13].CLK
clk => msg_bit_size[14].CLK
clk => msg_bit_size[15].CLK
clk => msg_bit_size[16].CLK
clk => msg_bit_size[17].CLK
clk => msg_bit_size[18].CLK
clk => msg_bit_size[19].CLK
clk => msg_bit_size[20].CLK
clk => msg_bit_size[21].CLK
clk => msg_bit_size[22].CLK
clk => msg_bit_size[23].CLK
clk => msg_bit_size[24].CLK
clk => msg_bit_size[25].CLK
clk => msg_bit_size[26].CLK
clk => msg_bit_size[27].CLK
clk => msg_bit_size[28].CLK
clk => msg_bit_size[29].CLK
clk => msg_bit_size[30].CLK
clk => msg_bit_size[31].CLK
clk => parity_bit.CLK
clk => rst_baud_en.CLK
clk => shift_register[0].CLK
clk => shift_register[1].CLK
clk => shift_register[2].CLK
clk => shift_register[3].CLK
clk => shift_register[4].CLK
clk => shift_register[5].CLK
clk => shift_register[6].CLK
clk => shift_register[7].CLK
clk => error~reg0.CLK
clk => data_valid_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[0]~en.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[1]~en.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[2]~en.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[3]~en.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[4]~en.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[5]~en.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[6]~en.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[7]~en.CLK
clk => \p_mottaker:count_stop_bit[0].CLK
clk => \p_mottaker:count_stop_bit[1].CLK
clk => \p_mottaker:count[0].CLK
clk => \p_mottaker:count[1].CLK
clk => \p_mottaker:count[2].CLK
clk => \p_mottaker:count[3].CLK
clk => baud_gen:baud_gen_inst.CLOCK_50
clk => negativ_flankedetektor:negativ_flankedetektor_inst.CLOCK_50
clk => state~9.DATAIN
rst_n => Selector14.IN2
rst_n => negativ_flankedetektor:negativ_flankedetektor_inst.rst_n
rst_n => data_valid_out.OUTPUTSELECT
rst_n => error.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => data_out[7].IN0
rst_n => stop_bit_amnt[10].ENA
rst_n => stop_bit_amnt[9].ENA
rst_n => stop_bit_amnt[8].ENA
rst_n => stop_bit_amnt[7].ENA
rst_n => stop_bit_amnt[6].ENA
rst_n => stop_bit_amnt[5].ENA
rst_n => stop_bit_amnt[4].ENA
rst_n => stop_bit_amnt[3].ENA
rst_n => stop_bit_amnt[2].ENA
rst_n => stop_bit_amnt[1].ENA
rst_n => stop_bit_amnt[0].ENA
rst_n => \p_mottaker:count_stop_bit[0].ENA
rst_n => stop_bit_amnt[11].ENA
rst_n => stop_bit_amnt[12].ENA
rst_n => stop_bit_amnt[13].ENA
rst_n => stop_bit_amnt[14].ENA
rst_n => stop_bit_amnt[15].ENA
rst_n => stop_bit_amnt[16].ENA
rst_n => stop_bit_amnt[17].ENA
rst_n => stop_bit_amnt[18].ENA
rst_n => stop_bit_amnt[19].ENA
rst_n => stop_bit_amnt[20].ENA
rst_n => stop_bit_amnt[21].ENA
rst_n => stop_bit_amnt[22].ENA
rst_n => stop_bit_amnt[23].ENA
rst_n => stop_bit_amnt[24].ENA
rst_n => stop_bit_amnt[25].ENA
rst_n => stop_bit_amnt[26].ENA
rst_n => stop_bit_amnt[27].ENA
rst_n => stop_bit_amnt[28].ENA
rst_n => stop_bit_amnt[29].ENA
rst_n => stop_bit_amnt[30].ENA
rst_n => stop_bit_amnt[31].ENA
rst_n => parity_mode[0].ENA
rst_n => parity_mode[1].ENA
rst_n => msg_bit_size[0].ENA
rst_n => msg_bit_size[1].ENA
rst_n => msg_bit_size[2].ENA
rst_n => msg_bit_size[3].ENA
rst_n => msg_bit_size[4].ENA
rst_n => msg_bit_size[5].ENA
rst_n => msg_bit_size[6].ENA
rst_n => msg_bit_size[7].ENA
rst_n => msg_bit_size[8].ENA
rst_n => msg_bit_size[9].ENA
rst_n => msg_bit_size[10].ENA
rst_n => msg_bit_size[11].ENA
rst_n => msg_bit_size[12].ENA
rst_n => msg_bit_size[13].ENA
rst_n => msg_bit_size[14].ENA
rst_n => msg_bit_size[15].ENA
rst_n => msg_bit_size[16].ENA
rst_n => msg_bit_size[17].ENA
rst_n => msg_bit_size[18].ENA
rst_n => msg_bit_size[19].ENA
rst_n => msg_bit_size[20].ENA
rst_n => msg_bit_size[21].ENA
rst_n => msg_bit_size[22].ENA
rst_n => msg_bit_size[23].ENA
rst_n => msg_bit_size[24].ENA
rst_n => msg_bit_size[25].ENA
rst_n => msg_bit_size[26].ENA
rst_n => msg_bit_size[27].ENA
rst_n => msg_bit_size[28].ENA
rst_n => msg_bit_size[29].ENA
rst_n => msg_bit_size[30].ENA
rst_n => msg_bit_size[31].ENA
rst_n => parity_bit.ENA
rst_n => rst_baud_en.ENA
rst_n => shift_register[0].ENA
rst_n => shift_register[1].ENA
rst_n => shift_register[2].ENA
rst_n => shift_register[3].ENA
rst_n => shift_register[4].ENA
rst_n => shift_register[5].ENA
rst_n => shift_register[6].ENA
rst_n => shift_register[7].ENA
rst_n => data_out[0]~en.DATAIN
rst_n => data_out[1]~en.DATAIN
rst_n => data_out[2]~en.DATAIN
rst_n => data_out[3]~en.DATAIN
rst_n => data_out[4]~en.DATAIN
rst_n => data_out[5]~en.DATAIN
rst_n => data_out[6]~en.DATAIN
rst_n => data_out[7]~en.DATAIN
rst_n => \p_mottaker:count_stop_bit[1].ENA
rst_n => \p_mottaker:count[0].ENA
rst_n => \p_mottaker:count[1].ENA
rst_n => \p_mottaker:count[2].ENA
rst_n => \p_mottaker:count[3].ENA
data_in => dff_synk:dff_synk_inst.data_in
data_in => negativ_flankedetektor:negativ_flankedetektor_inst.sig_in
baud_rate_divider[0] => baud_gen:baud_gen_inst.baud_rate_divider[0]
baud_rate_divider[1] => baud_gen:baud_gen_inst.baud_rate_divider[1]
baud_rate_divider[2] => baud_gen:baud_gen_inst.baud_rate_divider[2]
baud_rate_divider[3] => baud_gen:baud_gen_inst.baud_rate_divider[3]
baud_rate_divider[4] => baud_gen:baud_gen_inst.baud_rate_divider[4]
baud_rate_divider[5] => baud_gen:baud_gen_inst.baud_rate_divider[5]
baud_rate_divider[6] => baud_gen:baud_gen_inst.baud_rate_divider[6]
baud_rate_divider[7] => baud_gen:baud_gen_inst.baud_rate_divider[7]
baud_rate_divider[8] => baud_gen:baud_gen_inst.baud_rate_divider[8]
baud_rate_divider[9] => baud_gen:baud_gen_inst.baud_rate_divider[9]
baud_rate_divider[10] => baud_gen:baud_gen_inst.baud_rate_divider[10]
baud_rate_divider[11] => baud_gen:baud_gen_inst.baud_rate_divider[11]
baud_rate_divider[12] => baud_gen:baud_gen_inst.baud_rate_divider[12]
baud_rate_divider[13] => baud_gen:baud_gen_inst.baud_rate_divider[13]
baud_rate_divider[14] => baud_gen:baud_gen_inst.baud_rate_divider[14]
baud_rate_divider[15] => baud_gen:baud_gen_inst.baud_rate_divider[15]
setting_bits[0] => msg_bit_size.DATAB
setting_bits[1] => msg_bit_size.DATAB
setting_bits[2] => parity_mode.DATAB
setting_bits[3] => parity_mode.DATAB
setting_bits[4] => Add0.IN2
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid_out <= data_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|mottaker:mottaker_inst|dff_synk:dff_synk_inst
data_in => dff1.DATAIN
clk => dff2.CLK
clk => dff1.CLK
data_out <= dff2.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|mottaker:mottaker_inst|baud_gen:baud_gen_inst
CLOCK_50 => baud_period[0].CLK
CLOCK_50 => baud_period[1].CLK
CLOCK_50 => baud_period[2].CLK
CLOCK_50 => baud_period[3].CLK
CLOCK_50 => baud_period[4].CLK
CLOCK_50 => baud_period[5].CLK
CLOCK_50 => baud_period[6].CLK
CLOCK_50 => baud_period[7].CLK
CLOCK_50 => baud_period[8].CLK
CLOCK_50 => baud_period[9].CLK
CLOCK_50 => baud_period[10].CLK
CLOCK_50 => baud_period[11].CLK
CLOCK_50 => baud_period[12].CLK
CLOCK_50 => baud_period[13].CLK
CLOCK_50 => baud_period[14].CLK
CLOCK_50 => baud_period[15].CLK
CLOCK_50 => baud_period[16].CLK
CLOCK_50 => baud_period[17].CLK
CLOCK_50 => baud_period[18].CLK
CLOCK_50 => baud_period[19].CLK
CLOCK_50 => baud_period[20].CLK
CLOCK_50 => baud_period[21].CLK
CLOCK_50 => baud_period[22].CLK
CLOCK_50 => baud_period[23].CLK
CLOCK_50 => baud_period[24].CLK
CLOCK_50 => baud_period[25].CLK
CLOCK_50 => baud_period[26].CLK
CLOCK_50 => baud_period[27].CLK
CLOCK_50 => baud_period[28].CLK
CLOCK_50 => baud_period[29].CLK
CLOCK_50 => baud_period[30].CLK
CLOCK_50 => baud_period[31].CLK
CLOCK_50 => baud_en~reg0.CLK
CLOCK_50 => \p_baud_gen:count[0].CLK
CLOCK_50 => \p_baud_gen:count[1].CLK
CLOCK_50 => \p_baud_gen:count[2].CLK
CLOCK_50 => \p_baud_gen:count[3].CLK
CLOCK_50 => \p_baud_gen:count[4].CLK
CLOCK_50 => \p_baud_gen:count[5].CLK
CLOCK_50 => \p_baud_gen:count[6].CLK
CLOCK_50 => \p_baud_gen:count[7].CLK
CLOCK_50 => \p_baud_gen:count[8].CLK
CLOCK_50 => \p_baud_gen:count[9].CLK
CLOCK_50 => \p_baud_gen:count[10].CLK
CLOCK_50 => \p_baud_gen:count[11].CLK
CLOCK_50 => \p_baud_gen:count[12].CLK
CLOCK_50 => \p_baud_gen:count[13].CLK
CLOCK_50 => \p_baud_gen:count[14].CLK
CLOCK_50 => \p_baud_gen:count[15].CLK
CLOCK_50 => \p_baud_gen:count[16].CLK
CLOCK_50 => \p_baud_gen:count[17].CLK
CLOCK_50 => \p_baud_gen:count[18].CLK
CLOCK_50 => \p_baud_gen:count[19].CLK
CLOCK_50 => \p_baud_gen:count[20].CLK
CLOCK_50 => \p_baud_gen:count[21].CLK
CLOCK_50 => \p_baud_gen:count[22].CLK
CLOCK_50 => \p_baud_gen:count[23].CLK
CLOCK_50 => \p_baud_gen:count[24].CLK
CLOCK_50 => \p_baud_gen:count[25].CLK
CLOCK_50 => \p_baud_gen:count[26].CLK
CLOCK_50 => \p_baud_gen:count[27].CLK
CLOCK_50 => \p_baud_gen:count[28].CLK
CLOCK_50 => \p_baud_gen:count[29].CLK
CLOCK_50 => \p_baud_gen:count[30].CLK
CLOCK_50 => \p_baud_gen:count[31].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => baud_en.OUTPUTSELECT
rst => baud_period[8].ENA
rst => baud_period[7].ENA
rst => baud_period[6].ENA
rst => baud_period[5].ENA
rst => baud_period[4].ENA
rst => baud_period[3].ENA
rst => baud_period[2].ENA
rst => baud_period[1].ENA
rst => baud_period[0].ENA
rst => baud_period[9].ENA
rst => baud_period[10].ENA
rst => baud_period[11].ENA
rst => baud_period[12].ENA
rst => baud_period[13].ENA
rst => baud_period[14].ENA
rst => baud_period[15].ENA
rst => baud_period[16].ENA
rst => baud_period[17].ENA
rst => baud_period[18].ENA
rst => baud_period[19].ENA
rst => baud_period[20].ENA
rst => baud_period[21].ENA
rst => baud_period[22].ENA
rst => baud_period[23].ENA
rst => baud_period[24].ENA
rst => baud_period[25].ENA
rst => baud_period[26].ENA
rst => baud_period[27].ENA
rst => baud_period[28].ENA
rst => baud_period[29].ENA
rst => baud_period[30].ENA
rst => baud_period[31].ENA
baud_rate_divider[0] => baud_period[0].DATAIN
baud_rate_divider[1] => baud_period[1].DATAIN
baud_rate_divider[2] => baud_period[2].DATAIN
baud_rate_divider[3] => baud_period[3].DATAIN
baud_rate_divider[4] => baud_period[4].DATAIN
baud_rate_divider[5] => baud_period[5].DATAIN
baud_rate_divider[6] => baud_period[6].DATAIN
baud_rate_divider[7] => baud_period[7].DATAIN
baud_rate_divider[8] => baud_period[8].DATAIN
baud_rate_divider[9] => baud_period[9].DATAIN
baud_rate_divider[10] => baud_period[10].DATAIN
baud_rate_divider[11] => baud_period[11].DATAIN
baud_rate_divider[12] => baud_period[12].DATAIN
baud_rate_divider[13] => baud_period[13].DATAIN
baud_rate_divider[14] => baud_period[14].DATAIN
baud_rate_divider[15] => baud_period[15].DATAIN
baud_en <= baud_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|mottaker:mottaker_inst|negativ_flankedetektor:negativ_flankedetektor_inst
CLOCK_50 => q.CLK
CLOCK_50 => sig_out~reg0.CLK
rst_n => sig_out.OUTPUTSELECT
rst_n => q.OUTPUTSELECT
sig_in => sig_out.OUTPUTSELECT
sig_in => q.DATAA
sig_out <= sig_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|antiprell:c_start_pulse_antiprell
clk => passering~reg0.CLK
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => teller[11].CLK
clk => teller[12].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => passering~reg0.ENA
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => Selector17.IN4
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => Selector16.IN1
passering <= passering~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|antiprell:c_space
clk => passering~reg0.CLK
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => teller[11].CLK
clk => teller[12].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => passering~reg0.ENA
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => Selector17.IN4
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => Selector16.IN1
passering <= passering~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|antiprell:c_backspace
clk => passering~reg0.CLK
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => teller[11].CLK
clk => teller[12].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => passering~reg0.ENA
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => Selector17.IN4
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => Selector16.IN1
passering <= passering~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|antiprell_sw:antiprell_mode_bit_0
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
passering <= p_passering.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|antiprell_sw:antiprell_mode_bit_1
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
passering <= p_passering.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|reset_synchronizer:reset_synchronizer_inst
clk => dff.CLK
clk => reset_clk~reg0.CLK
reset_key3 => dff.ACLR
reset_key3 => reset_clk~reg0.ACLR
reset_clk <= reset_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|clock:clock_inst
clk => Enable_gen:gen.clock_50
clk => rate[0].CLK
clk => rate[1].CLK
clk => rate[2].CLK
clk => gen_rst_n.CLK
clk => \p_velg_enable:rate_int[0].CLK
clk => \p_velg_enable:rate_int[1].CLK
clk => \p_velg_enable:rate_int[2].CLK
clk => antiprell:rate_up_antiprell.clk
clk => antiprell:rate_down_antiprell.clk
rst_n => gen_rst_n.DATAA
rst_n => antiprell:rate_up_antiprell.reset_clk
rst_n => antiprell:rate_down_antiprell.reset_clk
rst_n => timer[0].ACLR
rst_n => timer[1].ACLR
rst_n => timer[2].ACLR
rst_n => timer[3].ACLR
rst_n => timer[4].ACLR
rst_n => minutter[0].ACLR
rst_n => minutter[1].ACLR
rst_n => minutter[2].ACLR
rst_n => minutter[3].ACLR
rst_n => minutter[4].ACLR
rst_n => minutter[5].ACLR
rst_n => sekund[0].ACLR
rst_n => sekund[1].ACLR
rst_n => sekund[2].ACLR
rst_n => sekund[3].ACLR
rst_n => sekund[4].ACLR
rst_n => sekund[5].ACLR
rst_n => rate_int.OUTPUTSELECT
rst_n => rate_int.OUTPUTSELECT
rst_n => rate_int.OUTPUTSELECT
rst_n => rate[0].ENA
rst_n => rate[1].ENA
rst_n => rate[2].ENA
rst_n => gen_rst_n.ENA
pause => gen_rst_n.OUTPUTSELECT
pause => rate_int.OUTPUTSELECT
pause => rate_int.OUTPUTSELECT
pause => rate_int.OUTPUTSELECT
pause => rate.OUTPUTSELECT
pause => rate.OUTPUTSELECT
pause => rate.OUTPUTSELECT
rate_up => antiprell:rate_up_antiprell.input
rate_down => antiprell:rate_down_antiprell.input
sek_std[0] <= sekund[0].DB_MAX_OUTPUT_PORT_TYPE
sek_std[1] <= sekund[1].DB_MAX_OUTPUT_PORT_TYPE
sek_std[2] <= sekund[2].DB_MAX_OUTPUT_PORT_TYPE
sek_std[3] <= sekund[3].DB_MAX_OUTPUT_PORT_TYPE
sek_std[4] <= sekund[4].DB_MAX_OUTPUT_PORT_TYPE
sek_std[5] <= sekund[5].DB_MAX_OUTPUT_PORT_TYPE
sek_std[6] <= <GND>
sek_std[7] <= <GND>
min_std[0] <= minutter[0].DB_MAX_OUTPUT_PORT_TYPE
min_std[1] <= minutter[1].DB_MAX_OUTPUT_PORT_TYPE
min_std[2] <= minutter[2].DB_MAX_OUTPUT_PORT_TYPE
min_std[3] <= minutter[3].DB_MAX_OUTPUT_PORT_TYPE
min_std[4] <= minutter[4].DB_MAX_OUTPUT_PORT_TYPE
min_std[5] <= minutter[5].DB_MAX_OUTPUT_PORT_TYPE
min_std[6] <= <GND>
min_std[7] <= <GND>
tim_std[0] <= timer[0].DB_MAX_OUTPUT_PORT_TYPE
tim_std[1] <= timer[1].DB_MAX_OUTPUT_PORT_TYPE
tim_std[2] <= timer[2].DB_MAX_OUTPUT_PORT_TYPE
tim_std[3] <= timer[3].DB_MAX_OUTPUT_PORT_TYPE
tim_std[4] <= timer[4].DB_MAX_OUTPUT_PORT_TYPE
tim_std[5] <= <GND>
tim_std[6] <= <GND>
tim_std[7] <= <GND>


|RS_232C_JJK|clock:clock_inst|Enable_gen:gen
clock_50 => Enable~reg0.CLK
clock_50 => teller[0].CLK
clock_50 => teller[1].CLK
clock_50 => teller[2].CLK
clock_50 => teller[3].CLK
clock_50 => teller[4].CLK
clock_50 => teller[5].CLK
clock_50 => teller[6].CLK
clock_50 => teller[7].CLK
clock_50 => teller[8].CLK
clock_50 => teller[9].CLK
clock_50 => teller[10].CLK
clock_50 => teller[11].CLK
clock_50 => teller[12].CLK
clock_50 => teller[13].CLK
clock_50 => teller[14].CLK
clock_50 => teller[15].CLK
clock_50 => teller[16].CLK
clock_50 => teller[17].CLK
clock_50 => teller[18].CLK
clock_50 => teller[19].CLK
clock_50 => teller[20].CLK
clock_50 => teller[21].CLK
clock_50 => teller[22].CLK
clock_50 => teller[23].CLK
clock_50 => teller[24].CLK
clock_50 => teller[25].CLK
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => teller.OUTPUTSELECT
resetn => Enable~reg0.ENA
velg_enable[0] => Mux0.IN10
velg_enable[0] => Mux1.IN10
velg_enable[0] => Mux3.IN10
velg_enable[0] => Mux4.IN5
velg_enable[0] => Mux5.IN10
velg_enable[0] => Mux6.IN10
velg_enable[0] => Mux7.IN10
velg_enable[0] => Mux8.IN10
velg_enable[0] => Mux9.IN10
velg_enable[0] => Mux11.IN10
velg_enable[0] => Mux12.IN10
velg_enable[0] => Mux13.IN10
velg_enable[0] => Mux14.IN10
velg_enable[0] => Mux15.IN10
velg_enable[0] => Mux16.IN5
velg_enable[0] => Mux17.IN10
velg_enable[0] => Mux18.IN10
velg_enable[1] => Mux0.IN9
velg_enable[1] => Mux1.IN9
velg_enable[1] => Mux2.IN5
velg_enable[1] => Mux3.IN9
velg_enable[1] => Mux5.IN9
velg_enable[1] => Mux6.IN9
velg_enable[1] => Mux7.IN9
velg_enable[1] => Mux8.IN9
velg_enable[1] => Mux9.IN9
velg_enable[1] => Mux10.IN5
velg_enable[1] => Mux11.IN9
velg_enable[1] => Mux12.IN9
velg_enable[1] => Mux13.IN9
velg_enable[1] => Mux14.IN9
velg_enable[1] => Mux15.IN9
velg_enable[1] => Mux17.IN9
velg_enable[1] => Mux18.IN9
velg_enable[2] => Mux0.IN8
velg_enable[2] => Mux1.IN8
velg_enable[2] => Mux2.IN4
velg_enable[2] => Mux3.IN8
velg_enable[2] => Mux4.IN4
velg_enable[2] => Mux5.IN8
velg_enable[2] => Mux6.IN8
velg_enable[2] => Mux7.IN8
velg_enable[2] => Mux8.IN8
velg_enable[2] => Mux9.IN8
velg_enable[2] => Mux10.IN4
velg_enable[2] => Mux11.IN8
velg_enable[2] => Mux12.IN8
velg_enable[2] => Mux13.IN8
velg_enable[2] => Mux14.IN8
velg_enable[2] => Mux15.IN8
velg_enable[2] => Mux16.IN4
velg_enable[2] => Mux17.IN8
velg_enable[2] => Mux18.IN8
Enable <= Enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|clock:clock_inst|antiprell:rate_up_antiprell
clk => passering~reg0.CLK
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => teller[11].CLK
clk => teller[12].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => passering~reg0.ENA
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => Selector17.IN4
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => Selector16.IN1
passering <= passering~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|clock:clock_inst|antiprell:rate_down_antiprell
clk => passering~reg0.CLK
clk => teller[0].CLK
clk => teller[1].CLK
clk => teller[2].CLK
clk => teller[3].CLK
clk => teller[4].CLK
clk => teller[5].CLK
clk => teller[6].CLK
clk => teller[7].CLK
clk => teller[8].CLK
clk => teller[9].CLK
clk => teller[10].CLK
clk => teller[11].CLK
clk => teller[12].CLK
clk => tilstand~6.DATAIN
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => tilstand.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => teller.OUTPUTSELECT
reset_clk => passering~reg0.ENA
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => Selector17.IN4
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => p_tilstandsmaskin.IN1
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => tilstand.OUTPUTSELECT
input => Selector16.IN1
passering <= passering~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|bin3bcd:bcd_rec
bin_in[0] => Div0.IN14
bin_in[0] => Div1.IN11
bin_in[0] => Add2.IN22
bin_in[1] => Div0.IN13
bin_in[1] => Div1.IN10
bin_in[1] => Add2.IN21
bin_in[2] => Div0.IN12
bin_in[2] => Div1.IN9
bin_in[2] => Add2.IN20
bin_in[3] => Div0.IN11
bin_in[3] => Div1.IN8
bin_in[3] => Add2.IN19
bin_in[4] => Div0.IN10
bin_in[4] => Div1.IN7
bin_in[4] => Add2.IN18
bin_in[5] => Div0.IN9
bin_in[5] => Div1.IN6
bin_in[5] => Add2.IN17
bin_in[6] => Div0.IN8
bin_in[6] => Div1.IN5
bin_in[6] => Add2.IN16
bin_in[7] => Div0.IN7
bin_in[7] => Div1.IN4
bin_in[7] => Add2.IN15
bcd_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|bin3bcd:bcd_sek
bin_in[0] => Div0.IN14
bin_in[0] => Div1.IN11
bin_in[0] => Add2.IN22
bin_in[1] => Div0.IN13
bin_in[1] => Div1.IN10
bin_in[1] => Add2.IN21
bin_in[2] => Div0.IN12
bin_in[2] => Div1.IN9
bin_in[2] => Add2.IN20
bin_in[3] => Div0.IN11
bin_in[3] => Div1.IN8
bin_in[3] => Add2.IN19
bin_in[4] => Div0.IN10
bin_in[4] => Div1.IN7
bin_in[4] => Add2.IN18
bin_in[5] => Div0.IN9
bin_in[5] => Div1.IN6
bin_in[5] => Add2.IN17
bin_in[6] => Div0.IN8
bin_in[6] => Div1.IN5
bin_in[6] => Add2.IN16
bin_in[7] => Div0.IN7
bin_in[7] => Div1.IN4
bin_in[7] => Add2.IN15
bcd_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|bin3bcd:bcd_min
bin_in[0] => Div0.IN14
bin_in[0] => Div1.IN11
bin_in[0] => Add2.IN22
bin_in[1] => Div0.IN13
bin_in[1] => Div1.IN10
bin_in[1] => Add2.IN21
bin_in[2] => Div0.IN12
bin_in[2] => Div1.IN9
bin_in[2] => Add2.IN20
bin_in[3] => Div0.IN11
bin_in[3] => Div1.IN8
bin_in[3] => Add2.IN19
bin_in[4] => Div0.IN10
bin_in[4] => Div1.IN7
bin_in[4] => Add2.IN18
bin_in[5] => Div0.IN9
bin_in[5] => Div1.IN6
bin_in[5] => Add2.IN17
bin_in[6] => Div0.IN8
bin_in[6] => Div1.IN5
bin_in[6] => Add2.IN16
bin_in[7] => Div0.IN7
bin_in[7] => Div1.IN4
bin_in[7] => Add2.IN15
bcd_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|bin3bcd:bcd_tim
bin_in[0] => Div0.IN14
bin_in[0] => Div1.IN11
bin_in[0] => Add2.IN22
bin_in[1] => Div0.IN13
bin_in[1] => Div1.IN10
bin_in[1] => Add2.IN21
bin_in[2] => Div0.IN12
bin_in[2] => Div1.IN9
bin_in[2] => Add2.IN20
bin_in[3] => Div0.IN11
bin_in[3] => Div1.IN8
bin_in[3] => Add2.IN19
bin_in[4] => Div0.IN10
bin_in[4] => Div1.IN7
bin_in[4] => Add2.IN18
bin_in[5] => Div0.IN9
bin_in[5] => Div1.IN6
bin_in[5] => Add2.IN17
bin_in[6] => Div0.IN8
bin_in[6] => Div1.IN5
bin_in[6] => Add2.IN16
bin_in[7] => Div0.IN7
bin_in[7] => Div1.IN4
bin_in[7] => Add2.IN15
bcd_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|bin3bcd:bcd_msg_size
bin_in[0] => Div0.IN14
bin_in[0] => Div1.IN11
bin_in[0] => Add2.IN22
bin_in[1] => Div0.IN13
bin_in[1] => Div1.IN10
bin_in[1] => Add2.IN21
bin_in[2] => Div0.IN12
bin_in[2] => Div1.IN9
bin_in[2] => Add2.IN20
bin_in[3] => Div0.IN11
bin_in[3] => Div1.IN8
bin_in[3] => Add2.IN19
bin_in[4] => Div0.IN10
bin_in[4] => Div1.IN7
bin_in[4] => Add2.IN18
bin_in[5] => Div0.IN9
bin_in[5] => Div1.IN6
bin_in[5] => Add2.IN17
bin_in[6] => Div0.IN8
bin_in[6] => Div1.IN5
bin_in[6] => Add2.IN16
bin_in[7] => Div0.IN7
bin_in[7] => Div1.IN4
bin_in[7] => Add2.IN15
bcd_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall0
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall1
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall2
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall3
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall4
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall5
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall6
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|ROM_7_seg:tall7
adresse[0] => Mux0.IN19
adresse[0] => Mux1.IN19
adresse[0] => Mux2.IN19
adresse[0] => Mux3.IN19
adresse[0] => Mux4.IN19
adresse[0] => Mux5.IN19
adresse[0] => Mux6.IN19
adresse[1] => Mux0.IN18
adresse[1] => Mux1.IN18
adresse[1] => Mux2.IN18
adresse[1] => Mux3.IN18
adresse[1] => Mux4.IN18
adresse[1] => Mux5.IN18
adresse[1] => Mux6.IN18
adresse[2] => Mux0.IN17
adresse[2] => Mux1.IN17
adresse[2] => Mux2.IN17
adresse[2] => Mux3.IN17
adresse[2] => Mux4.IN17
adresse[2] => Mux5.IN17
adresse[2] => Mux6.IN17
adresse[3] => Mux0.IN16
adresse[3] => Mux1.IN16
adresse[3] => Mux2.IN16
adresse[3] => Mux3.IN16
adresse[3] => Mux4.IN16
adresse[3] => Mux5.IN16
adresse[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|LCD_Display:LCD_Display_inst
reset => LCD_RW_INT.PRESET
reset => LCD_RS~reg0.ACLR
reset => LCD_E~reg0.PRESET
reset => DATA_BUS_VALUE[0].ACLR
reset => DATA_BUS_VALUE[1].ACLR
reset => DATA_BUS_VALUE[2].ACLR
reset => DATA_BUS_VALUE[3].PRESET
reset => DATA_BUS_VALUE[4].PRESET
reset => DATA_BUS_VALUE[5].PRESET
reset => DATA_BUS_VALUE[6].ACLR
reset => DATA_BUS_VALUE[7].ACLR
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_400HZ_Enable.OUTPUTSELECT
reset => next_command~3.DATAIN
reset => state~14.DATAIN
reset => CHAR_COUNT[0].ENA
reset => CHAR_COUNT[4].ENA
reset => CHAR_COUNT[3].ENA
reset => CHAR_COUNT[2].ENA
reset => CHAR_COUNT[1].ENA
clk_48Mhz => CHAR_COUNT[0].CLK
clk_48Mhz => CHAR_COUNT[1].CLK
clk_48Mhz => CHAR_COUNT[2].CLK
clk_48Mhz => CHAR_COUNT[3].CLK
clk_48Mhz => CHAR_COUNT[4].CLK
clk_48Mhz => LCD_RW_INT.CLK
clk_48Mhz => LCD_RS~reg0.CLK
clk_48Mhz => LCD_E~reg0.CLK
clk_48Mhz => DATA_BUS_VALUE[0].CLK
clk_48Mhz => DATA_BUS_VALUE[1].CLK
clk_48Mhz => DATA_BUS_VALUE[2].CLK
clk_48Mhz => DATA_BUS_VALUE[3].CLK
clk_48Mhz => DATA_BUS_VALUE[4].CLK
clk_48Mhz => DATA_BUS_VALUE[5].CLK
clk_48Mhz => DATA_BUS_VALUE[6].CLK
clk_48Mhz => DATA_BUS_VALUE[7].CLK
clk_48Mhz => CLK_400HZ_Enable.CLK
clk_48Mhz => CLK_COUNT_400HZ[0].CLK
clk_48Mhz => CLK_COUNT_400HZ[1].CLK
clk_48Mhz => CLK_COUNT_400HZ[2].CLK
clk_48Mhz => CLK_COUNT_400HZ[3].CLK
clk_48Mhz => CLK_COUNT_400HZ[4].CLK
clk_48Mhz => CLK_COUNT_400HZ[5].CLK
clk_48Mhz => CLK_COUNT_400HZ[6].CLK
clk_48Mhz => CLK_COUNT_400HZ[7].CLK
clk_48Mhz => CLK_COUNT_400HZ[8].CLK
clk_48Mhz => CLK_COUNT_400HZ[9].CLK
clk_48Mhz => CLK_COUNT_400HZ[10].CLK
clk_48Mhz => CLK_COUNT_400HZ[11].CLK
clk_48Mhz => CLK_COUNT_400HZ[12].CLK
clk_48Mhz => CLK_COUNT_400HZ[13].CLK
clk_48Mhz => CLK_COUNT_400HZ[14].CLK
clk_48Mhz => CLK_COUNT_400HZ[15].CLK
clk_48Mhz => CLK_COUNT_400HZ[16].CLK
clk_48Mhz => CLK_COUNT_400HZ[17].CLK
clk_48Mhz => CLK_COUNT_400HZ[18].CLK
clk_48Mhz => CLK_COUNT_400HZ[19].CLK
clk_48Mhz => next_command~1.DATAIN
clk_48Mhz => state~12.DATAIN
Hex_Display_Data[0] => LCD_display_string.DATAB
Hex_Display_Data[0] => LCD_display_string[18][0].DATAB
Hex_Display_Data[0] => LCD_display_string[29][0].DATAB
Hex_Display_Data[0] => LCD_display_string.DATAB
Hex_Display_Data[1] => LCD_display_string.DATAB
Hex_Display_Data[1] => LCD_display_string[18][1].DATAB
Hex_Display_Data[1] => LCD_display_string[29][1].DATAB
Hex_Display_Data[1] => LCD_display_string.DATAB
Hex_Display_Data[2] => LCD_display_string.DATAB
Hex_Display_Data[2] => LCD_display_string[18][2].DATAB
Hex_Display_Data[2] => LCD_display_string[29][2].DATAB
Hex_Display_Data[2] => LCD_display_string.DATAB
Hex_Display_Data[3] => LCD_display_string.DATAB
Hex_Display_Data[3] => LCD_display_string[18][3].DATAB
Hex_Display_Data[3] => LCD_display_string[29][3].DATAB
Hex_Display_Data[3] => LCD_display_string.DATAB
Hex_Display_Data[4] => LCD_display_string.DATAB
Hex_Display_Data[4] => LCD_display_string[17][0].DATAB
Hex_Display_Data[4] => LCD_display_string[29][4].DATAB
Hex_Display_Data[4] => LCD_display_string.DATAB
Hex_Display_Data[5] => LCD_display_string.DATAB
Hex_Display_Data[5] => LCD_display_string[17][1].DATAB
Hex_Display_Data[5] => LCD_display_string[29][5].DATAB
Hex_Display_Data[5] => LCD_display_string.DATAB
Hex_Display_Data[6] => LCD_display_string.DATAB
Hex_Display_Data[6] => LCD_display_string[17][2].DATAB
Hex_Display_Data[6] => LCD_display_string[29][6].DATAB
Hex_Display_Data[6] => LCD_display_string.DATAB
Hex_Display_Data[7] => LCD_display_string.DATAB
Hex_Display_Data[7] => LCD_display_string[17][3].DATAB
Hex_Display_Data[7] => LCD_display_string[29][7].DATAB
Hex_Display_Data[7] => LCD_display_string.DATAB
Hex_Display_Data[8] => LCD_display_string.DATAB
Hex_Display_Data[8] => LCD_display_string.DATAB
Hex_Display_Data[9] => LCD_display_string.DATAB
Hex_Display_Data[9] => LCD_display_string.DATAB
Hex_Display_Data[10] => LCD_display_string.DATAB
Hex_Display_Data[10] => LCD_display_string.DATAB
Hex_Display_Data[11] => LCD_display_string.DATAB
Hex_Display_Data[11] => LCD_display_string.DATAB
Hex_Display_Data[12] => LCD_display_string.DATAB
Hex_Display_Data[12] => LCD_display_string[24][0].DATAB
Hex_Display_Data[12] => LCD_display_string.DATAB
Hex_Display_Data[13] => LCD_display_string.DATAB
Hex_Display_Data[13] => LCD_display_string[24][1].DATAB
Hex_Display_Data[13] => LCD_display_string.DATAB
Hex_Display_Data[14] => LCD_display_string.DATAB
Hex_Display_Data[14] => LCD_display_string[24][2].DATAB
Hex_Display_Data[14] => LCD_display_string.DATAB
Hex_Display_Data[15] => LCD_display_string.DATAB
Hex_Display_Data[15] => LCD_display_string[24][3].DATAB
Hex_Display_Data[15] => LCD_display_string.DATAB
Hex_Display_Data[16] => LCD_display_string.DATAB
Hex_Display_Data[16] => LCD_display_string[23][0].DATAB
Hex_Display_Data[16] => LCD_display_string.DATAB
Hex_Display_Data[17] => LCD_display_string.DATAB
Hex_Display_Data[17] => LCD_display_string[23][1].DATAB
Hex_Display_Data[17] => LCD_display_string.DATAB
Hex_Display_Data[18] => LCD_display_string.DATAB
Hex_Display_Data[18] => LCD_display_string[23][2].DATAB
Hex_Display_Data[18] => LCD_display_string.DATAB
Hex_Display_Data[19] => LCD_display_string.DATAB
Hex_Display_Data[19] => LCD_display_string[23][3].DATAB
Hex_Display_Data[19] => LCD_display_string.DATAB
Hex_Display_Data[20] => LCD_display_string.DATAB
Hex_Display_Data[20] => LCD_display_string[22][0].DATAB
Hex_Display_Data[20] => LCD_display_string.DATAB
Hex_Display_Data[21] => LCD_display_string.DATAB
Hex_Display_Data[21] => LCD_display_string[22][1].DATAB
Hex_Display_Data[21] => LCD_display_string.DATAB
Hex_Display_Data[22] => LCD_display_string.DATAB
Hex_Display_Data[22] => LCD_display_string[22][2].DATAB
Hex_Display_Data[22] => LCD_display_string.DATAB
Hex_Display_Data[23] => LCD_display_string.DATAB
Hex_Display_Data[23] => LCD_display_string[22][3].DATAB
Hex_Display_Data[23] => LCD_display_string.DATAB
Hex_Display_Data[24] => LCD_display_string.DATAB
Hex_Display_Data[25] => LCD_display_string.DATAB
Hex_Display_Data[26] => LCD_display_string.DATAB
Hex_Display_Data[27] => LCD_display_string.DATAB
Hex_Display_Data[28] => LCD_display_string.DATAB
Hex_Display_Data[29] => LCD_display_string.DATAB
Hex_Display_Data[30] => LCD_display_string.DATAB
Hex_Display_Data[31] => LCD_display_string.DATAB
Hex_Display_Data[32] => LCD_display_string.DATAB
Hex_Display_Data[33] => LCD_display_string.DATAB
Hex_Display_Data[34] => LCD_display_string.DATAB
Hex_Display_Data[35] => LCD_display_string.DATAB
Hex_Display_Data[36] => LCD_display_string.DATAB
Hex_Display_Data[37] => LCD_display_string.DATAB
Hex_Display_Data[38] => LCD_display_string.DATAB
Hex_Display_Data[39] => LCD_display_string.DATAB
Hex_Display_Data[40] => LCD_display_string.DATAB
Hex_Display_Data[41] => LCD_display_string.DATAB
Hex_Display_Data[42] => LCD_display_string.DATAB
Hex_Display_Data[43] => LCD_display_string.DATAB
Hex_Display_Data[44] => LCD_display_string.DATAB
Hex_Display_Data[45] => LCD_display_string.DATAB
Hex_Display_Data[46] => LCD_display_string.DATAB
Hex_Display_Data[47] => LCD_display_string.DATAB
Hex_Display_Data[48] => LCD_display_string.DATAB
Hex_Display_Data[49] => LCD_display_string.DATAB
Hex_Display_Data[50] => LCD_display_string.DATAB
Hex_Display_Data[51] => LCD_display_string.DATAB
Hex_Display_Data[52] => LCD_display_string.DATAB
Hex_Display_Data[53] => LCD_display_string.DATAB
Hex_Display_Data[54] => LCD_display_string.DATAB
Hex_Display_Data[55] => LCD_display_string.DATAB
Hex_Display_Data[56] => LCD_display_string.DATAB
Hex_Display_Data[57] => LCD_display_string.DATAB
Hex_Display_Data[58] => LCD_display_string.DATAB
Hex_Display_Data[59] => LCD_display_string.DATAB
Hex_Display_Data[60] => LCD_display_string.DATAB
Hex_Display_Data[61] => LCD_display_string.DATAB
Hex_Display_Data[62] => LCD_display_string.DATAB
Hex_Display_Data[63] => LCD_display_string.DATAB
Hex_Display_Data[64] => LCD_display_string.DATAB
Hex_Display_Data[65] => LCD_display_string.DATAB
Hex_Display_Data[66] => LCD_display_string.DATAB
Hex_Display_Data[67] => LCD_display_string.DATAB
Hex_Display_Data[68] => LCD_display_string.DATAB
Hex_Display_Data[69] => LCD_display_string.DATAB
Hex_Display_Data[70] => LCD_display_string.DATAB
Hex_Display_Data[71] => LCD_display_string.DATAB
Hex_Display_Data[72] => LCD_display_string.DATAB
Hex_Display_Data[73] => LCD_display_string.DATAB
Hex_Display_Data[74] => LCD_display_string.DATAB
Hex_Display_Data[75] => LCD_display_string.DATAB
Hex_Display_Data[76] => LCD_display_string.DATAB
Hex_Display_Data[77] => LCD_display_string.DATAB
Hex_Display_Data[78] => LCD_display_string.DATAB
Hex_Display_Data[79] => LCD_display_string.DATAB
Hex_Display_Data[80] => LCD_display_string.DATAB
Hex_Display_Data[81] => LCD_display_string.DATAB
Hex_Display_Data[82] => LCD_display_string.DATAB
Hex_Display_Data[83] => LCD_display_string.DATAB
Hex_Display_Data[84] => LCD_display_string.DATAB
Hex_Display_Data[85] => LCD_display_string.DATAB
Hex_Display_Data[86] => LCD_display_string.DATAB
Hex_Display_Data[87] => LCD_display_string.DATAB
Hex_Display_Data[88] => LCD_display_string.DATAB
Hex_Display_Data[89] => LCD_display_string.DATAB
Hex_Display_Data[90] => LCD_display_string.DATAB
Hex_Display_Data[91] => LCD_display_string.DATAB
Hex_Display_Data[92] => LCD_display_string.DATAB
Hex_Display_Data[93] => LCD_display_string.DATAB
Hex_Display_Data[94] => LCD_display_string.DATAB
Hex_Display_Data[95] => LCD_display_string.DATAB
Hex_Display_Data[96] => LCD_display_string.DATAB
Hex_Display_Data[97] => LCD_display_string.DATAB
Hex_Display_Data[98] => LCD_display_string.DATAB
Hex_Display_Data[99] => LCD_display_string.DATAB
Hex_Display_Data[100] => LCD_display_string.DATAB
Hex_Display_Data[101] => LCD_display_string.DATAB
Hex_Display_Data[102] => LCD_display_string.DATAB
Hex_Display_Data[103] => LCD_display_string.DATAB
Hex_Display_Data[104] => LCD_display_string.DATAB
Hex_Display_Data[105] => LCD_display_string.DATAB
Hex_Display_Data[106] => LCD_display_string.DATAB
Hex_Display_Data[107] => LCD_display_string.DATAB
Hex_Display_Data[108] => LCD_display_string.DATAB
Hex_Display_Data[109] => LCD_display_string.DATAB
Hex_Display_Data[110] => LCD_display_string.DATAB
Hex_Display_Data[111] => LCD_display_string.DATAB
Hex_Display_Data[112] => LCD_display_string.DATAB
Hex_Display_Data[113] => LCD_display_string.DATAB
Hex_Display_Data[114] => LCD_display_string.DATAB
Hex_Display_Data[115] => LCD_display_string.DATAB
Hex_Display_Data[116] => LCD_display_string.DATAB
Hex_Display_Data[117] => LCD_display_string.DATAB
Hex_Display_Data[118] => LCD_display_string.DATAB
Hex_Display_Data[119] => LCD_display_string.DATAB
Hex_Display_Data[120] => LCD_display_string.DATAB
Hex_Display_Data[121] => LCD_display_string.DATAB
Hex_Display_Data[122] => LCD_display_string.DATAB
Hex_Display_Data[123] => LCD_display_string.DATAB
Hex_Display_Data[124] => LCD_display_string.DATAB
Hex_Display_Data[125] => LCD_display_string.DATAB
Hex_Display_Data[126] => LCD_display_string.DATAB
Hex_Display_Data[127] => LCD_display_string.DATAB
Hex_Display_Data_rec[0] => LCD_display_string.DATAA
Hex_Display_Data_rec[1] => LCD_display_string.DATAA
Hex_Display_Data_rec[2] => LCD_display_string.DATAA
Hex_Display_Data_rec[3] => LCD_display_string.DATAA
Hex_Display_Data_rec[4] => LCD_display_string.DATAA
Hex_Display_Data_rec[5] => LCD_display_string.DATAA
Hex_Display_Data_rec[6] => LCD_display_string.DATAA
Hex_Display_Data_rec[7] => LCD_display_string.DATAA
Hex_Display_Data_rec[8] => LCD_display_string.DATAA
Hex_Display_Data_rec[9] => LCD_display_string.DATAA
Hex_Display_Data_rec[10] => LCD_display_string.DATAA
Hex_Display_Data_rec[11] => LCD_display_string.DATAA
Hex_Display_Data_rec[12] => LCD_display_string.DATAA
Hex_Display_Data_rec[13] => LCD_display_string.DATAA
Hex_Display_Data_rec[14] => LCD_display_string.DATAA
Hex_Display_Data_rec[15] => LCD_display_string.DATAA
Hex_Display_Data_rec[16] => LCD_display_string.DATAA
Hex_Display_Data_rec[17] => LCD_display_string.DATAA
Hex_Display_Data_rec[18] => LCD_display_string.DATAA
Hex_Display_Data_rec[19] => LCD_display_string.DATAA
Hex_Display_Data_rec[20] => LCD_display_string.DATAA
Hex_Display_Data_rec[21] => LCD_display_string.DATAA
Hex_Display_Data_rec[22] => LCD_display_string.DATAA
Hex_Display_Data_rec[23] => LCD_display_string.DATAA
Hex_Display_Data_rec[24] => LCD_display_string.DATAA
Hex_Display_Data_rec[25] => LCD_display_string.DATAA
Hex_Display_Data_rec[26] => LCD_display_string.DATAA
Hex_Display_Data_rec[27] => LCD_display_string.DATAA
Hex_Display_Data_rec[28] => LCD_display_string.DATAA
Hex_Display_Data_rec[29] => LCD_display_string.DATAA
Hex_Display_Data_rec[30] => LCD_display_string.DATAA
Hex_Display_Data_rec[31] => LCD_display_string.DATAA
Hex_Display_Data_rec[32] => LCD_display_string.DATAA
Hex_Display_Data_rec[33] => LCD_display_string.DATAA
Hex_Display_Data_rec[34] => LCD_display_string.DATAA
Hex_Display_Data_rec[35] => LCD_display_string.DATAA
Hex_Display_Data_rec[36] => LCD_display_string.DATAA
Hex_Display_Data_rec[37] => LCD_display_string.DATAA
Hex_Display_Data_rec[38] => LCD_display_string.DATAA
Hex_Display_Data_rec[39] => LCD_display_string.DATAA
Hex_Display_Data_rec[40] => LCD_display_string.DATAA
Hex_Display_Data_rec[41] => LCD_display_string.DATAA
Hex_Display_Data_rec[42] => LCD_display_string.DATAA
Hex_Display_Data_rec[43] => LCD_display_string.DATAA
Hex_Display_Data_rec[44] => LCD_display_string.DATAA
Hex_Display_Data_rec[45] => LCD_display_string.DATAA
Hex_Display_Data_rec[46] => LCD_display_string.DATAA
Hex_Display_Data_rec[47] => LCD_display_string.DATAA
Hex_Display_Data_rec[48] => LCD_display_string.DATAA
Hex_Display_Data_rec[49] => LCD_display_string.DATAA
Hex_Display_Data_rec[50] => LCD_display_string.DATAA
Hex_Display_Data_rec[51] => LCD_display_string.DATAA
Hex_Display_Data_rec[52] => LCD_display_string.DATAA
Hex_Display_Data_rec[53] => LCD_display_string.DATAA
Hex_Display_Data_rec[54] => LCD_display_string.DATAA
Hex_Display_Data_rec[55] => LCD_display_string.DATAA
Hex_Display_Data_rec[56] => LCD_display_string.DATAA
Hex_Display_Data_rec[57] => LCD_display_string.DATAA
Hex_Display_Data_rec[58] => LCD_display_string.DATAA
Hex_Display_Data_rec[59] => LCD_display_string.DATAA
Hex_Display_Data_rec[60] => LCD_display_string.DATAA
Hex_Display_Data_rec[61] => LCD_display_string.DATAA
Hex_Display_Data_rec[62] => LCD_display_string.DATAA
Hex_Display_Data_rec[63] => LCD_display_string.DATAA
Hex_Display_Data_rec[64] => LCD_display_string.DATAA
Hex_Display_Data_rec[65] => LCD_display_string.DATAA
Hex_Display_Data_rec[66] => LCD_display_string.DATAA
Hex_Display_Data_rec[67] => LCD_display_string.DATAA
Hex_Display_Data_rec[68] => LCD_display_string.DATAA
Hex_Display_Data_rec[69] => LCD_display_string.DATAA
Hex_Display_Data_rec[70] => LCD_display_string.DATAA
Hex_Display_Data_rec[71] => LCD_display_string.DATAA
Hex_Display_Data_rec[72] => LCD_display_string.DATAA
Hex_Display_Data_rec[73] => LCD_display_string.DATAA
Hex_Display_Data_rec[74] => LCD_display_string.DATAA
Hex_Display_Data_rec[75] => LCD_display_string.DATAA
Hex_Display_Data_rec[76] => LCD_display_string.DATAA
Hex_Display_Data_rec[77] => LCD_display_string.DATAA
Hex_Display_Data_rec[78] => LCD_display_string.DATAA
Hex_Display_Data_rec[79] => LCD_display_string.DATAA
Hex_Display_Data_rec[80] => LCD_display_string.DATAA
Hex_Display_Data_rec[81] => LCD_display_string.DATAA
Hex_Display_Data_rec[82] => LCD_display_string.DATAA
Hex_Display_Data_rec[83] => LCD_display_string.DATAA
Hex_Display_Data_rec[84] => LCD_display_string.DATAA
Hex_Display_Data_rec[85] => LCD_display_string.DATAA
Hex_Display_Data_rec[86] => LCD_display_string.DATAA
Hex_Display_Data_rec[87] => LCD_display_string.DATAA
Hex_Display_Data_rec[88] => LCD_display_string.DATAA
Hex_Display_Data_rec[89] => LCD_display_string.DATAA
Hex_Display_Data_rec[90] => LCD_display_string.DATAA
Hex_Display_Data_rec[91] => LCD_display_string.DATAA
Hex_Display_Data_rec[92] => LCD_display_string.DATAA
Hex_Display_Data_rec[93] => LCD_display_string.DATAA
Hex_Display_Data_rec[94] => LCD_display_string.DATAA
Hex_Display_Data_rec[95] => LCD_display_string.DATAA
Hex_Display_Data_rec[96] => LCD_display_string.DATAA
Hex_Display_Data_rec[97] => LCD_display_string.DATAA
Hex_Display_Data_rec[98] => LCD_display_string.DATAA
Hex_Display_Data_rec[99] => LCD_display_string.DATAA
Hex_Display_Data_rec[100] => LCD_display_string.DATAA
Hex_Display_Data_rec[101] => LCD_display_string.DATAA
Hex_Display_Data_rec[102] => LCD_display_string.DATAA
Hex_Display_Data_rec[103] => LCD_display_string.DATAA
Hex_Display_Data_rec[104] => LCD_display_string.DATAA
Hex_Display_Data_rec[105] => LCD_display_string.DATAA
Hex_Display_Data_rec[106] => LCD_display_string.DATAA
Hex_Display_Data_rec[107] => LCD_display_string.DATAA
Hex_Display_Data_rec[108] => LCD_display_string.DATAA
Hex_Display_Data_rec[109] => LCD_display_string.DATAA
Hex_Display_Data_rec[110] => LCD_display_string.DATAA
Hex_Display_Data_rec[111] => LCD_display_string.DATAA
Hex_Display_Data_rec[112] => LCD_display_string.DATAA
Hex_Display_Data_rec[113] => LCD_display_string.DATAA
Hex_Display_Data_rec[114] => LCD_display_string.DATAA
Hex_Display_Data_rec[115] => LCD_display_string.DATAA
Hex_Display_Data_rec[116] => LCD_display_string.DATAA
Hex_Display_Data_rec[117] => LCD_display_string.DATAA
Hex_Display_Data_rec[118] => LCD_display_string.DATAA
Hex_Display_Data_rec[119] => LCD_display_string.DATAA
Hex_Display_Data_rec[120] => LCD_display_string.DATAA
Hex_Display_Data_rec[121] => LCD_display_string.DATAA
Hex_Display_Data_rec[122] => LCD_display_string.DATAA
Hex_Display_Data_rec[123] => LCD_display_string.DATAA
Hex_Display_Data_rec[124] => LCD_display_string.DATAA
Hex_Display_Data_rec[125] => LCD_display_string.DATAA
Hex_Display_Data_rec[126] => LCD_display_string.DATAA
Hex_Display_Data_rec[127] => LCD_display_string.DATAA
msg_size[0] => LCD_display_string.DATAA
msg_size[1] => LCD_display_string.DATAA
msg_size[2] => LCD_display_string.DATAA
msg_size[3] => LCD_display_string.DATAA
msg_size[4] => LCD_display_string.DATAA
msg_size[5] => LCD_display_string.DATAA
msg_size[6] => LCD_display_string.DATAA
msg_size[7] => LCD_display_string.DATAA
mode[0] => Equal0.IN3
mode[0] => Equal1.IN3
mode[0] => Equal2.IN3
mode[1] => Equal0.IN2
mode[1] => Equal1.IN2
mode[1] => Equal2.IN2
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]


|RS_232C_JJK|positiv_flankedetektor:data_valid_out_positiv_flankedetektor_inst
CLOCK_50 => q1.CLK
CLOCK_50 => sig_out~reg0.CLK
rst_n => sig_out.OUTPUTSELECT
rst_n => q1.OUTPUTSELECT
sig_in => q1.DATAA
sig_in => sig_out.OUTPUTSELECT
sig_out <= sig_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS_232C_JJK|positiv_flankedetektor:tx_ready_positiv_flankedetektor_inst
CLOCK_50 => q1.CLK
CLOCK_50 => sig_out~reg0.CLK
rst_n => sig_out.OUTPUTSELECT
rst_n => q1.OUTPUTSELECT
sig_in => q1.DATAA
sig_in => sig_out.OUTPUTSELECT
sig_out <= sig_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


