Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  5 16:39:28 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 19 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.197       -0.197                      1                 1462        0.122        0.000                      0                 1462        4.020        0.000                       0                   622  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[0]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[1]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[2]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   0.264        0.000                      0                  996        0.122        0.000                      0                  996        4.020        0.000                       0                   582  
  MAINFSM/FSM_STATE[0]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[1]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[2]                                                                                                                                                    4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MAINFSM/FSM_STATE[0]  sys_clk_pin                 0.927        0.000                      0                  331        0.173        0.000                      0                  331  
MAINFSM/FSM_STATE[1]  sys_clk_pin                 0.117        0.000                      0                  331        0.416        0.000                      0                  331  
MAINFSM/FSM_STATE[2]  sys_clk_pin                 0.145        0.000                      0                  331        0.323        0.000                      0                  331  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[0]       -0.197       -0.197                      1                    1        2.922        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[1]        0.652        0.000                      0                    1        2.030        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[2]        0.609        0.000                      0                    1        2.057        0.000                      0                    1  
**async_default**     MAINFSM/FSM_STATE[0]  sys_clk_pin                 1.435        0.000                      0                   39        0.619        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[1]  sys_clk_pin                 1.038        0.000                      0                   39        1.291        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[2]  sys_clk_pin                 1.372        0.000                      0                   39        1.336        0.000                      0                   39  
**async_default**     sys_clk_pin           sys_clk_pin                 0.182        0.000                      0                  437        0.277        0.000                      0                  437  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 1.758ns (18.146%)  route 7.930ns (81.854%))
  Logic Levels:           10  (LUT5=4 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  VGA/VGA_SYNC/current_ver_pos_reg[0]/Q
                         net (fo=71, routed)          0.881     6.485    VGA/VGA_SYNC/count_reg[3]_0[0]
    SLICE_X32Y7          LUT5 (Prop_lut5_I2_O)        0.124     6.609 f  VGA/VGA_SYNC/i__i_6__1/O
                         net (fo=7, routed)           0.504     7.112    VGA/VGA_SYNC/i__i_6__1_n_0
    SLICE_X32Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.236 f  VGA/VGA_SYNC/i__i_6__0/O
                         net (fo=19, routed)          0.697     7.933    VGA/VGA_SYNC/i__i_6__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.057 f  VGA/VGA_SYNC/count[0]_i_1/O
                         net (fo=83, routed)          0.906     8.963    VGA/Border/current_hor_pos_reg[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.087 r  VGA/Border/red[3]_i_454/O
                         net (fo=9, routed)           0.888     9.975    VGA/Border/red_reg[3]_102
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124    10.099 r  VGA/Border/red[3]_i_277/O
                         net (fo=10, routed)          1.344    11.443    VGA/VGA_SYNC/current_ver_pos_reg[2]_4
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.567 r  VGA/VGA_SYNC/red[3]_i_116/O
                         net (fo=3, routed)           0.595    12.162    VGA/VGA_SYNC/red_reg[3]_50
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.124    12.286 f  VGA/VGA_SYNC/red[3]_i_41/O
                         net (fo=1, routed)           0.595    12.881    VGA/Border/Horizontal/draw_pulse_reg[0]_5
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.005 r  VGA/Border/Horizontal/red[3]_i_12/O
                         net (fo=1, routed)           0.934    13.940    VGA/Border/Horizontal/red[3]_i_12_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124    14.064 r  VGA/Border/Horizontal/red[3]_i_3/O
                         net (fo=1, routed)           0.585    14.649    VGA/VGA_SYNC/draw_pulse_reg[4]
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.773 r  VGA/VGA_SYNC/red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.773    VGA/Border/Horizontal/red_reg[3]_97
    SLICE_X35Y9          FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.442    14.783    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X35Y9          FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y9          FDPE (Setup_fdpe_C_D)        0.029    15.037    VGA/Border/Horizontal/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Vertical/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 1.634ns (17.117%)  route 7.912ns (82.883%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 f  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 f  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 r  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.083     8.161    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.285 f  VGA/VGA_SYNC/i__i_4__6/O
                         net (fo=176, routed)         1.769    10.054    VGA/Border/current_ver_pos_reg[8]_15
    SLICE_X13Y1          LUT4 (Prop_lut4_I2_O)        0.124    10.178 r  VGA/Border/i__i_1__46/O
                         net (fo=6, routed)           0.961    11.139    VGA/Border/Vertical/Left_Pulses[11].pulse_n/high/current_ver_pos_reg[1]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124    11.263 r  VGA/Border/Vertical/Left_Pulses[11].pulse_n/high/i_/i_/i_/O
                         net (fo=1, routed)           0.371    11.635    VGA/VGA_SYNC/i_red4_180[0]
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  VGA/VGA_SYNC/red[3]_i_87__0/O
                         net (fo=1, routed)           0.819    12.578    VGA/VGA_SYNC/red[3]_i_87__0_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.124    12.702 r  VGA/VGA_SYNC/red[3]_i_30__0/O
                         net (fo=1, routed)           0.972    13.673    VGA/VGA_SYNC/red[3]_i_30__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.124    13.797 r  VGA/VGA_SYNC/red[3]_i_5__0/O
                         net (fo=1, routed)           0.709    14.506    VGA/VGA_SYNC/red[3]_i_5__0_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.630 r  VGA/VGA_SYNC/red[3]_i_1__0__0/O
                         net (fo=1, routed)           0.000    14.630    VGA/Border/Vertical/p_0_in[0]
    SLICE_X15Y3          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.450    14.791    VGA/Border/Vertical/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X15Y3          FDPE (Setup_fdpe_C_D)        0.029    15.045    VGA/Border/Vertical/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 1.412ns (16.473%)  route 7.160ns (83.527%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.112     8.190    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.314 r  VGA/VGA_SYNC/count[4]_i_1/O
                         net (fo=70, routed)          1.117     9.431    VGA/VGA_SYNC/count_reg[4]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.555 r  VGA/VGA_SYNC/count[9]_i_8/O
                         net (fo=6, routed)           1.311    10.866    VGA/VGA_SYNC/count[9]_i_8_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.990 r  VGA/VGA_SYNC/count[9]_i_4/O
                         net (fo=2, routed)           0.476    11.466    VGA/VGA_SYNC/count[9]_i_4_n_0
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  VGA/VGA_SYNC/draw_pulse[5]_i_2/O
                         net (fo=6, routed)           1.203    12.793    VGA/Border/Horizontal/draw_pulse_reg[5]_0
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.150    12.943 r  VGA/Border/Horizontal/draw_pulse[1]_i_1/O
                         net (fo=1, routed)           0.713    13.656    VGA/Border/Horizontal/draw_pulse[1]_i_1_n_0
    SLICE_X34Y13         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.439    14.780    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y13         FDCE (Setup_fdce_C_D)       -0.235    14.785    VGA/Border/Horizontal/draw_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.300ns (26.792%)  route 6.285ns (73.208%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.183     8.260    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  VGA/VGA_SYNC/count[5]_i_1/O
                         net (fo=85, routed)          1.459     9.843    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  VGA/VGA_SYNC/count[9]_i_13/O
                         net (fo=1, routed)           0.000     9.967    VGA/VGA_SYNC/count[9]_i_13_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.500 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.500    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.823 r  VGA/VGA_SYNC/count_reg[9]_i_10/O[1]
                         net (fo=1, routed)           0.957    11.780    VGA/VGA_SYNC/Border/Horizontal/minusOp[9]
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.306    12.086 r  VGA/VGA_SYNC/count[9]_i_5/O
                         net (fo=1, routed)           0.466    12.552    VGA/VGA_SYNC/count[9]_i_5_n_0
    SLICE_X46Y10         LUT5 (Prop_lut5_I1_O)        0.124    12.676 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=17, routed)          0.993    13.669    VGA/Border/Horizontal/E[0]
    SLICE_X34Y13         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.439    14.780    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y13         FDCE (Setup_fdce_C_CE)      -0.169    14.851    VGA/Border/Horizontal/draw_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo2/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.616ns (18.529%)  route 7.105ns (81.471%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 f  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 f  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 r  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.062     8.139    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.263 f  VGA/VGA_SYNC/i__i_3__5/O
                         net (fo=130, routed)         2.317    10.580    VGA/VGA_SYNC/count_reg[9][2]
    SLICE_X14Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.704 f  VGA/VGA_SYNC/char_red[3]_i_19/O
                         net (fo=2, routed)           0.961    11.665    VGA/VGA_SYNC/char_red[3]_i_19_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.789 f  VGA/VGA_SYNC/char_red[3]_i_7__0/O
                         net (fo=1, routed)           0.813    12.602    VGA/VGA_SYNC/char_red[3]_i_7__0_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.150    12.752 r  VGA/VGA_SYNC/char_red[3]_i_2__0/O
                         net (fo=1, routed)           0.726    13.478    VGA/VGA_SYNC_n_166
    SLICE_X11Y4          LUT6 (Prop_lut6_I0_O)        0.328    13.806 r  VGA/char_red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.806    VGA/PlayerNo2/char_red_reg[3]_2
    SLICE_X11Y4          FDRE                                         r  VGA/PlayerNo2/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/PlayerNo2/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  VGA/PlayerNo2/char_red_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.031    15.048    VGA/PlayerNo2/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.414ns (16.744%)  route 7.031ns (83.256%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.112     8.190    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.314 r  VGA/VGA_SYNC/count[4]_i_1/O
                         net (fo=70, routed)          1.117     9.431    VGA/VGA_SYNC/count_reg[4]
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.555 r  VGA/VGA_SYNC/count[9]_i_8/O
                         net (fo=6, routed)           1.311    10.866    VGA/VGA_SYNC/count[9]_i_8_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.990 r  VGA/VGA_SYNC/count[9]_i_4/O
                         net (fo=2, routed)           0.476    11.466    VGA/VGA_SYNC/count[9]_i_4_n_0
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  VGA/VGA_SYNC/draw_pulse[5]_i_2/O
                         net (fo=6, routed)           1.008    12.597    VGA/VGA_SYNC/draw_pulse_reg[0]
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.152    12.749 r  VGA/VGA_SYNC/draw_pulse[0]_i_1/O
                         net (fo=1, routed)           0.780    13.529    VGA/Border/Horizontal/draw_pulse_reg[0]_11[0]
    SLICE_X34Y11         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X34Y11         FDCE (Setup_fdce_C_D)       -0.239    14.783    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.300ns (27.095%)  route 6.189ns (72.905%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.183     8.260    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  VGA/VGA_SYNC/count[5]_i_1/O
                         net (fo=85, routed)          1.459     9.843    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  VGA/VGA_SYNC/count[9]_i_13/O
                         net (fo=1, routed)           0.000     9.967    VGA/VGA_SYNC/count[9]_i_13_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.500 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.500    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.823 r  VGA/VGA_SYNC/count_reg[9]_i_10/O[1]
                         net (fo=1, routed)           0.957    11.780    VGA/VGA_SYNC/Border/Horizontal/minusOp[9]
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.306    12.086 r  VGA/VGA_SYNC/count[9]_i_5/O
                         net (fo=1, routed)           0.466    12.552    VGA/VGA_SYNC/count[9]_i_5_n_0
    SLICE_X46Y10         LUT5 (Prop_lut5_I1_O)        0.124    12.676 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=17, routed)          0.897    13.573    VGA/Border/Horizontal/E[0]
    SLICE_X34Y11         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X34Y11         FDCE (Setup_fdce_C_CE)      -0.169    14.853    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo1/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 2.692ns (31.079%)  route 5.970ns (68.921%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.083     8.161    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.285 r  VGA/VGA_SYNC/i__i_4__6/O
                         net (fo=176, routed)         1.347     9.632    VGA/CHANGE_Rectangle_Height_1/current_ver_pos_reg[8]
    SLICE_X11Y8          LUT4 (Prop_lut4_I3_O)        0.124     9.756 r  VGA/CHANGE_Rectangle_Height_1/red[3]_i_16__1/O
                         net (fo=1, routed)           0.000     9.756    VGA/CHANGE_Rectangle_Height_1/red[3]_i_16__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.306 r  VGA/CHANGE_Rectangle_Height_1/red_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.306    VGA/CHANGE_Rectangle_Height_1/red_reg[3]_i_8_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.577 r  VGA/CHANGE_Rectangle_Height_1/red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.105    11.683    VGA/VGA_SYNC/current_val_reg[9]_0[0]
    SLICE_X28Y9          LUT3 (Prop_lut3_I2_O)        0.401    12.084 f  VGA/VGA_SYNC/red[3]_i_4__1/O
                         net (fo=2, routed)           0.855    12.939    VGA/VGA_SYNC/red[3]_i_4__1_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.332    13.271 r  VGA/VGA_SYNC/char_red[3]_i_6/O
                         net (fo=1, routed)           0.351    13.622    VGA/p_0_in_5
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.746 r  VGA/char_red[3]_i_1/O
                         net (fo=1, routed)           0.000    13.746    VGA/PlayerNo1/char_red_reg[3]_2
    SLICE_X14Y7          FDRE                                         r  VGA/PlayerNo1/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.449    14.790    VGA/PlayerNo1/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  VGA/PlayerNo1/char_red_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.081    15.096    VGA/PlayerNo1/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 2.300ns (27.815%)  route 5.969ns (72.185%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.183     8.260    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  VGA/VGA_SYNC/count[5]_i_1/O
                         net (fo=85, routed)          1.459     9.843    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  VGA/VGA_SYNC/count[9]_i_13/O
                         net (fo=1, routed)           0.000     9.967    VGA/VGA_SYNC/count[9]_i_13_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.500 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.500    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.823 r  VGA/VGA_SYNC/count_reg[9]_i_10/O[1]
                         net (fo=1, routed)           0.957    11.780    VGA/VGA_SYNC/Border/Horizontal/minusOp[9]
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.306    12.086 r  VGA/VGA_SYNC/count[9]_i_5/O
                         net (fo=1, routed)           0.466    12.552    VGA/VGA_SYNC/count[9]_i_5_n_0
    SLICE_X46Y10         LUT5 (Prop_lut5_I1_O)        0.124    12.676 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=17, routed)          0.677    13.353    VGA/Border/Horizontal/E[0]
    SLICE_X40Y12         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.443    14.784    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.732    VGA/Border/Horizontal/draw_pulse_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 2.300ns (27.815%)  route 5.969ns (72.185%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.563     5.084    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.602 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.871     6.473    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  VGA/VGA_SYNC/i__i_7__1/O
                         net (fo=9, routed)           0.356     6.953    VGA/VGA_SYNC/i__i_7__1_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.077 f  VGA/VGA_SYNC/i__i_5__0/O
                         net (fo=41, routed)          1.183     8.260    VGA/VGA_SYNC/count_reg[3]_1
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  VGA/VGA_SYNC/count[5]_i_1/O
                         net (fo=85, routed)          1.459     9.843    VGA/VGA_SYNC/count_reg[9][0]
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  VGA/VGA_SYNC/count[9]_i_13/O
                         net (fo=1, routed)           0.000     9.967    VGA/VGA_SYNC/count[9]_i_13_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.500 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.500    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.823 r  VGA/VGA_SYNC/count_reg[9]_i_10/O[1]
                         net (fo=1, routed)           0.957    11.780    VGA/VGA_SYNC/Border/Horizontal/minusOp[9]
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.306    12.086 r  VGA/VGA_SYNC/count[9]_i_5/O
                         net (fo=1, routed)           0.466    12.552    VGA/VGA_SYNC/count[9]_i_5_n_0
    SLICE_X46Y10         LUT5 (Prop_lut5_I1_O)        0.124    12.676 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=17, routed)          0.677    13.353    VGA/Border/Horizontal/E[0]
    SLICE_X40Y12         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.443    14.784    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[3]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.732    VGA/Border/Horizontal/draw_pulse_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  1.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.595     1.478    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MAINFSM/Delayer/PRNGNumber_reg[11]/Q
                         net (fo=1, routed)           0.056     1.675    MAINFSM/Delayer/p_2_in[10]
    SLICE_X3Y4           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.866     1.993    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDPE (Hold_fdpe_C_D)         0.075     1.553    MAINFSM/Delayer/PRNGNumber_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 AVERAGE/bcdaverageinput_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.444    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  AVERAGE/bcdaverageinput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  AVERAGE/bcdaverageinput_reg[2]/Q
                         net (fo=1, routed)           0.101     1.686    AVERAGE/BCDConversion/Q[2]
    SLICE_X14Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  AVERAGE/BCDConversion/current_binary[2]_i_1/O
                         net (fo=1, routed)           0.000     1.731    AVERAGE/BCDConversion/current_binary[2]_i_1_n_0
    SLICE_X14Y16         FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     1.956    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X14Y16         FDCE (Hold_fdce_C_D)         0.120     1.578    AVERAGE/BCDConversion/current_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.445    AVERAGE/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  AVERAGE/averagevalue4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  AVERAGE/averagevalue4_reg[1]/Q
                         net (fo=1, routed)           0.051     1.660    AVERAGE/averagevalue4[1]
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.705 r  AVERAGE/bcdaverageinput[1]_i_1/O
                         net (fo=1, routed)           0.000     1.705    AVERAGE/bcdaverageinput_0[1]
    SLICE_X13Y15         FDCE                                         r  AVERAGE/bcdaverageinput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.830     1.957    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y15         FDCE                                         r  AVERAGE/bcdaverageinput_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X13Y15         FDCE (Hold_fdce_C_D)         0.091     1.549    AVERAGE/bcdaverageinput_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.445    AVERAGE/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  AVERAGE/averagevalue4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  AVERAGE/averagevalue4_reg[0]/Q
                         net (fo=1, routed)           0.052     1.661    AVERAGE/averagevalue4[0]
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.706 r  AVERAGE/bcdaverageinput[0]_i_1/O
                         net (fo=1, routed)           0.000     1.706    AVERAGE/bcdaverageinput_0[0]
    SLICE_X13Y15         FDCE                                         r  AVERAGE/bcdaverageinput_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.830     1.957    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y15         FDCE                                         r  AVERAGE/bcdaverageinput_reg[0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X13Y15         FDCE (Hold_fdce_C_D)         0.092     1.550    AVERAGE/bcdaverageinput_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 GAME/enable_nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/enable_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.594     1.477    GAME/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  GAME/enable_nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GAME/enable_nextstate_reg/Q
                         net (fo=2, routed)           0.123     1.741    GAME/enable_nextstate
    SLICE_X3Y10          FDCE                                         r  GAME/enable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    GAME/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  GAME/enable_state_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.075     1.567    GAME/enable_state_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.444    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  AVERAGE/sumvalue3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  AVERAGE/sumvalue3_reg[13]/Q
                         net (fo=2, routed)           0.121     1.706    AVERAGE/averagevalue3_reg[10]_0[10]
    SLICE_X9Y17          FDCE                                         r  AVERAGE/averagevalue3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.828     1.955    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  AVERAGE/averagevalue3_reg[10]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.075     1.532    AVERAGE/averagevalue3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.643%)  route 0.131ns (41.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.560     1.443    AVERAGE/clk_IBUF_BUFG
    SLICE_X15Y17         FDCE                                         r  AVERAGE/averagevalue4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  AVERAGE/averagevalue4_reg[10]/Q
                         net (fo=1, routed)           0.131     1.715    AVERAGE/averagevalue4[10]
    SLICE_X12Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  AVERAGE/bcdaverageinput[10]_i_1/O
                         net (fo=1, routed)           0.000     1.760    AVERAGE/bcdaverageinput_0[10]
    SLICE_X12Y17         FDCE                                         r  AVERAGE/bcdaverageinput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.828     1.955    AVERAGE/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  AVERAGE/bcdaverageinput_reg[10]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.120     1.577    AVERAGE/bcdaverageinput_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.595     1.478    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MAINFSM/Delayer/PRNGNumber_reg[15]/Q
                         net (fo=3, routed)           0.176     1.796    MAINFSM/Delayer/PRNGNumber_reg_n_0_[15]
    SLICE_X2Y4           SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.866     1.993    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y4           SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y4           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.611    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AVERAGE/bcdaverageinput_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.444    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  AVERAGE/bcdaverageinput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  AVERAGE/bcdaverageinput_reg[3]/Q
                         net (fo=1, routed)           0.136     1.721    AVERAGE/BCDConversion/Q[3]
    SLICE_X14Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  AVERAGE/BCDConversion/current_binary[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    AVERAGE/BCDConversion/current_binary[3]_i_1_n_0
    SLICE_X14Y16         FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     1.956    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X14Y16         FDCE (Hold_fdce_C_D)         0.121     1.579    AVERAGE/BCDConversion/current_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 GAME/enable_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/resetonstart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.593     1.476    GAME/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  GAME/enable_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  GAME/enable_state_reg/Q
                         net (fo=1, routed)           0.054     1.659    GAME/enable_state
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.099     1.758 r  GAME/resetonstart_i_1/O
                         net (fo=1, routed)           0.000     1.758    GAME/resetonstart_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  GAME/resetonstart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    GAME/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  GAME/resetonstart_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.091     1.567    GAME/resetonstart_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y16   AVERAGE/BCDConversion/current_CI_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y17   AVERAGE/BCDConversion/current_binary_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y14    AVERAGE/sumvalue3_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y14    AVERAGE/sumvalue3_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y14    AVERAGE/sumvalue3_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y14    AVERAGE/sumvalue3_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y15    AVERAGE/sumvalue3_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y15    AVERAGE/sumvalue3_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y13   AVERAGE/sumvalue4_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y4     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y4     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y14    AVERAGE/sumvalue3_reg[4]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y14    AVERAGE/sumvalue3_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y14    AVERAGE/sumvalue3_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y14    AVERAGE/sumvalue3_reg[7]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X11Y13   AVERAGE/sumvalue4_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X11Y13   AVERAGE/sumvalue4_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X11Y13   AVERAGE/sumvalue4_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X11Y13   AVERAGE/sumvalue4_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y4     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y4     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y16   AVERAGE/BCDConversion/current_CI_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X11Y16   AVERAGE/sumvalue4_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X11Y16   AVERAGE/sumvalue4_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y6     GAME/CLK_DIVIDE/oneHzClock/current_count_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y6     GAME/CLK_DIVIDE/oneHzClock/current_count_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y6     GAME/CLK_DIVIDE/oneHzClock/current_count_reg[7]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y6     MAINFSM/Delayer/PRNGNumber_reg[15]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y4     MAINFSM/Delayer/PRNGNumber_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X4Y4   MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X4Y4   MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y7  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y7  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y7  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y7  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y6  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y6  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y6  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X11Y6  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X10Y6  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y9   VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X4Y4  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X4Y4  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X1Y6  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y8  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y9  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X4Y4   MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X4Y4   MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X1Y6   MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X3Y5   MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y9   VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y9   VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y9   VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y9   VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.496ns (16.662%)  route 2.481ns (83.338%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.325    10.994    MAINFSM/Delayer/out[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.118 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.785    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.909 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.071    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.195 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    12.892    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.016 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.645    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.496ns (16.662%)  route 2.481ns (83.338%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.325    10.994    MAINFSM/Delayer/out[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.118 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.785    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.909 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.071    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.195 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    12.892    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.016 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.645    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.496ns (16.662%)  route 2.481ns (83.338%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.325    10.994    MAINFSM/Delayer/out[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.118 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.785    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.909 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.071    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.195 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    12.892    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.016 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.645    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.101ns  (logic 0.124ns (3.999%)  route 2.977ns (96.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.727    13.769    AVERAGE/E[0]
    SLICE_X13Y14         FDCE                                         f  AVERAGE/averagevalue1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.445    14.786    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  AVERAGE/averagevalue1_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.726    AVERAGE/averagevalue1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.101ns  (logic 0.124ns (3.999%)  route 2.977ns (96.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.727    13.769    AVERAGE/E[0]
    SLICE_X13Y14         FDCE                                         f  AVERAGE/averagevalue1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.445    14.786    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  AVERAGE/averagevalue1_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.726    AVERAGE/averagevalue1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.101ns  (logic 0.124ns (3.999%)  route 2.977ns (96.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.727    13.769    AVERAGE/E[0]
    SLICE_X13Y14         FDCE                                         f  AVERAGE/averagevalue1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.445    14.786    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  AVERAGE/averagevalue1_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.726    AVERAGE/averagevalue1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.101ns  (logic 0.124ns (3.999%)  route 2.977ns (96.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.727    13.769    AVERAGE/E[0]
    SLICE_X13Y14         FDCE                                         f  AVERAGE/averagevalue1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.445    14.786    AVERAGE/clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  AVERAGE/averagevalue1_reg[4]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.726    AVERAGE/averagevalue1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.126ns  (logic 0.124ns (3.967%)  route 3.002ns (96.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.752    13.794    AVERAGE/E[0]
    SLICE_X10Y12         FDCE                                         f  AVERAGE/averagevalue1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447    14.788    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  AVERAGE/averagevalue1_reg[0]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X10Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.764    AVERAGE/averagevalue1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.126ns  (logic 0.124ns (3.967%)  route 3.002ns (96.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.752    13.794    AVERAGE/E[0]
    SLICE_X10Y12         FDCE                                         f  AVERAGE/averagevalue1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447    14.788    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  AVERAGE/averagevalue1_reg[6]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X10Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.764    AVERAGE/averagevalue1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.126ns  (logic 0.124ns (3.967%)  route 3.002ns (96.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.250    11.918    MAINFSM/Delayer/out[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    12.042 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.752    13.794    AVERAGE/E[0]
    SLICE_X10Y12         FDCE                                         f  AVERAGE/averagevalue2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447    14.788    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  AVERAGE/averagevalue2_reg[0]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X10Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.764    AVERAGE/averagevalue2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.045ns (12.149%)  route 0.325ns (87.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.325     1.962    MAINFSM/Delayer/out[0]
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.045     2.007 r  MAINFSM/Delayer/FSM_sequential_FSM_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.007    MAINFSM/Delayer_n_1
    SLICE_X0Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.092     1.833    MAINFSM/FSM_sequential_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.045ns (8.093%)  route 0.511ns (91.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.511     2.147    MAINFSM/button4counter/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.045     2.192 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    MAINFSM/button4counter_n_16
    SLICE_X2Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.862    MAINFSM/FSM_sequential_FSM_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.045ns (7.556%)  route 0.551ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.551     2.187    MAINFSM/button4counter/out[0]
    SLICE_X3Y14          LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.232    MAINFSM/button4counter_n_15
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.835    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.045ns (7.150%)  route 0.584ns (92.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.584     2.221    MAINFSM/Delayer/out[0]
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.045     2.266 f  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     2.266    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X3Y7           FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.091     1.839    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.045ns (6.430%)  route 0.655ns (93.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.655     2.291    MAINFSM/Delayer/fourHzClock/out[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     2.336 f  MAINFSM/Delayer/fourHzClock/zero_i_i_1/O
                         net (fo=1, routed)           0.000     2.336    MAINFSM/Delayer/fourHzClock/zero_i_i_1_n_0
    SLICE_X1Y7           FDRE                                         f  MAINFSM/Delayer/fourHzClock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  MAINFSM/Delayer/fourHzClock/zero_i_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.091     1.839    MAINFSM/Delayer/fourHzClock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.045ns (7.606%)  route 0.547ns (92.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.404     2.041    MAINFSM/Delayer/fourHzClock/out[0]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.086 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.142     2.228    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X0Y7           FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y7           FDRE (Hold_fdre_C_CE)       -0.039     1.709    MAINFSM/Delayer/fourHzClock/current_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.045ns (7.606%)  route 0.547ns (92.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.404     2.041    MAINFSM/Delayer/fourHzClock/out[0]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.086 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.142     2.228    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X0Y7           FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[21]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y7           FDRE (Hold_fdre_C_CE)       -0.039     1.709    MAINFSM/Delayer/fourHzClock/current_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.045ns (7.606%)  route 0.547ns (92.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.404     2.041    MAINFSM/Delayer/fourHzClock/out[0]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.086 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.142     2.228    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X0Y7           FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[22]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y7           FDRE (Hold_fdre_C_CE)       -0.039     1.709    MAINFSM/Delayer/fourHzClock/current_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.045ns (7.606%)  route 0.547ns (92.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.404     2.041    MAINFSM/Delayer/fourHzClock/out[0]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.086 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.142     2.228    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X0Y7           FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[23]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y7           FDRE (Hold_fdre_C_CE)       -0.039     1.709    MAINFSM/Delayer/fourHzClock/current_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.090ns (14.486%)  route 0.531ns (85.514%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.144     1.780    MAINFSM/Delayer/out[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.825 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.939    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.984 f  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.273     2.257    MAINFSM/button3counter/E[0]
    SLICE_X3Y13          FDRE                                         f  MAINFSM/button3counter/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[1]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.705    MAINFSM/button3counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.101ns  (logic 0.683ns (62.027%)  route 0.418ns (37.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    8.818ns = ( 13.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          2.426    13.032    MAINFSM/Delayer/out[1]
    SLICE_X4Y7           LUT4 (Prop_lut4_I1_O)        0.124    13.156 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.662    13.818    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559    14.377 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/Q
                         net (fo=1, routed)           0.418    14.795    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_n_0
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124    14.919 r  MAINFSM/Delayer/PRNGNumber[7]_i_1/O
                         net (fo=1, routed)           0.000    14.919    MAINFSM/Delayer/p_2_in[7]
    SLICE_X3Y4           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519    14.860    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y4           FDPE (Setup_fdpe_C_D)        0.031    15.036    MAINFSM/Delayer/PRNGNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.242ns  (logic 0.496ns (15.300%)  route 2.746ns (84.700%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    13.095    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.219 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.848    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         f  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.242ns  (logic 0.496ns (15.300%)  route 2.746ns (84.700%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    13.095    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.219 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.848    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         f  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.242ns  (logic 0.496ns (15.300%)  route 2.746ns (84.700%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    13.095    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.219 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.848    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         f  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.334ns  (logic 0.496ns (14.876%)  route 2.838ns (85.124%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.280    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.404 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.941    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         f  AVERAGE/sumvalue4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.334ns  (logic 0.496ns (14.876%)  route 2.838ns (85.124%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.280    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.404 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.941    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         f  AVERAGE/sumvalue4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.334ns  (logic 0.496ns (14.876%)  route 2.838ns (85.124%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.280    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.404 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.941    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         f  AVERAGE/sumvalue4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.334ns  (logic 0.496ns (14.876%)  route 2.838ns (85.124%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.280    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.404 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.941    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         f  AVERAGE/sumvalue4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.320ns  (logic 0.496ns (14.939%)  route 2.824ns (85.060%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.280    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.404 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.522    13.926    AVERAGE/sumvalue4
    SLICE_X11Y16         FDCE                                         f  AVERAGE/sumvalue4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.444    14.785    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  AVERAGE/sumvalue4_reg[12]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X11Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.725    AVERAGE/sumvalue4_reg[12]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.320ns  (logic 0.496ns (14.939%)  route 2.824ns (85.060%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    11.197    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.321 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    11.988    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.274    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.398 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.280    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.404 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.522    13.926    AVERAGE/sumvalue4
    SLICE_X11Y16         FDCE                                         f  AVERAGE/sumvalue4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.444    14.785    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  AVERAGE/sumvalue4_reg[13]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X11Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.725    AVERAGE/sumvalue4_reg[13]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.045ns (6.763%)  route 0.620ns (93.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.620     2.233    MAINFSM/button4counter/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.045     2.278 f  MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.278    MAINFSM/button4counter_n_16
    SLICE_X2Y17          FDCE                                         f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.862    MAINFSM/FSM_sequential_FSM_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.908%)  route 0.606ns (93.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.606     2.220    MAINFSM/Delayer/out[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.045     2.265 r  MAINFSM/Delayer/FSM_sequential_FSM_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.265    MAINFSM/Delayer_n_1
    SLICE_X0Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.092     1.833    MAINFSM/FSM_sequential_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.045ns (6.372%)  route 0.661ns (93.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.661     2.274    MAINFSM/button4counter/out[1]
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.045     2.319 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.319    MAINFSM/button4counter_n_15
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.835    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.090ns (13.135%)  route 0.595ns (86.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.273     2.298    MAINFSM/button3counter/E[0]
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[1]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.705    MAINFSM/button3counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.090ns (13.135%)  route 0.595ns (86.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.273     2.298    MAINFSM/button3counter/E[0]
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[2]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.705    MAINFSM/button3counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.090ns (13.135%)  route 0.595ns (86.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.273     2.298    MAINFSM/button3counter/E[0]
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MAINFSM/button3counter/current_count_reg[3]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.705    MAINFSM/button3counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.090ns (11.374%)  route 0.701ns (88.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.379     2.404    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X2Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.745    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.059     1.804    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.205ns (24.376%)  route 0.636ns (75.624%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.314     2.339    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.045     2.384 r  VGA/CHANGE_Rectangle_Height_3/plusOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     2.384    VGA/CHANGE_Rectangle_Height_3/plusOp_carry__0_i_5__0_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.454 r  VGA/CHANGE_Rectangle_Height_3/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.454    VGA/CHANGE_Rectangle_Height_3/plusOp_carry__0_n_7
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.850    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.201ns (23.437%)  route 0.657ns (76.563%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.335     2.360    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.045     2.405 r  VGA/CHANGE_Rectangle_Height_3/plusOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.405    VGA/CHANGE_Rectangle_Height_3/plusOp_carry_i_2__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.471 r  VGA/CHANGE_Rectangle_Height_3/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.471    VGA/CHANGE_Rectangle_Height_3/plusOp_carry_n_5
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.852    VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.198ns (23.088%)  route 0.660ns (76.912%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.208     1.821    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.866 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.114     1.980    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.338     2.363    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.045     2.408 r  VGA/CHANGE_Rectangle_Height_3/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.408    VGA/CHANGE_Rectangle_Height_3/plusOp_carry_i_1__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.471 r  VGA/CHANGE_Rectangle_Height_3/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.471    VGA/CHANGE_Rectangle_Height_3/plusOp_carry_n_4
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.852    VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        1.101ns  (logic 0.683ns (62.027%)  route 0.418ns (37.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    8.790ns = ( 13.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          2.394    13.004    MAINFSM/Delayer/out[2]
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.124    13.128 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.662    13.790    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559    14.349 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/Q
                         net (fo=1, routed)           0.418    14.767    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_n_0
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124    14.891 r  MAINFSM/Delayer/PRNGNumber[7]_i_1/O
                         net (fo=1, routed)           0.000    14.891    MAINFSM/Delayer/p_2_in[7]
    SLICE_X3Y4           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519    14.860    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y4           FDPE (Setup_fdpe_C_D)        0.031    15.036    MAINFSM/Delayer/PRNGNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.496ns (15.085%)  route 2.792ns (84.915%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    13.145    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.269 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.898    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.496ns (15.085%)  route 2.792ns (84.915%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    13.145    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.269 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.898    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.496ns (15.085%)  route 2.792ns (84.915%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.697    13.145    MAINFSM/button4counter/E[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.269 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.629    13.898    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.515    14.856    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.572    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.380ns  (logic 0.496ns (14.673%)  route 2.884ns (85.327%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.331    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.991    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.380ns  (logic 0.496ns (14.673%)  route 2.884ns (85.327%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.331    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.991    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.380ns  (logic 0.496ns (14.673%)  route 2.884ns (85.327%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.331    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.991    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.380ns  (logic 0.496ns (14.673%)  route 2.884ns (85.327%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.331    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.536    13.991    AVERAGE/sumvalue4
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446    14.787    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  AVERAGE/sumvalue4_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.727    AVERAGE/sumvalue4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.366ns  (logic 0.496ns (14.735%)  route 2.870ns (85.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.331    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.522    13.976    AVERAGE/sumvalue4
    SLICE_X11Y16         FDCE                                         r  AVERAGE/sumvalue4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.444    14.785    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  AVERAGE/sumvalue4_reg[12]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X11Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.725    AVERAGE/sumvalue4_reg[12]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.366ns  (logic 0.496ns (14.735%)  route 2.870ns (85.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.636    11.247    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.371 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.668    12.038    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.162 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.162    12.324    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.448 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.882    13.331    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.522    13.976    AVERAGE/sumvalue4
    SLICE_X11Y16         FDCE                                         r  AVERAGE/sumvalue4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.444    14.785    AVERAGE/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  AVERAGE/sumvalue4_reg[13]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X11Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.725    AVERAGE/sumvalue4_reg[13]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  0.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.045ns (8.316%)  route 0.496ns (91.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.496     2.111    MAINFSM/Delayer/out[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.156 r  MAINFSM/Delayer/FSM_sequential_FSM_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.156    MAINFSM/Delayer_n_1
    SLICE_X0Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.092     1.833    MAINFSM/FSM_sequential_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.045ns (7.938%)  route 0.522ns (92.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.291     1.906    MAINFSM/Delayer/out[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.231     2.182    AVERAGE/E[0]
    SLICE_X7Y15          FDCE                                         r  AVERAGE/averagevalue1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     1.985    AVERAGE/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  AVERAGE/averagevalue1_reg[8]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X7Y15          FDCE (Hold_fdce_C_CE)       -0.039     1.702    AVERAGE/averagevalue1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.045ns (7.238%)  route 0.577ns (92.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.291     1.906    MAINFSM/Delayer/out[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.286     2.237    AVERAGE/E[0]
    SLICE_X7Y16          FDCE                                         r  AVERAGE/averagevalue4_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.857     1.984    AVERAGE/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  AVERAGE/averagevalue4_reg[9]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X7Y16          FDCE (Hold_fdce_C_CE)       -0.039     1.701    AVERAGE/averagevalue4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.045ns (5.929%)  route 0.714ns (94.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.714     2.329    MAINFSM/button4counter/out[2]
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.045     2.374 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.374    MAINFSM/button4counter_n_15
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     1.988    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.835    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.090ns (12.162%)  route 0.650ns (87.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     1.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.162     2.125    MAINFSM/button4counter/zero_i_reg
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     2.170 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.185     2.355    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X1Y11          FDRE (Hold_fdre_C_R)        -0.018     1.729    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.090ns (12.183%)  route 0.649ns (87.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     1.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.229     2.193    MAINFSM/button2counter/zero_i_reg
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.116     2.354    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     1.986    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X5Y14          FDRE (Hold_fdre_C_R)        -0.018     1.724    MAINFSM/button2counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.090ns (12.183%)  route 0.649ns (87.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     1.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.229     2.193    MAINFSM/button2counter/zero_i_reg
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.116     2.354    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     1.986    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X5Y14          FDRE (Hold_fdre_C_R)        -0.018     1.724    MAINFSM/button2counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.090ns (12.183%)  route 0.649ns (87.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     1.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.229     2.193    MAINFSM/button2counter/zero_i_reg
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.116     2.354    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     1.986    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[2]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X5Y14          FDRE (Hold_fdre_C_R)        -0.018     1.724    MAINFSM/button2counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.090ns (12.183%)  route 0.649ns (87.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     1.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.229     2.193    MAINFSM/button2counter/zero_i_reg
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.116     2.354    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     1.986    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  MAINFSM/button2counter/current_count_reg[3]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X5Y14          FDRE (Hold_fdre_C_R)        -0.018     1.724    MAINFSM/button2counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.090ns (12.081%)  route 0.655ns (87.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     1.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.119     2.083    MAINFSM/button3counter/zero_i_reg
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.045     2.128 r  MAINFSM/button3counter/current_count[3]_i_1__1/O
                         net (fo=4, routed)           0.232     2.360    MAINFSM/button3counter/current_count[3]_i_1__1_n_0
    SLICE_X4Y12          FDRE                                         r  MAINFSM/button3counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.860     1.987    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  MAINFSM/button3counter/current_count_reg[0]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y12          FDRE (Hold_fdre_C_R)        -0.018     1.725    MAINFSM/button3counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.197ns,  Total Violation       -0.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 1.464ns (14.780%)  route 8.440ns (85.220%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.148ns = ( 12.148 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     3.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         8.440    11.904    MAINFSM/Delayer/reset_IBUF
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.511     9.852    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.418    10.270 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.206    11.476    MAINFSM/Delayer/out[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.100    11.576 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.572    12.148    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    12.148    
                         clock uncertainty           -0.035    12.112    
    SLICE_X4Y4           LDCE (Recov_ldce_G_CLR)     -0.405    11.707    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 -0.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.922ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.075ns  (logic 0.232ns (5.688%)  route 3.843ns (94.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 8.245 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         0.232     7.232 f  reset_IBUF_inst/O
                         net (fo=451, routed)         3.843    11.075    MAINFSM/Delayer/reset_IBUF
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     6.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.204     7.189 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.692     7.881    MAINFSM/Delayer/out[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.056     7.937 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.308     8.245    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     8.245    
    SLICE_X4Y4           LDCE (Remov_ldce_G_CLR)     -0.092     8.153    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.153    
                         arrival time                          11.075    
  -------------------------------------------------------------------
                         slack                                  2.922    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[1] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.904ns  (logic 1.464ns (14.780%)  route 8.440ns (85.220%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 17.997 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         8.440    16.904    MAINFSM/Delayer/reset_IBUF
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.511    14.852    MAINFSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.367    15.219 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          2.106    17.325    MAINFSM/Delayer/out[1]
    SLICE_X4Y7           LUT4 (Prop_lut4_I1_O)        0.100    17.425 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.572    17.997    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    17.997    
                         clock uncertainty           -0.035    17.961    
    SLICE_X4Y4           LDCE (Recov_ldce_G_CLR)     -0.405    17.556    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.030ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[1] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 1.393ns (16.128%)  route 7.246ns (83.872%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         7.246    10.640    MAINFSM/Delayer/reset_IBUF
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          2.426     8.032    MAINFSM/Delayer/out[1]
    SLICE_X4Y7           LUT4 (Prop_lut4_I1_O)        0.124     8.156 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.662     8.818    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     8.818    
    SLICE_X4Y4           LDCE (Remov_ldce_G_CLR)     -0.208     8.610    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.610    
                         arrival time                          10.640    
  -------------------------------------------------------------------
                         slack                                  2.030    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[2] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.904ns  (logic 1.464ns (14.780%)  route 8.440ns (85.220%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 17.953 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         8.440    16.904    MAINFSM/Delayer/reset_IBUF
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.514    14.855    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.367    15.222 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          2.059    17.282    MAINFSM/Delayer/out[2]
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.100    17.382 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.572    17.953    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    17.953    
                         clock uncertainty           -0.035    17.918    
    SLICE_X4Y4           LDCE (Recov_ldce_G_CLR)     -0.405    17.513    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.057ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[2] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 1.393ns (16.128%)  route 7.246ns (83.872%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         7.246    10.640    MAINFSM/Delayer/reset_IBUF
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633     5.154    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          2.394     8.004    MAINFSM/Delayer/out[2]
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.124     8.128 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.662     8.790    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X4Y4           LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     8.790    
    SLICE_X4Y4           LDCE (Remov_ldce_G_CLR)     -0.208     8.582    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.582    
                         arrival time                          10.640    
  -------------------------------------------------------------------
                         slack                                  2.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.542ns  (logic 0.124ns (4.878%)  route 2.418ns (95.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.433    12.101    MAINFSM/Delayer/out[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124    12.225 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.986    13.210    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X3Y5           FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519    14.860    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y5           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y5           FDPE (Recov_fdpe_C_PRE)     -0.359    14.646    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        1.998ns  (logic 0.124ns (6.206%)  route 1.874ns (93.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.941    11.609    MAINFSM/Delayer/out[0]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124    11.733 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.933    12.666    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X1Y6           FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519    14.860    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.600    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        1.652ns  (logic 0.124ns (7.506%)  route 1.528ns (92.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns = ( 10.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    10.668 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.941    11.609    MAINFSM/Delayer/out[0]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124    11.733 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.587    12.320    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518    14.859    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.599    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.124ns (4.842%)  route 2.437ns (95.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587     8.229    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.124ns (4.842%)  route 2.437ns (95.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587     8.229    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.124ns (4.842%)  route 2.437ns (95.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587     8.229    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.124ns (4.842%)  route 2.437ns (95.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587     8.229    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.124ns (4.842%)  route 2.437ns (95.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587     8.229    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X10Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    14.618    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.124ns (5.280%)  route 2.225ns (94.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374     8.017    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.124ns (5.280%)  route 2.225ns (94.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.851     6.519    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.643 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374     8.017    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.810%)  route 0.616ns (93.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     2.297    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.745    
    SLICE_X2Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.678    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.810%)  route 0.616ns (93.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     2.297    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.653    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.810%)  route 0.616ns (93.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     2.297    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.653    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.810%)  route 0.616ns (93.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     2.297    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.653    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.810%)  route 0.616ns (93.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     2.297    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.653    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.045ns (6.274%)  route 0.672ns (93.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     2.353    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.045ns (6.274%)  route 0.672ns (93.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     2.353    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.045ns (6.274%)  route 0.672ns (93.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     2.353    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.045ns (6.274%)  route 0.672ns (93.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     2.353    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.587%)  route 0.760ns (94.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.350     1.986    MAINFSM/Clock/out[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.045     2.031 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.411     2.442    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y10          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism             -0.244     1.745    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.653    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.124ns (4.294%)  route 2.764ns (95.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.494    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.124ns (4.294%)  route 2.764ns (95.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.494    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.124ns (4.294%)  route 2.764ns (95.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.494    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.124ns (4.294%)  route 2.764ns (95.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.494    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.124ns (4.294%)  route 2.764ns (95.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.494    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X10Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    14.618    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.675ns  (logic 0.124ns (4.635%)  route 2.551ns (95.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    13.281    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.675ns  (logic 0.124ns (4.635%)  route 2.551ns (95.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    13.281    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.675ns  (logic 0.124ns (4.635%)  route 2.551ns (95.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    13.281    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.675ns  (logic 0.124ns (4.635%)  route 2.551ns (95.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    13.281    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.596ns  (logic 0.124ns (4.776%)  route 2.472ns (95.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.177    11.783    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.907 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.295    13.203    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y7          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.450    14.791    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.045ns (3.373%)  route 1.289ns (96.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.099     2.712    MAINFSM/Delayer/out[1]
    SLICE_X3Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.757 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.190     2.947    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.656    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.045ns (2.834%)  route 1.543ns (97.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.099     2.712    MAINFSM/Delayer/out[1]
    SLICE_X3Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.757 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.444     3.201    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X1Y6           FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.866     1.993    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.749    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.657    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.045ns (2.790%)  route 1.568ns (97.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.212     2.825    MAINFSM/Delayer/out[1]
    SLICE_X4Y7           LUT4 (Prop_lut4_I1_O)        0.045     2.870 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.357     3.226    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X3Y5           FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.866     1.993    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y5           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.749    
    SLICE_X3Y5           FDPE (Remov_fdpe_C_PRE)     -0.095     1.654    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             5.772ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.159%)  route 0.827ns (94.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.485    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X2Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.713    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.797ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.159%)  route 0.827ns (94.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.485    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.159%)  route 0.827ns (94.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.485    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.159%)  route 0.827ns (94.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.485    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.159%)  route 0.827ns (94.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.485    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.851ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.929ns  (logic 0.045ns (4.846%)  route 0.884ns (95.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     7.542    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.690    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           7.542    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.851ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.929ns  (logic 0.045ns (4.846%)  route 0.884ns (95.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.561     7.174    MAINFSM/Clock/out[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.219 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     7.542    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.690    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           7.542    
  -------------------------------------------------------------------
                         slack                                  5.851    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.864%)  route 2.425ns (95.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.160    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.864%)  route 2.425ns (95.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.160    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.864%)  route 2.425ns (95.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.160    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.864%)  route 2.425ns (95.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.160    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.864%)  route 2.425ns (95.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.587    13.160    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X10Y6          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.451    14.792    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    14.618    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.337ns  (logic 0.124ns (5.306%)  route 2.213ns (94.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    12.947    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.337ns  (logic 0.124ns (5.306%)  route 2.213ns (94.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    12.947    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.337ns  (logic 0.124ns (5.306%)  route 2.213ns (94.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    12.947    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.337ns  (logic 0.124ns (5.306%)  route 2.213ns (94.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.374    12.947    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X4Y8           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.258ns  (logic 0.124ns (5.491%)  route 2.134ns (94.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 10.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633    10.154    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456    10.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.839    11.449    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.573 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.295    12.868    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X11Y7          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.450    14.791    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.267%)  route 1.332ns (96.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          1.142     2.757    MAINFSM/Delayer/out[2]
    SLICE_X3Y8           LUT4 (Prop_lut4_I1_O)        0.045     2.802 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.190     2.992    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y7           FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.656    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.045ns (2.867%)  route 1.525ns (97.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          1.168     2.783    MAINFSM/Delayer/out[2]
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.045     2.828 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.357     3.185    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X3Y5           FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.866     1.993    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y5           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.749    
    SLICE_X3Y5           FDPE (Remov_fdpe_C_PRE)     -0.095     1.654    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.045ns (2.758%)  route 1.586ns (97.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          1.142     2.757    MAINFSM/Delayer/out[2]
    SLICE_X3Y8           LUT4 (Prop_lut4_I1_O)        0.045     2.802 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.444     3.247    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X1Y6           FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.866     1.993    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.749    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.657    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             5.517ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.318%)  route 0.570ns (92.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.230    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X2Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.713    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           7.230    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.542ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.318%)  route 0.570ns (92.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.230    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.230    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.318%)  route 0.570ns (92.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.230    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.230    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.318%)  route 0.570ns (92.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.230    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.230    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.318%)  route 0.570ns (92.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.266     7.230    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.035     1.780    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.688    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           7.230    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.596ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.671ns  (logic 0.045ns (6.703%)  route 0.626ns (93.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     7.286    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.690    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           7.286    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.671ns  (logic 0.045ns (6.703%)  route 0.626ns (93.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.304     6.919    MAINFSM/Clock/out[2]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     6.964 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.323     7.286    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X3Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.690    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           7.286    
  -------------------------------------------------------------------
                         slack                                  5.596    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.152ns  (logic 1.464ns (20.466%)  route 5.688ns (79.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.688    14.152    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y19         FDCE                                         f  DISP/SELECTOR/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433    14.774    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  DISP/SELECTOR/count_reg[4]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.334    DISP/SELECTOR/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.152ns  (logic 1.464ns (20.466%)  route 5.688ns (79.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.688    14.152    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y19         FDCE                                         f  DISP/SELECTOR/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433    14.774    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  DISP/SELECTOR/count_reg[5]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.334    DISP/SELECTOR/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.152ns  (logic 1.464ns (20.466%)  route 5.688ns (79.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.688    14.152    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y19         FDCE                                         f  DISP/SELECTOR/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433    14.774    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  DISP/SELECTOR/count_reg[6]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.334    DISP/SELECTOR/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.152ns  (logic 1.464ns (20.466%)  route 5.688ns (79.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.688    14.152    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y19         FDCE                                         f  DISP/SELECTOR/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433    14.774    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  DISP/SELECTOR/count_reg[7]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.334    DISP/SELECTOR/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.145ns  (logic 1.464ns (20.488%)  route 5.681ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.681    14.145    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y18         FDCE                                         f  DISP/SELECTOR/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.434    14.775    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  DISP/SELECTOR/count_reg[0]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X35Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.335    DISP/SELECTOR/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.145ns  (logic 1.464ns (20.488%)  route 5.681ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.681    14.145    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y18         FDCE                                         f  DISP/SELECTOR/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.434    14.775    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  DISP/SELECTOR/count_reg[1]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X35Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.335    DISP/SELECTOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.145ns  (logic 1.464ns (20.488%)  route 5.681ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.681    14.145    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y18         FDCE                                         f  DISP/SELECTOR/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.434    14.775    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  DISP/SELECTOR/count_reg[2]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X35Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.335    DISP/SELECTOR/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.145ns  (logic 1.464ns (20.488%)  route 5.681ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.681    14.145    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y18         FDCE                                         f  DISP/SELECTOR/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.434    14.775    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  DISP/SELECTOR/count_reg[3]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X35Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.335    DISP/SELECTOR/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.000ns  (logic 1.464ns (20.910%)  route 5.537ns (79.090%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.537    14.000    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y20         FDCE                                         f  DISP/SELECTOR/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433    14.774    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  DISP/SELECTOR/count_reg[10]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X35Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.334    DISP/SELECTOR/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/SELECTOR/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.000ns  (logic 1.464ns (20.910%)  route 5.537ns (79.090%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=451, routed)         5.537    14.000    DISP/SELECTOR/reset_IBUF
    SLICE_X35Y20         FDCE                                         f  DISP/SELECTOR/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433    14.774    DISP/SELECTOR/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  DISP/SELECTOR/count_reg[11]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X35Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.334    DISP/SELECTOR/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/DIVIDER/megaHzClock_25MHz/i_zero_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.393ns (42.955%)  route 1.850ns (57.045%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.850     5.244    VGA/DIVIDER/megaHzClock_25MHz/reset_IBUF
    SLICE_X46Y10         FDCE                                         f  VGA/DIVIDER/megaHzClock_25MHz/i_zero_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.086    VGA/DIVIDER/megaHzClock_25MHz/clk_IBUF_BUFG
    SLICE_X46Y10         FDCE                                         r  VGA/DIVIDER/megaHzClock_25MHz/i_zero_reg/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X46Y10         FDCE (Remov_fdce_C_CLR)     -0.155     4.967    VGA/DIVIDER/megaHzClock_25MHz/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -4.967    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.393ns (42.926%)  route 1.853ns (57.074%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.853     5.246    VGA/Border/Horizontal/reset_IBUF
    SLICE_X46Y11         FDCE                                         f  VGA/Border/Horizontal/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.085    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  VGA/Border/Horizontal/count_reg[0]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X46Y11         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/Border/Horizontal/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.393ns (42.926%)  route 1.853ns (57.074%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.853     5.246    VGA/Border/Horizontal/reset_IBUF
    SLICE_X46Y11         FDCE                                         f  VGA/Border/Horizontal/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.085    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  VGA/Border/Horizontal/count_reg[1]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X46Y11         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/Border/Horizontal/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.393ns (42.926%)  route 1.853ns (57.074%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.853     5.246    VGA/Border/Horizontal/reset_IBUF
    SLICE_X46Y11         FDCE                                         f  VGA/Border/Horizontal/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.085    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  VGA/Border/Horizontal/count_reg[2]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X46Y11         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/Border/Horizontal/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.393ns (42.926%)  route 1.853ns (57.074%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.853     5.246    VGA/Border/Horizontal/reset_IBUF
    SLICE_X46Y11         FDCE                                         f  VGA/Border/Horizontal/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.085    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  VGA/Border/Horizontal/count_reg[3]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X46Y11         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/Border/Horizontal/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.393ns (42.955%)  route 1.850ns (57.045%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.850     5.244    VGA/DIVIDER/megaHzClock_25MHz/reset_IBUF
    SLICE_X46Y10         FDPE                                         f  VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.086    VGA/DIVIDER/megaHzClock_25MHz/clk_IBUF_BUFG
    SLICE_X46Y10         FDPE                                         r  VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[0]/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X46Y10         FDPE (Remov_fdpe_C_PRE)     -0.161     4.961    VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.961    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.393ns (42.955%)  route 1.850ns (57.045%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.850     5.244    VGA/DIVIDER/megaHzClock_25MHz/reset_IBUF
    SLICE_X46Y10         FDPE                                         f  VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.086    VGA/DIVIDER/megaHzClock_25MHz/clk_IBUF_BUFG
    SLICE_X46Y10         FDPE                                         r  VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[1]/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X46Y10         FDPE (Remov_fdpe_C_PRE)     -0.161     4.961    VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.961    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.393ns (42.591%)  route 1.878ns (57.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.878     5.272    VGA/Border/Horizontal/reset_IBUF
    SLICE_X46Y13         FDCE                                         f  VGA/Border/Horizontal/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.562     5.083    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X46Y13         FDCE                                         r  VGA/Border/Horizontal/count_reg[8]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.035     5.119    
    SLICE_X46Y13         FDCE (Remov_fdce_C_CLR)     -0.155     4.964    VGA/Border/Horizontal/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.964    
                         arrival time                           5.272    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.393ns (42.591%)  route 1.878ns (57.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.878     5.272    VGA/Border/Horizontal/reset_IBUF
    SLICE_X46Y13         FDCE                                         f  VGA/Border/Horizontal/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.562     5.083    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X46Y13         FDCE                                         r  VGA/Border/Horizontal/count_reg[9]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.035     5.119    
    SLICE_X46Y13         FDCE (Remov_fdce_C_CLR)     -0.155     4.964    VGA/Border/Horizontal/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.964    
                         arrival time                           5.272    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.393ns (42.197%)  route 1.909ns (57.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=451, routed)         1.909     5.302    MAINFSM/reset_IBUF
    SLICE_X3Y14          FDCE                                         f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.633     5.154    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism              0.000     5.154    
                         clock uncertainty            0.035     5.190    
    SLICE_X3Y14          FDCE (Remov_fdce_C_CLR)     -0.208     4.982    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           5.302    
  -------------------------------------------------------------------
                         slack                                  0.320    





