[1] Y. Zhang et al., “Secure information and resource sharing in
cloud,” ser. CODASPY 715. New York, NY, USA: ACM,
2015, pp. 131-133.

[2] J. Demme et al., “Side-channel vulnerability factor: A metric
for measuring information leakage,’ in ISCA, ser. ISCA 712.
Washington, DC, USA: IEEE Computer Society, 2012, pp.
106-117.

[3] Y. Zhou et al., “CASH: Supporting IaaS customers with a
sub-core configurable architecture,” ser. ISCA, 2016.

[4] M. Shahrad and D. Wentzlaff, “Availability knob: Flexible
user-defined availability in the cloud,” in SoCC, ser. SoCC
716. New York, NY, USA: ACM, 2016, pp. 42-56.

[5] G. E. Suh et al, “Secure program execution via dynamic
information flow tracking,” SIGARCH Comput. Archit. News,
vol. 32, no. 5, pp. 85-96, Oct. 2004.

[6] J. W. Lee et al., “A technique to build a secret key in
integrated circuits for identification and authentication applications,” in VEST Circuits, 2004. Digest of Technical Papers.
2004 Symposium on, June 2004, pp. 176-179.

[7] The Intel Safer Computing Initiative: Bulding Blocks for
Trusted Computing, Intel, 2006.

[8] D. L. C. Thekkath e# al., “Architectural support for copy
and tamper resistant software,” in ASPLOS, ser. ASPLOS IX,
2000, pp. 168-177.

[9] G. E. Suh et al., “Aegis: Architecture for tamper-evident and.
tamper-resistant processing,” in ICS, ser. ICS 03, 2003, pp.
160-171.

[10] C. W. Fletcher ef al, “A secure processor architecture for
encrypted computation on untrusted programs,” in STC, ser.
STC 712, 2012, pp. 3-8.

[11] Y. Wang and G. E. Suh, “Efficient timing channel protection
for on-chip networks,” ser. NOCS °12, 2012, pp. 142-151.

[12] H. M. G. Wassel ef al., “Surfnoc: A low latency and provably non-interfering approach to secure networks-on-chip,” in
ISCA, ser. ISCA ’13, 2013, pp. 583-594.

[13] Y. Zhou and D. Wentzlaff, “MITTS: memory inter-arrival
time traffic shaping,” in ISCA 2016, Seoul, South Korea, June
18-22, 2016, 2016, pp. 532-544.

[14] C. Fletcher et al., “Suppressing the oblivious ram timing
channel while making information leakage and program efficiency trade-offs,” in HPCA, Feb 2014, pp. 213-224.

[15] Y. Wang et al., “Timing channel protection for a shared
memory controller,’ in HPCA, 2014, pp. 225-236.

[16] A. Shafiee et al., “Avoiding information leakage in the memory controller with fixed service policies,” ser. MICRO-48.
New York, NY, USA: ACM, 2015, pp. 89-101.

[17] E. Stefanov et al., “Path ORAM: An extremely simple oblivious ram protocol,” in CCS, ser. CCS °13. New York, NY,
USA: ACM, 2013, pp. 299-310.

[18] C. Fletcher et al., “A secure processor architecture for encrypted computation on untrusted programs.”

[19] J. Balkind et al., “Openpiton: An open source manycore
research framework,” in ASPLOS, ser. ASPLOS °16. New
York, NY, USA: ACM, 2016, pp. 217-232.

[20] Y. Zhou and D. Wentzlaff, “The sharing architecture: Subcore configurability for iaas clouds,” in ASPLOS, ser. ASPLOS ’14. New York, NY, USA: ACM, 2014, pp. 559-574.

[21] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “Dramsim2: A
cycle accurate memory system simulator,’ Computer Architecture Letters, vol. 10, no. 1, pp. 16 -19, jan.-june 2011.

[22] N. Binkert et al., “The GEMS simulator,” SIGARCH Comput.
Archit. News, vol. 39, no. 2, pp. 1-7, Aug. 2011.

[23] S. Guiasu, Information Theory with Applications. New York:
McGraw-Hill, 1977.

[24] L. Sankar et al., “Utility-privacy tradeoffs in databases: An
information-theoretic approach,” IEEE Transactions on Information Forensics and Security, vol. 8, no. 6, pp. 838-852,
June 2013.

[25] J. Dautrich and C. Ravishankar, “Tunably-oblivious memory:
Generalizing oram to enable privacy-efficiency tradeoffs,” ser.
CODASPY ’15. ACM, 2015, pp. 313-324.

[26] H. Yamamoto, “A source coding problem for sources with
additional outputs to keep secret from the receiver or wiretappers (corresp.),’ IEEE Transactions on Information Theory,
vol. 29, no. 6, pp. 918-923, Nov 1983.

[27] L. Sweeney, “K-anonymity: A model for protecting privacy,”
Int. J. Uncertain. Fuzziness Knowl.-Based Syst., vol. 10, no. 5,
pp. 557-570, Oct. 2002.

[28] A. Wyner and J. Ziv, “The rate-distortion function for source
coding with side information at the decoder,’ IEEE Transactions on Information Theory, vol. 22, no. 1, pp. 1-10, Jan
1976.

[29] P. Cuff and L. Yu, “Differential privacy as a mutual information constraint,’ CoRR, vol. abs/1608.03677, 2016.

[30] L. Subramanian et al., “MISE: Providing performance predictability and improving fairness in shared main memory
systems,” in HPCA, 2013, pp. 639-650.

[31] J. Chen and G. Venkataramani, “Cc-hunter: Uncovering
covert timing channels on shared processor hardware,” in
MICRO, Dec 2014, pp. 216-228.

[32] Z. Wang and R. B. Lee, “Covert and side channels due to
processor architecture,” ser. ACSAC ’06. Washington, DC,
USA: IEEE Computer Society, 2006, pp. 473-482.

[33] O. Aciigmez, “Yet another microarchitectural attack:: Exploiting i-cache,” ser. CSAW ’07, 2007, pp. 11-18.

[34] Z. Wang and R. B. Lee, “New cache designs for thwarting
software cache-based side channel attacks,’ in JSCA, ser.
ISCA ’07, 2007, pp. 494-505.

[35] O. Aciiccmez et al., “Predicting secret keys via branch
prediction,” ser. CT-RSA’07, 2006, pp. 225-242.

[36] K. Goossens, J. Dielissen, and A. Radulescu, “Thereal network on chip: Concepts, architectures, and implementations,”
IEEE Des. Test, vol. 22, no. 5, pp. 414-421, 2005.

[37] A. Gundu et al., “Memory bandwidth reservation in the cloud.
to avoid information leakage in the memory controller,” ser.
HASP ’14. New York, NY, USA: ACM, 2014, pp. 11:1-11:5.