digraph "CFG for '_Z11scaleParamsiifPfS_' function" {
	label="CFG for '_Z11scaleParamsiifPfS_' function";

	Node0x64ad650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp slt i32 %14, %0\l  %24 = icmp slt i32 %22, %1\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %42\l|{<s0>T|<s1>F}}"];
	Node0x64ad650:s0 -> Node0x64b10c0;
	Node0x64ad650:s1 -> Node0x64b1150;
	Node0x64b10c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %22, %0\l  %28 = add nsw i32 %27, %14\l  %29 = sext i32 %14 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %4, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = tail call float @llvm.sqrt.f32(float %31)\l  %33 = fdiv contract float %2, %32\l  %34 = fcmp contract olt float %33, 0.000000e+00\l  %35 = fcmp contract ogt float %33, 1.000000e+00\l  %36 = select contract i1 %35, float 1.000000e+00, float %33\l  %37 = select contract i1 %34, float 0.000000e+00, float %36\l  %38 = sext i32 %28 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %3, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = fmul contract float %40, %37\l  store float %41, float addrspace(1)* %39, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x64b10c0 -> Node0x64b1150;
	Node0x64b1150 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  ret void\l}"];
}
