// Seed: 3851995007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input  uwire id_0,
    inout  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  wire  id_5,
    output wand  id_6,
    output tri1  id_7
);
  tri id_9;
  assign id_9 = id_9 | -1 ? id_0 && id_3 : id_5;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_2 = {1'h0{1}};
endmodule
