## Putting It All Together

> ##将所有内容放在一起

In this section, we will compare the Weitek 3364, the MIPS R3010, and the Texas Instruments 8847 (see Figures J.36 and [J.37](#_bookmark803)). In many ways, these are ideal chips to compare. They each implement the IEEE standard for addition, subtraction,

> 在本节中，我们将比较 Weitek 3364，MIPS R3010 和 Texas Instruments 8847(参见图 J.36 和[J.37](#_ bookmark803))。在许多方面，这些都是比较的理想筹码。他们每个人都实现了加法，减法的 IEEE 标准，

Figure J.35 Example of radix-4 SRT division. Division of 149 by 5.

> 图 J.35 Radix-4 SRT 分裂的示例。149 乘 5 分司。

Figure J.36 Summary of the three floating-point chips discussed in this section. The cycle times are for production parts available in June 1989. The cycle counts are for double-precision operations.

> 图 J.36 本节中讨论的三个浮点芯片的摘要。周期时间是针对 1989 年 6 月可用的生产零件。该周期计数是针对双重精确操作的。

<img src="./media/image831.png" style="width:5.84486in;height:3.705in" />
<img src="./media/image832.png" style="width:5.81602in;height:3.05in" />

Figure J.37 Chip layout for the TI 8847, MIPS R3010, and Weitek 3364. In the left-hand columns are the photo- micrographs; the right-hand columns show the corresponding floor plans.

> 图 J.37 Ti 8847，MIPS R3010 和 Weitek 3364 的芯片布局。在左侧列中是光学显微照片；右柱显示相应的平面图。

<img src="./media/image833.png" style="width:5.84714in;height:3.47in" />

Figure J.37 _(Continued)_

> 图 J.37 _(续)_

multiplication, and division on a single chip. All were introduced in 1988 and run with a cycle time of about 40 nanoseconds. However, as we will see, they use quite different algorithms. The Weitek chip is well described in [Birman et al. \[1990\]](#_bookmark807), the MIPS chip is described in less detail in [Rowen, Johnson, and Ries \[1988\]](#_bookmark831), and details of the TI chip can be found in [Darley et al. \[1989\]](#_bookmark813).

> 乘法，并在单个芯片上进行划分。所有这些都是在 1988 年引入的，并以大约 40 纳秒的周期时间运行。但是，正如我们将看到的那样，它们使用了完全不同的算法。[Birman 等人。\ [1990 \]](#_ bookmark807)，在[Rowen，Johnson 和 Ries \ [1988 \]](#_ bookmark831)中详细描述了 MIPS 芯片，可以在[Darley 找到 Ti 芯片的详细信息等。\ [1989 \]](#_ bookmark813)。

These three chips have a number of things in common. They perform addition and multiplication in parallel, and they implement neither extended precision nor a remainder step operation. (Recall from [Section J.6](#division-and-remainder) that it is easy to implement the IEEE remainder function in software if a remainder step instruction is available.) The designers of these chips probably decided not to provide extended precision because the most influential users are those who run portable codes, which can’t rely on extended precision. However, as we have seen, extended precision can make for faster and simpler math libraries.

> 这三个芯片有很多共同点。他们并行执行加法和乘法，并且既没有实现扩展精度也不实现剩余的步骤操作。(从[J.6 节](＃diver-diver-and-remainder)召回，如果可用的剩余步骤指令，则可以在软件中实现 IEEE 剩余功能。)这些芯片的设计师可能决定不提供扩展的精度因为最有影响力的用户是运行便携式代码的人，这些代码不能依赖于扩展精度。但是，正如我们已经看到的那样，扩展的精度可以使更快，更简单的数学库。

In the summary of the three chips given in Figure J.36, note that a higher tran- sistor count generally leads to smaller cycle counts. Comparing the cycles/op num- bers needs to be done carefully, because the figures for the MIPS chip are those for a complete system (R3000/3010 pair), while the Weitek and TI numbers are for stand-alone chips and are usually larger when used in a complete system.

> 在图 J.36 中给出的三个芯片的摘要中，请注意，较高的转移计数通常会导致较小的周期计数。需要仔细地进行比较循环/操作数字，因为 MIPS 芯片的数字是完整系统(R3000/3010 对)，而 Weitek 和 Ti 数字用于独立芯片，通常更大当在完整的系统中使用时。

The MIPS chip has the fewest transistors of the three. This is reflected in the fact that it is the only chip of the three that does not have any pipelining or hardware square root. Further, the multiplication and addition operations are not completely independent because they share the carry-propagate adder that performs the final rounding (as well as the rounding logic).

> MIPS 芯片具有三个中最少的晶体管。这反映在这一事实中，它是三个没有管道或硬件平方根的芯片。此外，乘法和加法操作并非完全独立，因为它们共享执行最终圆形(以及圆形逻辑)的随身携带加法器。

Addition on the R3010 uses a mixture of ripple, CLA, and carry-select. A carry-select adder is used in the fashion of [Figure J.20](#_bookmark792) (page J-43). Within each half, carries are propagated using a hybrid ripple-CLA scheme of the type indicated in [Figure J.19](#_bookmark791) (page J-42). However, this is further tuned by varying the size of each block, rather than having each fixed at 4 bits (as they are in [Figure J.19](#_bookmark791)). The multiplier is midway between the designs of [Figures J.2](#_bookmark769) (page J-4) and J.27 (page J-50). It has an array just large enough so that output can be fed back into the input without having to be clocked. Also, it uses radix-4 Booth recoding and the even/odd technique of [Figure J.29](#_bookmark798) (page J-52). The R3010 can do a divide and multiply in parallel (like the Weitek chip but unlike the TI chip). The divider is a radix-4 SRT method with quotient digits 2, 1, 0, 1, and 2, and is similar to that described in [Taylor \[1985\]](#_bookmark836). Double-precision division is about four times slower than multiplication. The R3010 shows that for chips using an 0(_n_) multiplier, an SRT divider can operate fast enough to keep a reasonable ratio between multiply and divide.

> R3010 上的添加使用了纹波，CLA 和随身选择的混合物。以[图 J.20](#_ bookmark792)(j-43 页)的方式使用进位选择加法器。在每半之内，使用[图 J.19](#_ bookmark791)中指示的类型的混合纹波-CLA 方案进行传播。但是，通过改变每个块的大小，而不是将每个块固定为 4 位(如[图 J.19](#_ bookmark791)中)进一步调节。乘数是[Figures J.2](#_ Bookmark769)(J-4)和 J.27(Page J-50)的设计之间的中间。它的数组足够大，因此可以将输出馈入输入而无需时钟。另外，它使用 Radix-4 展位重新编码和[图 J.29](#_ bookmark798)的偶数/奇数技术(Page j-52)。R3010 可以并行划分(例如 Weitek 芯片，但与 Ti 芯片不同)。分隔线是具有商数字 2、1、0、1 和 2 的 Radix-4 SRT 方法，与[Taylor \ [1985 \]](#_ bookmark836)中描述的相似。双精度划分的速度比乘法慢四倍。R3010 表明，对于使用 0(_N_)乘数的芯片，SRT 分隔器可以足够快地操作以保持乘数和除法之间的合理比率。

The Weitek 3364 has independent add, multiply, and divide units. It also uses radix-4 SRT division. However, the add and multiply operations on the Weitek chip are pipelined. The three addition stages are (1) exponent compare, (2) add followed by shift (or _vice versa_), and (3) final rounding. Stages (1) and (3) take only a half-cycle, allowing the whole operation to be done in two cycles, even though there are three pipeline stages. The multiplier uses an array of the style of [Figure J.28](#_bookmark797) but uses radix-8 Booth recoding, which means it must compute 3 times the multiplier. The three multiplier pipeline stages are (1) compute 3*b,* \(2\) pass through array, and (3) final carry-propagation add and round. Single pre- cision passes through the array once, double precision twice. Like addition, the latency is two cycles.

> Weitek 3364 具有独立的添加，乘和分隔单元。它还使用 RADIX-4 SRT 部门。但是，在 Weitek 芯片上的添加和乘以运算是管道的。三个添加阶段是(1)指数比较，(2)添加，然后是 shift(或_vice versa_)和(3)最终圆形。阶段(1)和(3)仅需半个周期，即使有三个管道阶段，整个操作都可以在两个周期中进行。乘数使用[图 J.28](#_ bookmark797)的样式的数组，但使用 radix-8 展位重新编码，这意味着它必须计算乘数的 3 倍。三个乘数管道阶段是(1)计算 3* b，* \(2 \)通过阵列，以及(3)最终的随身携带添加和圆。单个预处度通过数组一次，两次双重精度。像加法一样，延迟是两个周期。

The Weitek chip uses an interesting addition algorithm. It is a variant on the carry-skip adder pictured in [Figure J.18](#_bookmark790) (page J-42). However, _Pij_, which is the log- ical AND of many terms, is computed by rippling, performing one AND per ripple. Thus, while the carries propagate left within a block, the value of _Pij_ is prop- agating right within the next block, and the block sizes are chosen so that both waves complete at the same time. Unlike the MIPS chip, the 3364 has hardware square root, which shares the divide hardware. The ratio of double-precision multiply to divide is 2:17. The large disparity between multiply and divide is due to the fact that multi- plication uses radix-8 Booth recoding, while division uses a radix-4 method. In the MIPS R3010, multiplication and division use the same radix.

> Weitek 芯片使用有趣的添加算法。它是[图 J.18](#_ bookmark790)(j-42 页)中所示的随身携带加法器的变体。但是，_pij_是对数和许多术语的_pij_，是通过波纹，执行一个和每个纹波来计算的。因此，当左右传播范围内的传播时，_pij_的值是在下一个块内右手的，并且选择了块尺寸，以便同时完成两个波。与 MIPS 芯片不同，3364 具有硬件平方根，共享分隔硬件。双精度倍数与划分的比率为 2:17。乘以和划分之间的巨大差异是由于多种杂货使用 radix-8 展位重新编码的事实，而除法使用 radix-4 方法。在 MIPS R3010 中，乘法和除法使用相同的 radix。

The notable feature of the TI 8847 is that it does division by iteration (using the Goldschmidt algorithm discussed in [Section J.6](#division-and-remainder)). This improves the speed of divi- sion (the ratio of multiply to divide is 3:11), but means that multiplication and divi- sion cannot be done in parallel as on the other two chips. Addition has a two-stage pipeline. Exponent compare, fraction shift, and fraction addition are done in the first stage, normalization and rounding in the second stage. Multiplication uses a binary tree of signed-digit adders and has a three-stage pipeline. The first stage passes through the array, retiring half the bits; the second stage passes through the array a second time; and the third stage converts from signed-digit form to two’s complement. Since there is only one array, a new multiply operation can only be initiated in every other cycle. However, by slowing down the clock, two passes through the array can be made in a single cycle. In this case, a new multiplication can be initiated in each cycle. The 8847 adder uses a carry-select algorithm rather than carry-lookahead. As mentioned in [Section J.6](#division-and-remainder), the TI carries 60 bits of pre- cision in order to do correctly rounded division.

> Ti 8847 的显着特征是它通过迭代进行分裂(使用[J.6 节](＃division-and-Remainder)中讨论的 Goldschmidt 算法)。这提高了分区的速度(倍数与划分的比率为 3:11)，但意味着不能像其他两个芯片上平行执行乘法和分区。添加具有两阶段的管道。指数比较，分数移位和分数添加是在第一阶段进行的，在第二阶段进行归一化和舍入。乘法使用签名数字的二进制树，并具有三阶段的管道。第一阶段穿过阵列，退休了一半。第二阶段第二次穿过阵列。第三阶段从签名数字的形式转换为两位的补充。由于只有一个数组，因此只能在每个其他周期中启动一个新的乘法操作。但是，通过放慢时钟的速度，可以在单个周期中进行两个通过阵列。在这种情况下，可以在每个周期中启动新的乘法。8847 加法器使用随身携带的算法而不是随身携带的算法。如[J.6 节](＃division-and-remainder)所述，TI 携带 60 位预割，以便进行正确的圆形划分。

These three chips illustrate the different trade-offs made by designers with sim- ilar constraints. One of the most interesting things about these chips is the diversity of their algorithms. Each uses a different add algorithm, as well as a different mul- tiply algorithm. In fact, Booth recoding is the only technique that is universally used by all the chips.

> 这三个筹码说明了设计师具有模拟限制的不同权衡。这些芯片最有趣的事情之一是它们算法的多样性。每个都使用不同的添加算法以及不同的 mul-tiply 算法。实际上，展位重新编码是所有芯片普遍使用的唯一技术。

Fallacy _Underflows rarely occur in actual floating-point application code_

> 谬误_ dunderflows 很少发生在实际的浮点应用程序代码中

Although most codes rarely underflow, there are actual codes that underflow fre- quently. SDRWAVE \[[Kahaner 1988](#_bookmark820)\], which solves a one-dimensional wave equa- tion, is one such example. This program underflows quite frequently, even when functioning properly. Measurements on one machine show that adding hardware support for gradual underflow would cause SDRWAVE to run about 50% faster.

> 尽管大多数代码很少底流量，但仍有频率低下的实际代码。SDRWAVE \ [[KAHANER 1988](#_ bookmark820)\]，它解决了一维波方程，就是这样的例子。即使在正常运行时，该程序也经常流动。一台机器上的测量表明，添加硬件支持逐渐底流将导致 SDRWAVE 运行速度约 50％。

Fallacy _Conversions between integer and floating point are rare_

> 整数和浮点之间的谬误_稀有_

In fact, in spice they are as frequent as divides. The assumption that conversions are rare leads to a mistake in the SPARC version 8 instruction set, which does not provide an instruction to move from integer registers to floating-point registers.

> 实际上，在香料中，它们像分裂一样频繁。在 SPARC 版本 8 指令集中，转换是罕见导致错误的假设，该指令集并未提供从整数寄存器转移到浮点寄存器的指令。

Pitfall _Don’t increase the speed of a floating-point unit without increasing its memory bandwidth_

> 陷阱_不增加浮点单元的速度，而不会增加其内存带宽_

A typical use of a floating-point unit is to add two vectors to produce a third vector. If these vectors consist of double-precision numbers, then each floating-point add will use three operands of 64 bits each, or 24 bytes of memory. The memory bandwidth requirements are even greater if the floating-point unit can perform addition and multiplication in parallel (as most do).

> 浮点单元的典型用途是添加两个向量以产生第三个向量。如果这些向量由双重精确编号组成，则每个浮点添加将使用三个操作数，分别为 64 位，或 24 个字节的内存。如果浮点单元可以并行执行加法和乘法，则内存带宽要求更大(如大多数情况下)。

Pitfall —_x is not the same as 0_ — _x_

> 陷阱 -  _x 与 0_  -  _x_不一样

This is a fine point in the IEEE standard that has tripped up some designers. Because floating-point numbers use the sign magnitude system, there are two zeros, +0 and —0. The standard says that 0 — 0 =+ 0, whereas —(0) =— 0. Thus,

> 这是 IEEE 标准中的一个很好的点，它绊倒了一些设计师。由于浮点数使用符号幅度系统，因此有两个零，+0 和-0。标准说 0  -  0 =+ 0，而 - (0)=  -  0
