Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  3 02:01:56 2024
| Host         : DESKTOP-7V94ONU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file guess_the_number_timing_summary_routed.rpt -pb guess_the_number_timing_summary_routed.pb -rpx guess_the_number_timing_summary_routed.rpx -warn_on_violation
| Design       : guess_the_number
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          7           
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.831      -23.582                      7                   58        0.259        0.000                      0                   58        4.500        0.000                       0                    44  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.831      -23.582                      7                   58        0.259        0.000                      0                   58        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -3.831ns,  Total Violation      -23.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.831ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.241ns  (logic 6.854ns (51.762%)  route 6.387ns (48.238%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.947 r  random_number_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.440    15.387    random_number_reg[0]_i_17_n_6
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.303    15.690 r  random_number[0]_i_19/O
                         net (fo=1, routed)           0.000    15.690    random_number[0]_i_19_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.920 r  random_number_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.407    16.328    random_number_reg[0]_i_10_n_6
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.306    16.634 r  random_number[0]_i_5/O
                         net (fo=1, routed)           0.000    16.634    random_number[0]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.035 r  random_number_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    random_number_reg[0]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 f  random_number_reg[3]_i_4/O[0]
                         net (fo=4, routed)           0.465    17.721    random_number_reg[3]_i_4_n_7
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.299    18.020 r  random_number[3]_i_1/O
                         net (fo=4, routed)           0.360    18.381    random_number
    SLICE_X64Y29         FDRE                                         r  random_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.550    random_number_reg[1]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 -3.831    

Slack (VIOLATED) :        -3.831ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.241ns  (logic 6.854ns (51.762%)  route 6.387ns (48.238%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.947 r  random_number_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.440    15.387    random_number_reg[0]_i_17_n_6
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.303    15.690 r  random_number[0]_i_19/O
                         net (fo=1, routed)           0.000    15.690    random_number[0]_i_19_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.920 r  random_number_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.407    16.328    random_number_reg[0]_i_10_n_6
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.306    16.634 r  random_number[0]_i_5/O
                         net (fo=1, routed)           0.000    16.634    random_number[0]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.035 r  random_number_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    random_number_reg[0]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 f  random_number_reg[3]_i_4/O[0]
                         net (fo=4, routed)           0.465    17.721    random_number_reg[3]_i_4_n_7
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.299    18.020 r  random_number[3]_i_1/O
                         net (fo=4, routed)           0.360    18.381    random_number
    SLICE_X64Y29         FDRE                                         r  random_number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.550    random_number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 -3.831    

Slack (VIOLATED) :        -3.831ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.241ns  (logic 6.854ns (51.762%)  route 6.387ns (48.238%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.947 r  random_number_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.440    15.387    random_number_reg[0]_i_17_n_6
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.303    15.690 r  random_number[0]_i_19/O
                         net (fo=1, routed)           0.000    15.690    random_number[0]_i_19_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.920 r  random_number_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.407    16.328    random_number_reg[0]_i_10_n_6
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.306    16.634 r  random_number[0]_i_5/O
                         net (fo=1, routed)           0.000    16.634    random_number[0]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.035 r  random_number_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    random_number_reg[0]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 f  random_number_reg[3]_i_4/O[0]
                         net (fo=4, routed)           0.465    17.721    random_number_reg[3]_i_4_n_7
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.299    18.020 r  random_number[3]_i_1/O
                         net (fo=4, routed)           0.360    18.381    random_number
    SLICE_X64Y29         FDRE                                         r  random_number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.550    random_number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 -3.831    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 6.854ns (51.829%)  route 6.370ns (48.171%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.947 r  random_number_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.440    15.387    random_number_reg[0]_i_17_n_6
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.303    15.690 r  random_number[0]_i_19/O
                         net (fo=1, routed)           0.000    15.690    random_number[0]_i_19_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.920 r  random_number_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.407    16.328    random_number_reg[0]_i_10_n_6
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.306    16.634 r  random_number[0]_i_5/O
                         net (fo=1, routed)           0.000    16.634    random_number[0]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.035 r  random_number_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    random_number_reg[0]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 f  random_number_reg[3]_i_4/O[0]
                         net (fo=4, routed)           0.465    17.721    random_number_reg[3]_i_4_n_7
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.299    18.020 r  random_number[3]_i_1/O
                         net (fo=4, routed)           0.343    18.364    random_number
    SLICE_X63Y30         FDRE                                         r  random_number_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  random_number_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    random_number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -18.364    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -2.863ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.877ns  (logic 6.854ns (53.227%)  route 6.023ns (46.773%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.947 r  random_number_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.440    15.387    random_number_reg[0]_i_17_n_6
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.303    15.690 r  random_number[0]_i_19/O
                         net (fo=1, routed)           0.000    15.690    random_number[0]_i_19_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.920 r  random_number_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.407    16.328    random_number_reg[0]_i_10_n_6
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.306    16.634 r  random_number[0]_i_5/O
                         net (fo=1, routed)           0.000    16.634    random_number[0]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.035 r  random_number_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    random_number_reg[0]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 r  random_number_reg[3]_i_4/O[0]
                         net (fo=4, routed)           0.461    17.717    random_number_reg[3]_i_4_n_7
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.299    18.016 r  random_number[2]_i_1/O
                         net (fo=1, routed)           0.000    18.016    random_number[2]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  random_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.079    15.153    random_number_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -18.016    
  -------------------------------------------------------------------
                         slack                                 -2.863    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 6.485ns (50.726%)  route 6.299ns (49.274%))
  Logic Levels:           19  (CARRY4=11 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.835 r  random_number_reg[0]_i_17/O[0]
                         net (fo=2, routed)           0.327    15.163    random_number_reg[0]_i_17_n_7
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    15.714 r  random_number_reg[0]_i_10/O[0]
                         net (fo=1, routed)           0.557    16.271    random_number_reg[0]_i_10_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.295    16.566 r  random_number[0]_i_6/O
                         net (fo=1, routed)           0.000    16.566    random_number[0]_i_6_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.918 r  random_number_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.700    17.618    random_number_reg[0]_i_1_n_4
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.306    17.924 r  random_number[3]_i_3/O
                         net (fo=1, routed)           0.000    17.924    random_number[3]_i_3_n_0
    SLICE_X64Y29         FDRE                                         r  random_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.081    15.155    random_number_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -17.924    
  -------------------------------------------------------------------
                         slack                                 -2.769    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 6.854ns (53.753%)  route 5.897ns (46.247%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  counter_reg[0]/Q
                         net (fo=39, routed)          0.216     5.874    counter_reg[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  random_number[0]_i_12/O
                         net (fo=1, routed)           0.373     6.370    random_number[0]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  random_number_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.950    random_number_reg[0]_i_9_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  random_number_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.064    random_number_reg[0]_i_206_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  random_number_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000     7.178    random_number_reg[0]_i_207_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.491 r  random_number_reg[0]_i_204/O[3]
                         net (fo=7, routed)           0.723     8.215    random_number5[16]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.306     8.521 r  random_number[0]_i_224/O
                         net (fo=14, routed)          1.169     9.690    random_number[0]_i_224_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.814 r  random_number[0]_i_187/O
                         net (fo=1, routed)           0.000     9.814    random_number[0]_i_187_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.346 r  random_number_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.346    random_number_reg[0]_i_77_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.568 r  random_number_reg[0]_i_215/O[0]
                         net (fo=3, routed)           0.382    10.951    random_number_reg[0]_i_215_n_7
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.299    11.250 r  random_number[0]_i_129/O
                         net (fo=1, routed)           0.511    11.761    random_number[0]_i_129_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.298 f  random_number_reg[0]_i_49/O[2]
                         net (fo=3, routed)           0.624    12.922    random_number_reg[0]_i_49_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I1_O)        0.302    13.224 r  random_number[0]_i_51/O
                         net (fo=3, routed)           0.715    13.939    random_number[0]_i_51_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  random_number[0]_i_27/O
                         net (fo=1, routed)           0.000    14.063    random_number[0]_i_27_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.613 r  random_number_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.613    random_number_reg[0]_i_11_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.947 r  random_number_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.440    15.387    random_number_reg[0]_i_17_n_6
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.303    15.690 r  random_number[0]_i_19/O
                         net (fo=1, routed)           0.000    15.690    random_number[0]_i_19_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.920 r  random_number_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.407    16.328    random_number_reg[0]_i_10_n_6
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.306    16.634 r  random_number[0]_i_5/O
                         net (fo=1, routed)           0.000    16.634    random_number[0]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.035 r  random_number_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    random_number_reg[0]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 r  random_number_reg[3]_i_4/O[0]
                         net (fo=4, routed)           0.335    17.591    random_number_reg[3]_i_4_n_7
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.299    17.890 r  random_number[1]_i_1/O
                         net (fo=1, routed)           0.000    17.890    random_number[1]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  random_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.077    15.151    random_number_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.199ns (29.999%)  route 2.798ns (70.001%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_reg[2]/Q
                         net (fo=17, routed)          1.846     7.441    counter_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.945 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.954    counter_reg[0]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.193 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.943     9.136    counter_reg[4]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)       -0.238    14.846    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.400ns (35.886%)  route 2.501ns (64.114%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_reg[2]/Q
                         net (fo=17, routed)          1.846     7.441    counter_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.945 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.954    counter_reg[0]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.071    counter_reg[4]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.394 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.646     9.041    counter_reg[8]_i_1_n_6
    SLICE_X65Y27         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)       -0.263    14.822    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 random_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_number_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.766ns (20.613%)  route 2.950ns (79.387%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  random_number_reg[3]/Q
                         net (fo=3, routed)           1.285     6.949    random_number_reg_n_0_[3]
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.073 r  display_number[3]_i_4/O
                         net (fo=2, routed)           0.955     8.028    display_number[3]_i_4_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.152 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.711     8.862    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y32         FDSE (Setup_fdse_C_S)       -0.429    14.662    display_number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 random_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_number_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.397%)  route 0.182ns (52.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  random_number_reg[2]/Q
                         net (fo=4, routed)           0.182     1.815    random_number_reg_n_0_[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X65Y32         FDSE (Hold_fdse_C_D)         0.070     1.556    display_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 random_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.453%)  route 0.167ns (56.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  random_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  random_number_reg[0]/Q
                         net (fo=2, routed)           0.167     1.765    random_number_reg_n_0_[0]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X65Y32         FDSE (Hold_fdse_C_D)         0.017     1.503    display_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display_number_reg[4]/Q
                         net (fo=9, routed)           0.168     1.782    an_OBUF[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  display_number[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    display_number[4]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.091     1.564    display_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  counter_reg[30]/Q
                         net (fo=5, routed)           0.139     1.773    counter_reg[30]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    counter_reg[28]_i_1_n_5
    SLICE_X60Y31         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.475%)  route 0.151ns (35.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  counter_reg[18]/Q
                         net (fo=8, routed)           0.151     1.782    counter_reg[18]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    counter_reg[16]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134     1.601    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.685%)  route 0.163ns (37.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_reg[10]/Q
                         net (fo=6, routed)           0.163     1.792    counter_reg[10]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    counter_reg[8]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134     1.599    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  counter_reg[30]/Q
                         net (fo=5, routed)           0.139     1.773    counter_reg[30]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.919 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    counter_reg[28]_i_1_n_4
    SLICE_X60Y31         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 random_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_number_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.218%)  route 0.234ns (58.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  random_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  random_number_reg[1]/Q
                         net (fo=2, routed)           0.234     1.867    random_number_reg_n_0_[1]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X65Y32         FDSE (Hold_fdse_C_D)         0.066     1.552    display_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.310ns (67.249%)  route 0.151ns (32.751%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  counter_reg[18]/Q
                         net (fo=8, routed)           0.151     1.782    counter_reg[18]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.928 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    counter_reg[16]_i_1_n_4
    SLICE_X60Y28         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134     1.601    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.821%)  route 0.199ns (42.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  counter_reg[15]/Q
                         net (fo=7, routed)           0.199     1.830    counter_reg[15]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.939 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    counter_reg[12]_i_1_n_4
    SLICE_X60Y27         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.134     1.601    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 3.961ns (47.990%)  route 4.293ns (52.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  led_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  led_status_reg/Q
                         net (fo=1, routed)           4.293     9.896    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.401 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    13.401    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 4.111ns (51.427%)  route 3.883ns (48.573%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.456     5.606 r  display_number_reg[1]/Q
                         net (fo=7, routed)           1.431     7.037    display_number_reg_n_0_[1]
    SLICE_X65Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.161 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.452     9.613    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.145 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.145    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.321ns (55.304%)  route 3.492ns (44.696%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.456     5.606 r  display_number_reg[1]/Q
                         net (fo=7, routed)           1.431     7.037    display_number_reg_n_0_[1]
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.152     7.189 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061     9.250    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.963 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.963    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.320ns (57.114%)  route 3.244ns (42.886%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  display_number_reg[4]/Q
                         net (fo=9, routed)           0.998     6.605    an_OBUF[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.152     6.757 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.246     9.003    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    12.716 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.716    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.116ns (54.902%)  route 3.381ns (45.098%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.456     5.606 r  display_number_reg[1]/Q
                         net (fo=7, routed)           1.433     7.039    display_number_reg_n_0_[1]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.948     9.111    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.646 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.646    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.435ns  (logic 4.345ns (58.445%)  route 3.089ns (41.555%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  display_number_reg[4]/Q
                         net (fo=9, routed)           0.996     6.603    an_OBUF[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.152     6.755 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.094     8.849    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    12.586 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.586    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.100ns (56.920%)  route 3.103ns (43.080%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  display_number_reg[4]/Q
                         net (fo=9, routed)           0.998     6.605    an_OBUF[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.729 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.105     8.834    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.354 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.354    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.109ns (58.357%)  route 2.932ns (41.643%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  display_number_reg[4]/Q
                         net (fo=9, routed)           0.996     6.603    an_OBUF[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.727 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.936     8.664    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.193 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.193    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 3.959ns (65.029%)  route 2.129ns (34.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  display_number_reg[4]/Q
                         net (fo=9, routed)           2.129     7.736    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.239 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.239    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.345ns (71.696%)  route 0.531ns (28.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display_number_reg[4]/Q
                         net (fo=9, routed)           0.531     2.145    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.349 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.422ns (70.535%)  route 0.594ns (29.465%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[3]/Q
                         net (fo=7, routed)           0.123     1.736    display_number_reg_n_0_[3]
    SLICE_X65Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.781 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.472     2.252    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.489 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.489    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.416ns (67.646%)  route 0.677ns (32.354%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[2]/Q
                         net (fo=7, routed)           0.213     1.826    display_number_reg_n_0_[2]
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.464     2.335    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.565 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.565    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.457ns (68.518%)  route 0.669ns (31.482%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[0]/Q
                         net (fo=7, routed)           0.179     1.792    display_number_reg_n_0_[0]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.042     1.834 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.324    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.598 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.598    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.407ns (63.719%)  route 0.801ns (36.281%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[2]/Q
                         net (fo=7, routed)           0.266     1.879    display_number_reg_n_0_[2]
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.924 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.459    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.680 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.680    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.487ns (66.666%)  route 0.744ns (33.334%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[2]/Q
                         net (fo=7, routed)           0.213     1.826    display_number_reg_n_0_[2]
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.874 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.405    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.703 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.703    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.418ns (62.319%)  route 0.858ns (37.681%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[0]/Q
                         net (fo=7, routed)           0.179     1.792    display_number_reg_n_0_[0]
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.516    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.748 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.748    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.459ns (62.686%)  route 0.868ns (37.314%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  display_number_reg[2]/Q
                         net (fo=7, routed)           0.266     1.879    display_number_reg_n_0_[2]
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.924 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.526    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.799 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.799    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.347ns (44.757%)  route 1.663ns (55.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  led_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  led_status_reg/Q
                         net (fo=1, routed)           1.663     3.274    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.480 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.480    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.947ns  (logic 2.176ns (21.874%)  route 7.771ns (78.126%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 r  led_status_i_11/O
                         net (fo=5, routed)           1.157     6.981    led_status_i_11_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.309 r  led_status_i_7/O
                         net (fo=1, routed)           0.670     7.979    led_status_i_7_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.103 f  led_status_i_2/O
                         net (fo=3, routed)           0.758     8.861    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  led_status_i_1/O
                         net (fo=5, routed)           0.961     9.947    compare_output
    SLICE_X59Y31         FDRE                                         r  led_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  led_status_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.854ns  (logic 2.176ns (22.079%)  route 7.679ns (77.921%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 f  led_status_i_11/O
                         net (fo=5, routed)           0.827     6.650    led_status_i_11_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I1_O)        0.328     6.978 r  led_status_i_15/O
                         net (fo=2, routed)           0.962     7.941    led_status_i_15_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  display_number[3]_i_4/O
                         net (fo=2, routed)           0.955     9.019    display_number[3]_i_4_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.143 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.711     9.854    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.854ns  (logic 2.176ns (22.079%)  route 7.679ns (77.921%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 f  led_status_i_11/O
                         net (fo=5, routed)           0.827     6.650    led_status_i_11_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I1_O)        0.328     6.978 r  led_status_i_15/O
                         net (fo=2, routed)           0.962     7.941    led_status_i_15_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  display_number[3]_i_4/O
                         net (fo=2, routed)           0.955     9.019    display_number[3]_i_4_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.143 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.711     9.854    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.854ns  (logic 2.176ns (22.079%)  route 7.679ns (77.921%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 f  led_status_i_11/O
                         net (fo=5, routed)           0.827     6.650    led_status_i_11_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I1_O)        0.328     6.978 r  led_status_i_15/O
                         net (fo=2, routed)           0.962     7.941    led_status_i_15_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  display_number[3]_i_4/O
                         net (fo=2, routed)           0.955     9.019    display_number[3]_i_4_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.143 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.711     9.854    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.854ns  (logic 2.176ns (22.079%)  route 7.679ns (77.921%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 f  led_status_i_11/O
                         net (fo=5, routed)           0.827     6.650    led_status_i_11_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I1_O)        0.328     6.978 r  led_status_i_15/O
                         net (fo=2, routed)           0.962     7.941    led_status_i_15_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  display_number[3]_i_4/O
                         net (fo=2, routed)           0.955     9.019    display_number[3]_i_4_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.143 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.711     9.854    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 2.176ns (23.682%)  route 7.011ns (76.318%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 r  led_status_i_11/O
                         net (fo=5, routed)           1.157     6.981    led_status_i_11_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.309 r  led_status_i_7/O
                         net (fo=1, routed)           0.670     7.979    led_status_i_7_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.103 f  led_status_i_2/O
                         net (fo=3, routed)           0.758     8.861    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  led_status_i_1/O
                         net (fo=5, routed)           0.202     9.187    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 2.176ns (23.682%)  route 7.011ns (76.318%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 r  led_status_i_11/O
                         net (fo=5, routed)           1.157     6.981    led_status_i_11_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.309 r  led_status_i_7/O
                         net (fo=1, routed)           0.670     7.979    led_status_i_7_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.103 f  led_status_i_2/O
                         net (fo=3, routed)           0.758     8.861    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  led_status_i_1/O
                         net (fo=5, routed)           0.202     9.187    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 2.176ns (23.682%)  route 7.011ns (76.318%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 r  led_status_i_11/O
                         net (fo=5, routed)           1.157     6.981    led_status_i_11_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.309 r  led_status_i_7/O
                         net (fo=1, routed)           0.670     7.979    led_status_i_7_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.103 f  led_status_i_2/O
                         net (fo=3, routed)           0.758     8.861    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  led_status_i_1/O
                         net (fo=5, routed)           0.202     9.187    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 2.176ns (23.682%)  route 7.011ns (76.318%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 r  led_status_i_11/O
                         net (fo=5, routed)           1.157     6.981    led_status_i_11_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.309 r  led_status_i_7/O
                         net (fo=1, routed)           0.670     7.979    led_status_i_7_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.103 f  led_status_i_2/O
                         net (fo=3, routed)           0.758     8.861    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  led_status_i_1/O
                         net (fo=5, routed)           0.202     9.187    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display_number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.972ns  (logic 2.406ns (26.815%)  route 6.566ns (73.185%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.224     5.674    sw_IBUF[6]
    SLICE_X64Y34         LUT5 (Prop_lut5_I2_O)        0.150     5.824 r  led_status_i_11/O
                         net (fo=5, routed)           0.827     6.650    led_status_i_11_n_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.356     7.006 f  display_number[3]_i_5/O
                         net (fo=2, routed)           0.702     7.709    display_number[3]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.326     8.035 r  display_number[4]_i_2/O
                         net (fo=1, routed)           0.813     8.848    display_number[4]_i_2_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.972 r  display_number[4]_i_1/O
                         net (fo=1, routed)           0.000     8.972    display_number[4]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.355ns (29.472%)  route 0.850ns (70.528%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  led_status_i_2/O
                         net (fo=3, routed)           0.242     1.161    led_status_i_2_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.206 r  display_number[4]_i_1/O
                         net (fo=1, routed)           0.000     1.206    display_number[4]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  display_number_reg[4]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.355ns (25.906%)  route 1.016ns (74.094%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  led_status_i_2/O
                         net (fo=3, routed)           0.163     1.082    led_status_i_2_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.245     1.372    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.355ns (25.906%)  route 1.016ns (74.094%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  led_status_i_2/O
                         net (fo=3, routed)           0.163     1.082    led_status_i_2_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.245     1.372    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.355ns (25.906%)  route 1.016ns (74.094%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  led_status_i_2/O
                         net (fo=3, routed)           0.163     1.082    led_status_i_2_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.245     1.372    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.355ns (25.906%)  route 1.016ns (74.094%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  led_status_i_2/O
                         net (fo=3, routed)           0.163     1.082    led_status_i_2_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  display_number[3]_i_1/O
                         net (fo=4, routed)           0.245     1.372    display_number[2]
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.355ns (25.372%)  route 1.045ns (74.628%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 f  led_status_i_2/O
                         net (fo=3, routed)           0.369     1.288    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  led_status_i_1/O
                         net (fo=5, routed)           0.068     1.400    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.355ns (25.372%)  route 1.045ns (74.628%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 f  led_status_i_2/O
                         net (fo=3, routed)           0.369     1.288    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  led_status_i_1/O
                         net (fo=5, routed)           0.068     1.400    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.355ns (25.372%)  route 1.045ns (74.628%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 f  led_status_i_2/O
                         net (fo=3, routed)           0.369     1.288    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  led_status_i_1/O
                         net (fo=5, routed)           0.068     1.400    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[2]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            display_number_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.355ns (25.372%)  route 1.045ns (74.628%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 f  led_status_i_2/O
                         net (fo=3, routed)           0.369     1.288    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  led_status_i_1/O
                         net (fo=5, routed)           0.068     1.400    compare_output
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDSE                                         r  display_number_reg[3]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.355ns (21.305%)  route 1.312ns (78.695%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           0.500     0.721    sw_IBUF[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  led_status_i_9/O
                         net (fo=1, routed)           0.108     0.874    led_status_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.919 f  led_status_i_2/O
                         net (fo=3, routed)           0.369     1.288    led_status_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  led_status_i_1/O
                         net (fo=5, routed)           0.335     1.668    compare_output
    SLICE_X59Y31         FDRE                                         r  led_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  led_status_reg/C





