// Seed: 4170443970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output supply0 id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_4 < 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_2 = 32'd45
) (
    output wor _id_0,
    output logic id_1,
    input supply0 _id_2,
    output tri1 id_3,
    output uwire id_4
);
  wire [id_2 : 1 'b0] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic [id_0 : -1] id_7 = (1'b0);
  genvar id_8;
  wire id_9;
  wire id_10;
  id_11 :
  assert property (@(posedge 1 == id_2) id_10)
  else begin : LABEL_0
    $signed(71);
    ;
  end
  assign id_4 = 1'b0;
  assign id_3 = -1;
  always @(-1 or posedge id_11) id_1 <= id_9;
  assign id_3 = id_7;
  tri1 id_12 = (-1 - {-1, id_11}), id_13;
endmodule
