{"vcs1":{"timestamp_begin":1709900357.900187473, "rt":0.97, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1709900358.904574082, "rt":0.69, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1709900359.615417126, "rt":0.13, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709900357.691077057}
{"VCS_COMP_START_TIME": 1709900357.691077057}
{"VCS_COMP_END_TIME": 1709900361.002528919}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv SME_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+SME.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
{"vcs1": {"peak_mem": 285804}}
{"vcselab": {"peak_mem": 157012}}
