Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 16 22:57:06 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_I2C_Slave_timing_summary_routed.rpt -pb top_I2C_Slave_timing_summary_routed.pb -rpx top_I2C_Slave_timing_summary_routed.rpx -warn_on_violation
| Design       : top_I2C_Slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/edge_detect_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_count/u_btn_debounce/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.641        0.000                      0                  143        0.182        0.000                      0                  143        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.641        0.000                      0                  143        0.182        0.000                      0                  143        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.086ns (28.015%)  route 2.790ns (71.985%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.518     9.018    u_I2C_Slave/slv_reg3_next
    SLICE_X61Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X61Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y86         FDRE (Setup_fdre_C_CE)      -0.407    14.660    u_I2C_Slave/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.086ns (28.015%)  route 2.790ns (71.985%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.518     9.018    u_I2C_Slave/slv_reg3_next
    SLICE_X61Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X61Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y86         FDRE (Setup_fdre_C_CE)      -0.407    14.660    u_I2C_Slave/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.086ns (27.913%)  route 2.805ns (72.087%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.533     9.033    u_I2C_Slave/slv_reg3_next
    SLICE_X62Y88         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X62Y88         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[7]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.407    14.677    u_I2C_Slave/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 u_I2C_Slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.080ns (24.909%)  route 3.256ns (75.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    u_I2C_Slave/CLK
    SLICE_X62Y84         FDRE                                         r  u_I2C_Slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  u_I2C_Slave/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          1.488     7.084    u_I2C_Slave/state[0]
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.146     7.230 r  u_I2C_Slave/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.878     8.108    u_I2C_Slave/FSM_sequential_state[2]_i_6_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.328     8.436 r  u_I2C_Slave/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.890     9.326    u_I2C_Slave/FSM_sequential_state[2]_i_4_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I3_O)        0.150     9.476 r  u_I2C_Slave/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.476    u_I2C_Slave/FSM_sequential_state[0]_i_1_n_0
    SLICE_X62Y84         FDRE                                         r  u_I2C_Slave/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X62Y84         FDRE                                         r  u_I2C_Slave/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)        0.047    15.152    u_I2C_Slave/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.058ns (26.590%)  route 2.921ns (73.409%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.472 r  u_I2C_Slave/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.649     9.121    u_I2C_Slave/slv_reg0_next
    SLICE_X58Y87         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    u_I2C_Slave/CLK
    SLICE_X58Y87         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.863    u_I2C_Slave/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.086ns (29.010%)  route 2.658ns (70.990%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.386     8.885    u_I2C_Slave/slv_reg3_next
    SLICE_X58Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X58Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[5]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDRE (Setup_fdre_C_CE)      -0.407    14.660    u_I2C_Slave/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.058ns (26.637%)  route 2.914ns (73.363%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.472 r  u_I2C_Slave/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.642     9.114    u_I2C_Slave/slv_reg0_next
    SLICE_X60Y88         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    u_I2C_Slave/CLK
    SLICE_X60Y88         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[7]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.900    u_I2C_Slave/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.086ns (29.222%)  route 2.630ns (70.778%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.358     8.858    u_I2C_Slave/slv_reg3_next
    SLICE_X59Y85         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X59Y85         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.407    14.660    u_I2C_Slave/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.086ns (29.222%)  route 2.630ns (70.778%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.358     8.858    u_I2C_Slave/slv_reg3_next
    SLICE_X59Y85         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X59Y85         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.407    14.660    u_I2C_Slave/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.086ns (29.222%)  route 2.630ns (70.778%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.621     5.142    u_I2C_Slave/CLK
    SLICE_X62Y85         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.680     6.278    u_I2C_Slave/bit_count[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.152     6.430 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.591     7.021    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           1.001     8.348    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.152     8.500 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.358     8.858    u_I2C_Slave/slv_reg3_next
    SLICE_X59Y85         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    u_I2C_Slave/CLK
    SLICE_X59Y85         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.407    14.660    u_I2C_Slave/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.521%)  route 0.138ns (49.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X63Y86         FDRE                                         r  u_I2C_Slave/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[4]/Q
                         net (fo=6, routed)           0.138     1.751    u_I2C_Slave/temp_data[4]
    SLICE_X60Y86         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X60Y86         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[4]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.063     1.569    u_I2C_Slave/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X61Y87         FDRE                                         r  u_I2C_Slave/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[6]/Q
                         net (fo=6, routed)           0.121     1.735    u_I2C_Slave/temp_data[6]
    SLICE_X59Y86         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X59Y86         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[6]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.066     1.552    u_I2C_Slave/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X61Y87         FDRE                                         r  u_I2C_Slave/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[6]/Q
                         net (fo=6, routed)           0.123     1.736    u_I2C_Slave/temp_data[6]
    SLICE_X59Y87         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    u_I2C_Slave/CLK
    SLICE_X59Y87         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[6]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.066     1.553    u_I2C_Slave/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.393%)  route 0.150ns (51.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X63Y86         FDRE                                         r  u_I2C_Slave/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[1]/Q
                         net (fo=7, routed)           0.150     1.764    u_I2C_Slave/temp_data[1]
    SLICE_X61Y85         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X61Y85         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.070     1.576    u_I2C_Slave/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.194%)  route 0.152ns (51.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X63Y86         FDRE                                         r  u_I2C_Slave/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[2]/Q
                         net (fo=6, routed)           0.152     1.765    u_I2C_Slave/temp_data[2]
    SLICE_X61Y85         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X61Y85         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.066     1.572    u_I2C_Slave/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.086%)  route 0.158ns (52.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X63Y86         FDRE                                         r  u_I2C_Slave/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[3]/Q
                         net (fo=6, routed)           0.158     1.772    u_I2C_Slave/temp_data[3]
    SLICE_X61Y85         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X61Y85         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[3]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.070     1.576    u_I2C_Slave/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.836%)  route 0.131ns (48.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X61Y87         FDRE                                         r  u_I2C_Slave/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[7]/Q
                         net (fo=4, routed)           0.131     1.744    u_I2C_Slave/temp_data[7]
    SLICE_X60Y88         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.860     1.987    u_I2C_Slave/CLK
    SLICE_X60Y88         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[7]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.059     1.548    u_I2C_Slave/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.587%)  route 0.162ns (53.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X63Y86         FDRE                                         r  u_I2C_Slave/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[2]/Q
                         net (fo=6, routed)           0.162     1.775    u_I2C_Slave/temp_data[2]
    SLICE_X61Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X61Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.070     1.576    u_I2C_Slave/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.193%)  route 0.152ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X61Y87         FDRE                                         r  u_I2C_Slave/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[5]/Q
                         net (fo=6, routed)           0.152     1.765    u_I2C_Slave/temp_data[5]
    SLICE_X58Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    u_I2C_Slave/CLK
    SLICE_X58Y86         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[5]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X58Y86         FDRE (Hold_fdre_C_D)         0.070     1.556    u_I2C_Slave/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.917%)  route 0.153ns (52.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    u_I2C_Slave/CLK
    SLICE_X61Y87         FDRE                                         r  u_I2C_Slave/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_I2C_Slave/temp_data_reg[5]/Q
                         net (fo=6, routed)           0.153     1.766    u_I2C_Slave/temp_data[5]
    SLICE_X58Y87         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    u_I2C_Slave/CLK
    SLICE_X58Y87         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[5]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.070     1.557    u_I2C_Slave/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   u_I2C_Slave/bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   u_I2C_Slave/bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   u_I2C_Slave/data_stage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   u_I2C_Slave/data_stage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   u_I2C_Slave/detect1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   u_I2C_Slave/detect2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   u_I2C_Slave/reg_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   u_I2C_Slave/reg_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   u_I2C_Slave/slv_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   u_I2C_Slave/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   u_I2C_Slave/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   u_I2C_Slave/data_stage_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   u_I2C_Slave/data_stage_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   u_I2C_Slave/detect1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   u_I2C_Slave/detect2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   u_I2C_Slave/reg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   u_I2C_Slave/reg_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   u_I2C_Slave/slv_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   u_I2C_Slave/slv_reg3_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y87   u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   u_fndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   u_fndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y90   u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y90   u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y88   u_fndController/U_Clk_Div_1Khz/div_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y88   u_fndController/U_Clk_Div_1Khz/div_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y88   u_fndController/U_Clk_Div_1Khz/div_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   u_fndController/U_Clk_Div_1Khz/div_counter_reg[9]/C



